
12_HCSR04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008508  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08008698  08008698  00009698  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a60  08008a60  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008a60  08008a60  00009a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a68  08008a68  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a68  08008a68  00009a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008a6c  08008a6c  00009a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008a70  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  200001d4  08008c44  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  08008c44  0000a46c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001154e  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000279c  00000000  00000000  0001b752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  0001def0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c82  00000000  00000000  0001ef20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000280ee  00000000  00000000  0001fba2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c1f  00000000  00000000  00047c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4454  00000000  00000000  0005b8af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014fd03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005250  00000000  00000000  0014fd48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00154f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008680 	.word	0x08008680

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008680 	.word	0x08008680

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b088      	sub	sp, #32
 8000e9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9e:	f107 030c 	add.w	r3, r7, #12
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	605a      	str	r2, [r3, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
 8000eaa:	60da      	str	r2, [r3, #12]
 8000eac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eae:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb2:	4a3d      	ldr	r2, [pc, #244]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eba:	4b3b      	ldr	r3, [pc, #236]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec6:	4b38      	ldr	r3, [pc, #224]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eca:	4a37      	ldr	r2, [pc, #220]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed2:	4b35      	ldr	r3, [pc, #212]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ede:	4b32      	ldr	r3, [pc, #200]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee2:	4a31      	ldr	r2, [pc, #196]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000ee4:	f043 0302 	orr.w	r3, r3, #2
 8000ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eea:	4b2f      	ldr	r3, [pc, #188]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2110      	movs	r1, #16
 8000efa:	482c      	ldr	r0, [pc, #176]	@ (8000fac <MX_GPIO_Init+0x114>)
 8000efc:	f001 f8be 	bl	800207c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_C_Pin|SEG_E_Pin|SEG_D_Pin|SEG_A_Pin
 8000f00:	2200      	movs	r2, #0
 8000f02:	f64e 0106 	movw	r1, #59398	@ 0xe806
 8000f06:	482a      	ldr	r0, [pc, #168]	@ (8000fb0 <MX_GPIO_Init+0x118>)
 8000f08:	f001 f8b8 	bl	800207c <HAL_GPIO_WritePin>
                          |SEG_F_Pin|SEG_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f12:	4827      	ldr	r0, [pc, #156]	@ (8000fb0 <MX_GPIO_Init+0x118>)
 8000f14:	f001 f8b2 	bl	800207c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f22:	f001 f8ab 	bl	800207c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEG_G_Pin;
 8000f26:	2310      	movs	r3, #16
 8000f28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SEG_G_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 030c 	add.w	r3, r7, #12
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	481b      	ldr	r0, [pc, #108]	@ (8000fac <MX_GPIO_Init+0x114>)
 8000f3e:	f000 fef3 	bl	8001d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = SEG_C_Pin|SEG_E_Pin|SEG_D_Pin|SEG_A_Pin
 8000f42:	f64e 0306 	movw	r3, #59398	@ 0xe806
 8000f46:	60fb      	str	r3, [r7, #12]
                          |SEG_F_Pin|SEG_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f54:	f107 030c 	add.w	r3, r7, #12
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4815      	ldr	r0, [pc, #84]	@ (8000fb0 <MX_GPIO_Init+0x118>)
 8000f5c:	f000 fee4 	bl	8001d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEG_1_Pin;
 8000f60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f66:	2311      	movs	r3, #17
 8000f68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SEG_1_GPIO_Port, &GPIO_InitStruct);
 8000f72:	f107 030c 	add.w	r3, r7, #12
 8000f76:	4619      	mov	r1, r3
 8000f78:	480d      	ldr	r0, [pc, #52]	@ (8000fb0 <MX_GPIO_Init+0x118>)
 8000f7a:	f000 fed5 	bl	8001d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEG_2_Pin;
 8000f7e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f84:	2311      	movs	r3, #17
 8000f86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SEG_2_GPIO_Port, &GPIO_InitStruct);
 8000f90:	f107 030c 	add.w	r3, r7, #12
 8000f94:	4619      	mov	r1, r3
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f9a:	f000 fec5 	bl	8001d28 <HAL_GPIO_Init>

}
 8000f9e:	bf00      	nop
 8000fa0:	3720      	adds	r7, #32
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	48000800 	.word	0x48000800
 8000fb0:	48000400 	.word	0x48000400

08000fb4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2b0a      	cmp	r3, #10
 8000fc0:	d102      	bne.n	8000fc8 <__io_putchar+0x14>
    __io_putchar('\r');
 8000fc2:	200d      	movs	r0, #13
 8000fc4:	f7ff fff6 	bl	8000fb4 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000fc8:	1d39      	adds	r1, r7, #4
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
 8000fce:	2201      	movs	r2, #1
 8000fd0:	4803      	ldr	r0, [pc, #12]	@ (8000fe0 <__io_putchar+0x2c>)
 8000fd2:	f004 f97b 	bl	80052cc <HAL_UART_Transmit>

  return 1;
 8000fd6:	2301      	movs	r3, #1
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000294 	.word	0x20000294

08000fe4 <HAL_TIM_PeriodElapsedCallback>:

//Procedura obsługi przerwania wywolywanego przez timer TIM6:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]

	if (htim == &htim6) {
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4a11      	ldr	r2, [pc, #68]	@ (8001034 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d102      	bne.n	8000ffa <HAL_TIM_PeriodElapsedCallback+0x16>

		seg7_update();
 8000ff4:	f000 f93a 	bl	800126c <seg7_update>
		uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
		seg7_show((stop-start) / 58);

	}

}
 8000ff8:	e017      	b.n	800102a <HAL_TIM_PeriodElapsedCallback+0x46>
	else if (htim == &htim2) {
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a0e      	ldr	r2, [pc, #56]	@ (8001038 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d113      	bne.n	800102a <HAL_TIM_PeriodElapsedCallback+0x46>
		uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8001002:	2100      	movs	r1, #0
 8001004:	480c      	ldr	r0, [pc, #48]	@ (8001038 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001006:	f003 faa1 	bl	800454c <HAL_TIM_ReadCapturedValue>
 800100a:	60f8      	str	r0, [r7, #12]
		uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 800100c:	2104      	movs	r1, #4
 800100e:	480a      	ldr	r0, [pc, #40]	@ (8001038 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001010:	f003 fa9c 	bl	800454c <HAL_TIM_ReadCapturedValue>
 8001014:	60b8      	str	r0, [r7, #8]
		seg7_show((stop-start) / 58);
 8001016:	68ba      	ldr	r2, [r7, #8]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	4a07      	ldr	r2, [pc, #28]	@ (800103c <HAL_TIM_PeriodElapsedCallback+0x58>)
 800101e:	fba2 2303 	umull	r2, r3, r2, r3
 8001022:	095b      	lsrs	r3, r3, #5
 8001024:	4618      	mov	r0, r3
 8001026:	f000 f911 	bl	800124c <seg7_show>
}
 800102a:	bf00      	nop
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000248 	.word	0x20000248
 8001038:	200001fc 	.word	0x200001fc
 800103c:	8d3dcb09 	.word	0x8d3dcb09

08001040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001044:	f000 fcc5 	bl	80019d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001048:	f000 f824 	bl	8001094 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104c:	f7ff ff24 	bl	8000e98 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001050:	f000 fa90 	bl	8001574 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001054:	f000 fc08 	bl	8001868 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001058:	f000 fb36 	bl	80016c8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  //Uruchomienie pomiaru dlugosci impulsu zbocza narastajacego na kanale 1 licznika TIM2
  //(czasu od impulsu wyzwalajacego pomiar do rozpoczecia pomiaru):
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 800105c:	2100      	movs	r1, #0
 800105e:	480b      	ldr	r0, [pc, #44]	@ (800108c <main+0x4c>)
 8001060:	f002 fdf6 	bl	8003c50 <HAL_TIM_IC_Start>
  //Uruchomienie pomiaru dlugosci impulsu zbocza opadajacego na kanale 2 licznika TIM2:
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8001064:	2104      	movs	r1, #4
 8001066:	4809      	ldr	r0, [pc, #36]	@ (800108c <main+0x4c>)
 8001068:	f002 fdf2 	bl	8003c50 <HAL_TIM_IC_Start>
  //Uruchomienie sygnalu PWM na kanale 3 licznika TIM2:
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800106c:	2108      	movs	r1, #8
 800106e:	4807      	ldr	r0, [pc, #28]	@ (800108c <main+0x4c>)
 8001070:	f002 fc86 	bl	8003980 <HAL_TIM_PWM_Start>
  //Uruchomienie timera TIM2 w trybie przerwań (przerwanie od przepelnienia licznika tim2):
  HAL_TIM_Base_Start_IT(&htim2);
 8001074:	4805      	ldr	r0, [pc, #20]	@ (800108c <main+0x4c>)
 8001076:	f002 fbb1 	bl	80037dc <HAL_TIM_Base_Start_IT>

  //Uruchomienie timera TIM6 w trybie przerwan
  HAL_TIM_Base_Start_IT(&htim6);
 800107a:	4805      	ldr	r0, [pc, #20]	@ (8001090 <main+0x50>)
 800107c:	f002 fbae 	bl	80037dc <HAL_TIM_Base_Start_IT>

  //int value = 0;

  HAL_Delay(1000);
 8001080:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001084:	f000 fd1a 	bl	8001abc <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <main+0x48>
 800108c:	200001fc 	.word	0x200001fc
 8001090:	20000248 	.word	0x20000248

08001094 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b096      	sub	sp, #88	@ 0x58
 8001098:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	2244      	movs	r2, #68	@ 0x44
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f005 fbcb 	bl	800683e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a8:	463b      	mov	r3, r7
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]
 80010b2:	60da      	str	r2, [r3, #12]
 80010b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010ba:	f001 f815 	bl	80020e8 <HAL_PWREx_ControlVoltageScaling>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010c4:	f000 f848 	bl	8001158 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010c8:	f000 fff0 	bl	80020ac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010cc:	4b21      	ldr	r3, [pc, #132]	@ (8001154 <SystemClock_Config+0xc0>)
 80010ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010d2:	4a20      	ldr	r2, [pc, #128]	@ (8001154 <SystemClock_Config+0xc0>)
 80010d4:	f023 0318 	bic.w	r3, r3, #24
 80010d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010dc:	2314      	movs	r3, #20
 80010de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010e0:	2301      	movs	r3, #1
 80010e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010e4:	2301      	movs	r3, #1
 80010e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010ec:	2360      	movs	r3, #96	@ 0x60
 80010ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f0:	2302      	movs	r3, #2
 80010f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010f4:	2301      	movs	r3, #1
 80010f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010f8:	2301      	movs	r3, #1
 80010fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80010fc:	2328      	movs	r3, #40	@ 0x28
 80010fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001100:	2307      	movs	r3, #7
 8001102:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001104:	2302      	movs	r3, #2
 8001106:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001108:	2302      	movs	r3, #2
 800110a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	4618      	mov	r0, r3
 8001112:	f001 f83f 	bl	8002194 <HAL_RCC_OscConfig>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800111c:	f000 f81c 	bl	8001158 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001120:	230f      	movs	r3, #15
 8001122:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001124:	2303      	movs	r3, #3
 8001126:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001134:	463b      	mov	r3, r7
 8001136:	2104      	movs	r1, #4
 8001138:	4618      	mov	r0, r3
 800113a:	f001 fc07 	bl	800294c <HAL_RCC_ClockConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001144:	f000 f808 	bl	8001158 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001148:	f002 f90e 	bl	8003368 <HAL_RCCEx_EnableMSIPLLMode>
}
 800114c:	bf00      	nop
 800114e:	3758      	adds	r7, #88	@ 0x58
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40021000 	.word	0x40021000

08001158 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800115c:	b672      	cpsid	i
}
 800115e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <Error_Handler+0x8>

08001164 <set_output>:

static uint32_t actual_value;
static uint32_t active_digit;

static void set_output(uint8_t mask)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, mask & 0x01);
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	b2db      	uxtb	r3, r3
 8001176:	461a      	mov	r2, r3
 8001178:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800117c:	481f      	ldr	r0, [pc, #124]	@ (80011fc <set_output+0x98>)
 800117e:	f000 ff7d 	bl	800207c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, mask & 0x02);
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	b2db      	uxtb	r3, r3
 800118a:	461a      	mov	r2, r3
 800118c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001190:	481a      	ldr	r0, [pc, #104]	@ (80011fc <set_output+0x98>)
 8001192:	f000 ff73 	bl	800207c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, mask & 0x04);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	b2db      	uxtb	r3, r3
 800119e:	461a      	mov	r2, r3
 80011a0:	2102      	movs	r1, #2
 80011a2:	4816      	ldr	r0, [pc, #88]	@ (80011fc <set_output+0x98>)
 80011a4:	f000 ff6a 	bl	800207c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, mask & 0x08);
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	f003 0308 	and.w	r3, r3, #8
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	461a      	mov	r2, r3
 80011b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011b6:	4811      	ldr	r0, [pc, #68]	@ (80011fc <set_output+0x98>)
 80011b8:	f000 ff60 	bl	800207c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, mask & 0x10);
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 0310 	and.w	r3, r3, #16
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	461a      	mov	r2, r3
 80011c6:	2104      	movs	r1, #4
 80011c8:	480c      	ldr	r0, [pc, #48]	@ (80011fc <set_output+0x98>)
 80011ca:	f000 ff57 	bl	800207c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, mask & 0x20);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	f003 0320 	and.w	r3, r3, #32
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	461a      	mov	r2, r3
 80011d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011dc:	4807      	ldr	r0, [pc, #28]	@ (80011fc <set_output+0x98>)
 80011de:	f000 ff4d 	bl	800207c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, mask & 0x40);
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	461a      	mov	r2, r3
 80011ec:	2110      	movs	r1, #16
 80011ee:	4804      	ldr	r0, [pc, #16]	@ (8001200 <set_output+0x9c>)
 80011f0:	f000 ff44 	bl	800207c <HAL_GPIO_WritePin>

}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	48000400 	.word	0x48000400
 8001200:	48000800 	.word	0x48000800

08001204 <seg7_show_digit>:

void seg7_show_digit(uint32_t value) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]

	const uint8_t digit[] = {
 800120c:	4a0d      	ldr	r2, [pc, #52]	@ (8001244 <seg7_show_digit+0x40>)
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	ca07      	ldmia	r2, {r0, r1, r2}
 8001214:	c303      	stmia	r3!, {r0, r1}
 8001216:	801a      	strh	r2, [r3, #0]
			0b0000111,
			0b1111111,
			0b1101111,
	};

	set_output(digit[value % 10]);
 8001218:	6879      	ldr	r1, [r7, #4]
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <seg7_show_digit+0x44>)
 800121c:	fba3 2301 	umull	r2, r3, r3, r1
 8001220:	08da      	lsrs	r2, r3, #3
 8001222:	4613      	mov	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	1aca      	subs	r2, r1, r3
 800122c:	f102 0318 	add.w	r3, r2, #24
 8001230:	443b      	add	r3, r7
 8001232:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff ff94 	bl	8001164 <set_output>

}
 800123c:	bf00      	nop
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	08008698 	.word	0x08008698
 8001248:	cccccccd 	.word	0xcccccccd

0800124c <seg7_show>:

void seg7_show(uint32_t value) {
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

	actual_value = value;
 8001254:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <seg7_show+0x1c>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6013      	str	r3, [r2, #0]

}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	200001f0 	.word	0x200001f0

0800126c <seg7_update>:

void seg7_update(void) {
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0

	//WYlaczenie 2 wyswietlaczy:
	HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 8001270:	2201      	movs	r2, #1
 8001272:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001276:	481b      	ldr	r0, [pc, #108]	@ (80012e4 <seg7_update+0x78>)
 8001278:	f000 ff00 	bl	800207c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_SET);
 800127c:	2201      	movs	r2, #1
 800127e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001282:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001286:	f000 fef9 	bl	800207c <HAL_GPIO_WritePin>

	switch(active_digit) {
 800128a:	4b17      	ldr	r3, [pc, #92]	@ (80012e8 <seg7_update+0x7c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d002      	beq.n	8001298 <seg7_update+0x2c>
 8001292:	2b01      	cmp	r3, #1
 8001294:	d00f      	beq.n	80012b6 <seg7_update+0x4a>
		active_digit = 0;
		break;

	}

}
 8001296:	e022      	b.n	80012de <seg7_update+0x72>
		seg7_show_digit(actual_value);
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <seg7_update+0x80>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ffb1 	bl	8001204 <seg7_show_digit>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012a8:	480e      	ldr	r0, [pc, #56]	@ (80012e4 <seg7_update+0x78>)
 80012aa:	f000 fee7 	bl	800207c <HAL_GPIO_WritePin>
		active_digit = 1;
 80012ae:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <seg7_update+0x7c>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	601a      	str	r2, [r3, #0]
		break;
 80012b4:	e013      	b.n	80012de <seg7_update+0x72>
		seg7_show_digit(actual_value / 10);
 80012b6:	4b0d      	ldr	r3, [pc, #52]	@ (80012ec <seg7_update+0x80>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a0d      	ldr	r2, [pc, #52]	@ (80012f0 <seg7_update+0x84>)
 80012bc:	fba2 2303 	umull	r2, r3, r2, r3
 80012c0:	08db      	lsrs	r3, r3, #3
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ff9e 	bl	8001204 <seg7_show_digit>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d2:	f000 fed3 	bl	800207c <HAL_GPIO_WritePin>
		active_digit = 0;
 80012d6:	4b04      	ldr	r3, [pc, #16]	@ (80012e8 <seg7_update+0x7c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
		break;
 80012dc:	bf00      	nop
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	48000400 	.word	0x48000400
 80012e8:	200001f4 	.word	0x200001f4
 80012ec:	200001f0 	.word	0x200001f0
 80012f0:	cccccccd 	.word	0xcccccccd

080012f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <HAL_MspInit+0x44>)
 80012fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001338 <HAL_MspInit+0x44>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6613      	str	r3, [r2, #96]	@ 0x60
 8001306:	4b0c      	ldr	r3, [pc, #48]	@ (8001338 <HAL_MspInit+0x44>)
 8001308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001312:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <HAL_MspInit+0x44>)
 8001314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001316:	4a08      	ldr	r2, [pc, #32]	@ (8001338 <HAL_MspInit+0x44>)
 8001318:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800131c:	6593      	str	r3, [r2, #88]	@ 0x58
 800131e:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <HAL_MspInit+0x44>)
 8001320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000

0800133c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <NMI_Handler+0x4>

08001344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <HardFault_Handler+0x4>

0800134c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <MemManage_Handler+0x4>

08001354 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <BusFault_Handler+0x4>

0800135c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <UsageFault_Handler+0x4>

08001364 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001372:	b480      	push	{r7}
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001392:	f000 fb73 	bl	8001a7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013a0:	4802      	ldr	r0, [pc, #8]	@ (80013ac <TIM2_IRQHandler+0x10>)
 80013a2:	f002 fd51 	bl	8003e48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200001fc 	.word	0x200001fc

080013b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013b4:	4802      	ldr	r0, [pc, #8]	@ (80013c0 <TIM6_DAC_IRQHandler+0x10>)
 80013b6:	f002 fd47 	bl	8003e48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000248 	.word	0x20000248

080013c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return 1;
 80013c8:	2301      	movs	r3, #1
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <_kill>:

int _kill(int pid, int sig)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013de:	f005 fa81 	bl	80068e4 <__errno>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2216      	movs	r2, #22
 80013e6:	601a      	str	r2, [r3, #0]
  return -1;
 80013e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <_exit>:

void _exit (int status)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff ffe7 	bl	80013d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001406:	bf00      	nop
 8001408:	e7fd      	b.n	8001406 <_exit+0x12>

0800140a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b086      	sub	sp, #24
 800140e:	af00      	add	r7, sp, #0
 8001410:	60f8      	str	r0, [r7, #12]
 8001412:	60b9      	str	r1, [r7, #8]
 8001414:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
 800141a:	e00a      	b.n	8001432 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800141c:	f3af 8000 	nop.w
 8001420:	4601      	mov	r1, r0
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	1c5a      	adds	r2, r3, #1
 8001426:	60ba      	str	r2, [r7, #8]
 8001428:	b2ca      	uxtb	r2, r1
 800142a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	3301      	adds	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	429a      	cmp	r2, r3
 8001438:	dbf0      	blt.n	800141c <_read+0x12>
  }

  return len;
 800143a:	687b      	ldr	r3, [r7, #4]
}
 800143c:	4618      	mov	r0, r3
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001450:	2300      	movs	r3, #0
 8001452:	617b      	str	r3, [r7, #20]
 8001454:	e009      	b.n	800146a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	60ba      	str	r2, [r7, #8]
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff fda8 	bl	8000fb4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3301      	adds	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	429a      	cmp	r2, r3
 8001470:	dbf1      	blt.n	8001456 <_write+0x12>
  }
  return len;
 8001472:	687b      	ldr	r3, [r7, #4]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <_close>:

int _close(int file)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001484:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001488:	4618      	mov	r0, r3
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014a4:	605a      	str	r2, [r3, #4]
  return 0;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <_isatty>:

int _isatty(int file)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014bc:	2301      	movs	r3, #1
}
 80014be:	4618      	mov	r0, r3
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014ca:	b480      	push	{r7}
 80014cc:	b085      	sub	sp, #20
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	60f8      	str	r0, [r7, #12]
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014d6:	2300      	movs	r3, #0
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014ec:	4a14      	ldr	r2, [pc, #80]	@ (8001540 <_sbrk+0x5c>)
 80014ee:	4b15      	ldr	r3, [pc, #84]	@ (8001544 <_sbrk+0x60>)
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014f8:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <_sbrk+0x64>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d102      	bne.n	8001506 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001500:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <_sbrk+0x64>)
 8001502:	4a12      	ldr	r2, [pc, #72]	@ (800154c <_sbrk+0x68>)
 8001504:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001506:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	429a      	cmp	r2, r3
 8001512:	d207      	bcs.n	8001524 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001514:	f005 f9e6 	bl	80068e4 <__errno>
 8001518:	4603      	mov	r3, r0
 800151a:	220c      	movs	r2, #12
 800151c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800151e:	f04f 33ff 	mov.w	r3, #4294967295
 8001522:	e009      	b.n	8001538 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001524:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800152a:	4b07      	ldr	r3, [pc, #28]	@ (8001548 <_sbrk+0x64>)
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4413      	add	r3, r2
 8001532:	4a05      	ldr	r2, [pc, #20]	@ (8001548 <_sbrk+0x64>)
 8001534:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001536:	68fb      	ldr	r3, [r7, #12]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20018000 	.word	0x20018000
 8001544:	00000400 	.word	0x00000400
 8001548:	200001f8 	.word	0x200001f8
 800154c:	20000470 	.word	0x20000470

08001550 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <SystemInit+0x20>)
 8001556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800155a:	4a05      	ldr	r2, [pc, #20]	@ (8001570 <SystemInit+0x20>)
 800155c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001560:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b092      	sub	sp, #72	@ 0x48
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800157a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001588:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001594:	f107 031c 	add.w	r3, r7, #28
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015a2:	463b      	mov	r3, r7
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	611a      	str	r2, [r3, #16]
 80015b0:	615a      	str	r2, [r3, #20]
 80015b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015b4:	4b42      	ldr	r3, [pc, #264]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80015b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80015bc:	4b40      	ldr	r3, [pc, #256]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80015be:	224f      	movs	r2, #79	@ 0x4f
 80015c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c2:	4b3f      	ldr	r3, [pc, #252]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 80015c8:	4b3d      	ldr	r3, [pc, #244]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80015ca:	4a3e      	ldr	r2, [pc, #248]	@ (80016c4 <MX_TIM2_Init+0x150>)
 80015cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ce:	4b3c      	ldr	r3, [pc, #240]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d4:	4b3a      	ldr	r3, [pc, #232]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015da:	4839      	ldr	r0, [pc, #228]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80015dc:	f002 f8a6 	bl	800372c <HAL_TIM_Base_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80015e6:	f7ff fdb7 	bl	8001158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015f0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80015f4:	4619      	mov	r1, r3
 80015f6:	4832      	ldr	r0, [pc, #200]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80015f8:	f002 fede 	bl	80043b8 <HAL_TIM_ConfigClockSource>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001602:	f7ff fda9 	bl	8001158 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001606:	482e      	ldr	r0, [pc, #184]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 8001608:	f002 fac0 	bl	8003b8c <HAL_TIM_IC_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001612:	f7ff fda1 	bl	8001158 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001616:	482a      	ldr	r0, [pc, #168]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 8001618:	f002 f950 	bl	80038bc <HAL_TIM_PWM_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001622:	f7ff fd99 	bl	8001158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001626:	2300      	movs	r3, #0
 8001628:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162a:	2300      	movs	r3, #0
 800162c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800162e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001632:	4619      	mov	r1, r3
 8001634:	4822      	ldr	r0, [pc, #136]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 8001636:	f003 fd55 	bl	80050e4 <HAL_TIMEx_MasterConfigSynchronization>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8001640:	f7ff fd8a 	bl	8001158 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001644:	2300      	movs	r3, #0
 8001646:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001648:	2301      	movs	r3, #1
 800164a:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001654:	f107 031c 	add.w	r3, r7, #28
 8001658:	2200      	movs	r2, #0
 800165a:	4619      	mov	r1, r3
 800165c:	4818      	ldr	r0, [pc, #96]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 800165e:	f002 fcfa 	bl	8004056 <HAL_TIM_IC_ConfigChannel>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8001668:	f7ff fd76 	bl	8001158 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800166c:	2302      	movs	r3, #2
 800166e:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001670:	2302      	movs	r3, #2
 8001672:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001674:	f107 031c 	add.w	r3, r7, #28
 8001678:	2204      	movs	r2, #4
 800167a:	4619      	mov	r1, r3
 800167c:	4810      	ldr	r0, [pc, #64]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 800167e:	f002 fcea 	bl	8004056 <HAL_TIM_IC_ConfigChannel>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 8001688:	f7ff fd66 	bl	8001158 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800168c:	2360      	movs	r3, #96	@ 0x60
 800168e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001690:	230a      	movs	r3, #10
 8001692:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001694:	2300      	movs	r3, #0
 8001696:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800169c:	463b      	mov	r3, r7
 800169e:	2208      	movs	r2, #8
 80016a0:	4619      	mov	r1, r3
 80016a2:	4807      	ldr	r0, [pc, #28]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80016a4:	f002 fd74 	bl	8004190 <HAL_TIM_PWM_ConfigChannel>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM2_Init+0x13e>
  {
    Error_Handler();
 80016ae:	f7ff fd53 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016b2:	4803      	ldr	r0, [pc, #12]	@ (80016c0 <MX_TIM2_Init+0x14c>)
 80016b4:	f000 f8a2 	bl	80017fc <HAL_TIM_MspPostInit>

}
 80016b8:	bf00      	nop
 80016ba:	3748      	adds	r7, #72	@ 0x48
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	200001fc 	.word	0x200001fc
 80016c4:	0001869f 	.word	0x0001869f

080016c8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80016d8:	4b14      	ldr	r3, [pc, #80]	@ (800172c <MX_TIM6_Init+0x64>)
 80016da:	4a15      	ldr	r2, [pc, #84]	@ (8001730 <MX_TIM6_Init+0x68>)
 80016dc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 80016de:	4b13      	ldr	r3, [pc, #76]	@ (800172c <MX_TIM6_Init+0x64>)
 80016e0:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80016e4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <MX_TIM6_Init+0x64>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 80016ec:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <MX_TIM6_Init+0x64>)
 80016ee:	2263      	movs	r2, #99	@ 0x63
 80016f0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f2:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <MX_TIM6_Init+0x64>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80016f8:	480c      	ldr	r0, [pc, #48]	@ (800172c <MX_TIM6_Init+0x64>)
 80016fa:	f002 f817 	bl	800372c <HAL_TIM_Base_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001704:	f7ff fd28 	bl	8001158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001708:	2300      	movs	r3, #0
 800170a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001710:	1d3b      	adds	r3, r7, #4
 8001712:	4619      	mov	r1, r3
 8001714:	4805      	ldr	r0, [pc, #20]	@ (800172c <MX_TIM6_Init+0x64>)
 8001716:	f003 fce5 	bl	80050e4 <HAL_TIMEx_MasterConfigSynchronization>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001720:	f7ff fd1a 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000248 	.word	0x20000248
 8001730:	40001000 	.word	0x40001000

08001734 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	@ 0x28
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001754:	d131      	bne.n	80017ba <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001756:	4b27      	ldr	r3, [pc, #156]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	4a26      	ldr	r2, [pc, #152]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	6593      	str	r3, [r2, #88]	@ 0x58
 8001762:	4b24      	ldr	r3, [pc, #144]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	4a20      	ldr	r2, [pc, #128]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177a:	4b1e      	ldr	r3, [pc, #120]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001786:	2301      	movs	r3, #1
 8001788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178a:	2302      	movs	r3, #2
 800178c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001796:	2301      	movs	r3, #1
 8001798:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	4619      	mov	r1, r3
 80017a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a4:	f000 fac0 	bl	8001d28 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 9, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	2109      	movs	r1, #9
 80017ac:	201c      	movs	r0, #28
 80017ae:	f000 fa84 	bl	8001cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017b2:	201c      	movs	r0, #28
 80017b4:	f000 fa9d 	bl	8001cf2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80017b8:	e018      	b.n	80017ec <HAL_TIM_Base_MspInit+0xb8>
  else if(tim_baseHandle->Instance==TIM6)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a0e      	ldr	r2, [pc, #56]	@ (80017f8 <HAL_TIM_Base_MspInit+0xc4>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d113      	bne.n	80017ec <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80017c4:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 80017c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c8:	4a0a      	ldr	r2, [pc, #40]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 80017ca:	f043 0310 	orr.w	r3, r3, #16
 80017ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_TIM_Base_MspInit+0xc0>)
 80017d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d4:	f003 0310 	and.w	r3, r3, #16
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 10, 0);
 80017dc:	2200      	movs	r2, #0
 80017de:	210a      	movs	r1, #10
 80017e0:	2036      	movs	r0, #54	@ 0x36
 80017e2:	f000 fa6a 	bl	8001cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017e6:	2036      	movs	r0, #54	@ 0x36
 80017e8:	f000 fa83 	bl	8001cf2 <HAL_NVIC_EnableIRQ>
}
 80017ec:	bf00      	nop
 80017ee:	3728      	adds	r7, #40	@ 0x28
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40001000 	.word	0x40001000

080017fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 030c 	add.w	r3, r7, #12
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800181c:	d11c      	bne.n	8001858 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800181e:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <HAL_TIM_MspPostInit+0x64>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	4a0f      	ldr	r2, [pc, #60]	@ (8001860 <HAL_TIM_MspPostInit+0x64>)
 8001824:	f043 0302 	orr.w	r3, r3, #2
 8001828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182a:	4b0d      	ldr	r3, [pc, #52]	@ (8001860 <HAL_TIM_MspPostInit+0x64>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001836:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800183a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183c:	2302      	movs	r3, #2
 800183e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2300      	movs	r3, #0
 8001846:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001848:	2301      	movs	r3, #1
 800184a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800184c:	f107 030c 	add.w	r3, r7, #12
 8001850:	4619      	mov	r1, r3
 8001852:	4804      	ldr	r0, [pc, #16]	@ (8001864 <HAL_TIM_MspPostInit+0x68>)
 8001854:	f000 fa68 	bl	8001d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001858:	bf00      	nop
 800185a:	3720      	adds	r7, #32
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40021000 	.word	0x40021000
 8001864:	48000400 	.word	0x48000400

08001868 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800186c:	4b14      	ldr	r3, [pc, #80]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 800186e:	4a15      	ldr	r2, [pc, #84]	@ (80018c4 <MX_USART2_UART_Init+0x5c>)
 8001870:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001872:	4b13      	ldr	r3, [pc, #76]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 8001874:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001878:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800187a:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001880:	4b0f      	ldr	r3, [pc, #60]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 8001882:	2200      	movs	r2, #0
 8001884:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001886:	4b0e      	ldr	r3, [pc, #56]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800188c:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 800188e:	220c      	movs	r2, #12
 8001890:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001892:	4b0b      	ldr	r3, [pc, #44]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001898:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800189e:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018a4:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018aa:	4805      	ldr	r0, [pc, #20]	@ (80018c0 <MX_USART2_UART_Init+0x58>)
 80018ac:	f003 fcc0 	bl	8005230 <HAL_UART_Init>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018b6:	f7ff fc4f 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000294 	.word	0x20000294
 80018c4:	40004400 	.word	0x40004400

080018c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b0ac      	sub	sp, #176	@ 0xb0
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2288      	movs	r2, #136	@ 0x88
 80018e6:	2100      	movs	r1, #0
 80018e8:	4618      	mov	r0, r3
 80018ea:	f004 ffa8 	bl	800683e <memset>
  if(uartHandle->Instance==USART2)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a21      	ldr	r2, [pc, #132]	@ (8001978 <HAL_UART_MspInit+0xb0>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d13b      	bne.n	8001970 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018f8:	2302      	movs	r3, #2
 80018fa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018fc:	2300      	movs	r3, #0
 80018fe:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001900:	f107 0314 	add.w	r3, r7, #20
 8001904:	4618      	mov	r0, r3
 8001906:	f001 fa45 	bl	8002d94 <HAL_RCCEx_PeriphCLKConfig>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001910:	f7ff fc22 	bl	8001158 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001914:	4b19      	ldr	r3, [pc, #100]	@ (800197c <HAL_UART_MspInit+0xb4>)
 8001916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001918:	4a18      	ldr	r2, [pc, #96]	@ (800197c <HAL_UART_MspInit+0xb4>)
 800191a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800191e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001920:	4b16      	ldr	r3, [pc, #88]	@ (800197c <HAL_UART_MspInit+0xb4>)
 8001922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192c:	4b13      	ldr	r3, [pc, #76]	@ (800197c <HAL_UART_MspInit+0xb4>)
 800192e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001930:	4a12      	ldr	r2, [pc, #72]	@ (800197c <HAL_UART_MspInit+0xb4>)
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001938:	4b10      	ldr	r3, [pc, #64]	@ (800197c <HAL_UART_MspInit+0xb4>)
 800193a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001944:	230c      	movs	r3, #12
 8001946:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194a:	2302      	movs	r3, #2
 800194c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001956:	2303      	movs	r3, #3
 8001958:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800195c:	2307      	movs	r3, #7
 800195e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001962:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001966:	4619      	mov	r1, r3
 8001968:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800196c:	f000 f9dc 	bl	8001d28 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001970:	bf00      	nop
 8001972:	37b0      	adds	r7, #176	@ 0xb0
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40004400 	.word	0x40004400
 800197c:	40021000 	.word	0x40021000

08001980 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001980:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001984:	f7ff fde4 	bl	8001550 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001988:	480c      	ldr	r0, [pc, #48]	@ (80019bc <LoopForever+0x6>)
  ldr r1, =_edata
 800198a:	490d      	ldr	r1, [pc, #52]	@ (80019c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800198c:	4a0d      	ldr	r2, [pc, #52]	@ (80019c4 <LoopForever+0xe>)
  movs r3, #0
 800198e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001990:	e002      	b.n	8001998 <LoopCopyDataInit>

08001992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001996:	3304      	adds	r3, #4

08001998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800199a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800199c:	d3f9      	bcc.n	8001992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199e:	4a0a      	ldr	r2, [pc, #40]	@ (80019c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019a0:	4c0a      	ldr	r4, [pc, #40]	@ (80019cc <LoopForever+0x16>)
  movs r3, #0
 80019a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a4:	e001      	b.n	80019aa <LoopFillZerobss>

080019a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a8:	3204      	adds	r2, #4

080019aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ac:	d3fb      	bcc.n	80019a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ae:	f004 ff9f 	bl	80068f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019b2:	f7ff fb45 	bl	8001040 <main>

080019b6 <LoopForever>:

LoopForever:
    b LoopForever
 80019b6:	e7fe      	b.n	80019b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019b8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019c0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019c4:	08008a70 	.word	0x08008a70
  ldr r2, =_sbss
 80019c8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019cc:	2000046c 	.word	0x2000046c

080019d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019d0:	e7fe      	b.n	80019d0 <ADC1_2_IRQHandler>

080019d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019d8:	2300      	movs	r3, #0
 80019da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019dc:	2003      	movs	r0, #3
 80019de:	f000 f961 	bl	8001ca4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019e2:	200f      	movs	r0, #15
 80019e4:	f000 f80e 	bl	8001a04 <HAL_InitTick>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	71fb      	strb	r3, [r7, #7]
 80019f2:	e001      	b.n	80019f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019f4:	f7ff fc7e 	bl	80012f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019f8:	79fb      	ldrb	r3, [r7, #7]
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a10:	4b17      	ldr	r3, [pc, #92]	@ (8001a70 <HAL_InitTick+0x6c>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d023      	beq.n	8001a60 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a18:	4b16      	ldr	r3, [pc, #88]	@ (8001a74 <HAL_InitTick+0x70>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4b14      	ldr	r3, [pc, #80]	@ (8001a70 <HAL_InitTick+0x6c>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	4619      	mov	r1, r3
 8001a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f000 f96d 	bl	8001d0e <HAL_SYSTICK_Config>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10f      	bne.n	8001a5a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2b0f      	cmp	r3, #15
 8001a3e:	d809      	bhi.n	8001a54 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a40:	2200      	movs	r2, #0
 8001a42:	6879      	ldr	r1, [r7, #4]
 8001a44:	f04f 30ff 	mov.w	r0, #4294967295
 8001a48:	f000 f937 	bl	8001cba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a4c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a78 <HAL_InitTick+0x74>)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6013      	str	r3, [r2, #0]
 8001a52:	e007      	b.n	8001a64 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	73fb      	strb	r3, [r7, #15]
 8001a58:	e004      	b.n	8001a64 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	73fb      	strb	r3, [r7, #15]
 8001a5e:	e001      	b.n	8001a64 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000008 	.word	0x20000008
 8001a74:	20000000 	.word	0x20000000
 8001a78:	20000004 	.word	0x20000004

08001a7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <HAL_IncTick+0x20>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_IncTick+0x24>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	4a04      	ldr	r2, [pc, #16]	@ (8001aa0 <HAL_IncTick+0x24>)
 8001a8e:	6013      	str	r3, [r2, #0]
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	20000008 	.word	0x20000008
 8001aa0:	2000031c 	.word	0x2000031c

08001aa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa8:	4b03      	ldr	r3, [pc, #12]	@ (8001ab8 <HAL_GetTick+0x14>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	2000031c 	.word	0x2000031c

08001abc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac4:	f7ff ffee 	bl	8001aa4 <HAL_GetTick>
 8001ac8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad4:	d005      	beq.n	8001ae2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <HAL_Delay+0x44>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	461a      	mov	r2, r3
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	4413      	add	r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ae2:	bf00      	nop
 8001ae4:	f7ff ffde 	bl	8001aa4 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d8f7      	bhi.n	8001ae4 <HAL_Delay+0x28>
  {
  }
}
 8001af4:	bf00      	nop
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000008 	.word	0x20000008

08001b04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b14:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <__NVIC_SetPriorityGrouping+0x44>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b20:	4013      	ands	r3, r2
 8001b22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b36:	4a04      	ldr	r2, [pc, #16]	@ (8001b48 <__NVIC_SetPriorityGrouping+0x44>)
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	60d3      	str	r3, [r2, #12]
}
 8001b3c:	bf00      	nop
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b50:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <__NVIC_GetPriorityGrouping+0x18>)
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	0a1b      	lsrs	r3, r3, #8
 8001b56:	f003 0307 	and.w	r3, r3, #7
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	db0b      	blt.n	8001b92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	f003 021f 	and.w	r2, r3, #31
 8001b80:	4907      	ldr	r1, [pc, #28]	@ (8001ba0 <__NVIC_EnableIRQ+0x38>)
 8001b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b86:	095b      	lsrs	r3, r3, #5
 8001b88:	2001      	movs	r0, #1
 8001b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000e100 	.word	0xe000e100

08001ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	6039      	str	r1, [r7, #0]
 8001bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	db0a      	blt.n	8001bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	490c      	ldr	r1, [pc, #48]	@ (8001bf0 <__NVIC_SetPriority+0x4c>)
 8001bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc2:	0112      	lsls	r2, r2, #4
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	440b      	add	r3, r1
 8001bc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bcc:	e00a      	b.n	8001be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	4908      	ldr	r1, [pc, #32]	@ (8001bf4 <__NVIC_SetPriority+0x50>)
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	f003 030f 	and.w	r3, r3, #15
 8001bda:	3b04      	subs	r3, #4
 8001bdc:	0112      	lsls	r2, r2, #4
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	440b      	add	r3, r1
 8001be2:	761a      	strb	r2, [r3, #24]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	e000e100 	.word	0xe000e100
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b089      	sub	sp, #36	@ 0x24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	f1c3 0307 	rsb	r3, r3, #7
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	bf28      	it	cs
 8001c16:	2304      	movcs	r3, #4
 8001c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	2b06      	cmp	r3, #6
 8001c20:	d902      	bls.n	8001c28 <NVIC_EncodePriority+0x30>
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	3b03      	subs	r3, #3
 8001c26:	e000      	b.n	8001c2a <NVIC_EncodePriority+0x32>
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	43da      	mvns	r2, r3
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	401a      	ands	r2, r3
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c40:	f04f 31ff 	mov.w	r1, #4294967295
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4a:	43d9      	mvns	r1, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c50:	4313      	orrs	r3, r2
         );
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3724      	adds	r7, #36	@ 0x24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
	...

08001c60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c70:	d301      	bcc.n	8001c76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c72:	2301      	movs	r3, #1
 8001c74:	e00f      	b.n	8001c96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca0 <SysTick_Config+0x40>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c7e:	210f      	movs	r1, #15
 8001c80:	f04f 30ff 	mov.w	r0, #4294967295
 8001c84:	f7ff ff8e 	bl	8001ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c88:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <SysTick_Config+0x40>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c8e:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <SysTick_Config+0x40>)
 8001c90:	2207      	movs	r2, #7
 8001c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	e000e010 	.word	0xe000e010

08001ca4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff ff29 	bl	8001b04 <__NVIC_SetPriorityGrouping>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b086      	sub	sp, #24
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	607a      	str	r2, [r7, #4]
 8001cc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ccc:	f7ff ff3e 	bl	8001b4c <__NVIC_GetPriorityGrouping>
 8001cd0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	6978      	ldr	r0, [r7, #20]
 8001cd8:	f7ff ff8e 	bl	8001bf8 <NVIC_EncodePriority>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ff5d 	bl	8001ba4 <__NVIC_SetPriority>
}
 8001cea:	bf00      	nop
 8001cec:	3718      	adds	r7, #24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}

08001cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b082      	sub	sp, #8
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ff31 	bl	8001b68 <__NVIC_EnableIRQ>
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff ffa2 	bl	8001c60 <SysTick_Config>
 8001d1c:	4603      	mov	r3, r0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
	...

08001d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b087      	sub	sp, #28
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d36:	e17f      	b.n	8002038 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	fa01 f303 	lsl.w	r3, r1, r3
 8001d44:	4013      	ands	r3, r2
 8001d46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f000 8171 	beq.w	8002032 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d005      	beq.n	8001d68 <HAL_GPIO_Init+0x40>
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f003 0303 	and.w	r3, r3, #3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d130      	bne.n	8001dca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	2203      	movs	r2, #3
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d9e:	2201      	movs	r2, #1
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43db      	mvns	r3, r3
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4013      	ands	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	091b      	lsrs	r3, r3, #4
 8001db4:	f003 0201 	and.w	r2, r3, #1
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f003 0303 	and.w	r3, r3, #3
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	d118      	bne.n	8001e08 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001ddc:	2201      	movs	r2, #1
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	4013      	ands	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	08db      	lsrs	r3, r3, #3
 8001df2:	f003 0201 	and.w	r2, r3, #1
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 0303 	and.w	r3, r3, #3
 8001e10:	2b03      	cmp	r3, #3
 8001e12:	d017      	beq.n	8001e44 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	2203      	movs	r2, #3
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d123      	bne.n	8001e98 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	08da      	lsrs	r2, r3, #3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3208      	adds	r2, #8
 8001e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	220f      	movs	r2, #15
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	4013      	ands	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	691a      	ldr	r2, [r3, #16]
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	08da      	lsrs	r2, r3, #3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3208      	adds	r2, #8
 8001e92:	6939      	ldr	r1, [r7, #16]
 8001e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	4013      	ands	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f003 0203 	and.w	r2, r3, #3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 80ac 	beq.w	8002032 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eda:	4b5f      	ldr	r3, [pc, #380]	@ (8002058 <HAL_GPIO_Init+0x330>)
 8001edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ede:	4a5e      	ldr	r2, [pc, #376]	@ (8002058 <HAL_GPIO_Init+0x330>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ee6:	4b5c      	ldr	r3, [pc, #368]	@ (8002058 <HAL_GPIO_Init+0x330>)
 8001ee8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ef2:	4a5a      	ldr	r2, [pc, #360]	@ (800205c <HAL_GPIO_Init+0x334>)
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	089b      	lsrs	r3, r3, #2
 8001ef8:	3302      	adds	r3, #2
 8001efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	220f      	movs	r2, #15
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	4013      	ands	r3, r2
 8001f14:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f1c:	d025      	beq.n	8001f6a <HAL_GPIO_Init+0x242>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a4f      	ldr	r2, [pc, #316]	@ (8002060 <HAL_GPIO_Init+0x338>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d01f      	beq.n	8001f66 <HAL_GPIO_Init+0x23e>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a4e      	ldr	r2, [pc, #312]	@ (8002064 <HAL_GPIO_Init+0x33c>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d019      	beq.n	8001f62 <HAL_GPIO_Init+0x23a>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a4d      	ldr	r2, [pc, #308]	@ (8002068 <HAL_GPIO_Init+0x340>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d013      	beq.n	8001f5e <HAL_GPIO_Init+0x236>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a4c      	ldr	r2, [pc, #304]	@ (800206c <HAL_GPIO_Init+0x344>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d00d      	beq.n	8001f5a <HAL_GPIO_Init+0x232>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a4b      	ldr	r2, [pc, #300]	@ (8002070 <HAL_GPIO_Init+0x348>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d007      	beq.n	8001f56 <HAL_GPIO_Init+0x22e>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a4a      	ldr	r2, [pc, #296]	@ (8002074 <HAL_GPIO_Init+0x34c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d101      	bne.n	8001f52 <HAL_GPIO_Init+0x22a>
 8001f4e:	2306      	movs	r3, #6
 8001f50:	e00c      	b.n	8001f6c <HAL_GPIO_Init+0x244>
 8001f52:	2307      	movs	r3, #7
 8001f54:	e00a      	b.n	8001f6c <HAL_GPIO_Init+0x244>
 8001f56:	2305      	movs	r3, #5
 8001f58:	e008      	b.n	8001f6c <HAL_GPIO_Init+0x244>
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	e006      	b.n	8001f6c <HAL_GPIO_Init+0x244>
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e004      	b.n	8001f6c <HAL_GPIO_Init+0x244>
 8001f62:	2302      	movs	r3, #2
 8001f64:	e002      	b.n	8001f6c <HAL_GPIO_Init+0x244>
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <HAL_GPIO_Init+0x244>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	f002 0203 	and.w	r2, r2, #3
 8001f72:	0092      	lsls	r2, r2, #2
 8001f74:	4093      	lsls	r3, r2
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f7c:	4937      	ldr	r1, [pc, #220]	@ (800205c <HAL_GPIO_Init+0x334>)
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	089b      	lsrs	r3, r3, #2
 8001f82:	3302      	adds	r3, #2
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002078 <HAL_GPIO_Init+0x350>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4013      	ands	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fae:	4a32      	ldr	r2, [pc, #200]	@ (8002078 <HAL_GPIO_Init+0x350>)
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001fb4:	4b30      	ldr	r3, [pc, #192]	@ (8002078 <HAL_GPIO_Init+0x350>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d003      	beq.n	8001fd8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fd8:	4a27      	ldr	r2, [pc, #156]	@ (8002078 <HAL_GPIO_Init+0x350>)
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001fde:	4b26      	ldr	r3, [pc, #152]	@ (8002078 <HAL_GPIO_Init+0x350>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	4013      	ands	r3, r2
 8001fec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002002:	4a1d      	ldr	r2, [pc, #116]	@ (8002078 <HAL_GPIO_Init+0x350>)
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002008:	4b1b      	ldr	r3, [pc, #108]	@ (8002078 <HAL_GPIO_Init+0x350>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	43db      	mvns	r3, r3
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	4013      	ands	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d003      	beq.n	800202c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	4313      	orrs	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800202c:	4a12      	ldr	r2, [pc, #72]	@ (8002078 <HAL_GPIO_Init+0x350>)
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	3301      	adds	r3, #1
 8002036:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	fa22 f303 	lsr.w	r3, r2, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	f47f ae78 	bne.w	8001d38 <HAL_GPIO_Init+0x10>
  }
}
 8002048:	bf00      	nop
 800204a:	bf00      	nop
 800204c:	371c      	adds	r7, #28
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40021000 	.word	0x40021000
 800205c:	40010000 	.word	0x40010000
 8002060:	48000400 	.word	0x48000400
 8002064:	48000800 	.word	0x48000800
 8002068:	48000c00 	.word	0x48000c00
 800206c:	48001000 	.word	0x48001000
 8002070:	48001400 	.word	0x48001400
 8002074:	48001800 	.word	0x48001800
 8002078:	40010400 	.word	0x40010400

0800207c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	460b      	mov	r3, r1
 8002086:	807b      	strh	r3, [r7, #2]
 8002088:	4613      	mov	r3, r2
 800208a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800208c:	787b      	ldrb	r3, [r7, #1]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002092:	887a      	ldrh	r2, [r7, #2]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002098:	e002      	b.n	80020a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800209a:	887a      	ldrh	r2, [r7, #2]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020b0:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a04      	ldr	r2, [pc, #16]	@ (80020c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40007000 	.word	0x40007000

080020cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80020d0:	4b04      	ldr	r3, [pc, #16]	@ (80020e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	40007000 	.word	0x40007000

080020e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020f6:	d130      	bne.n	800215a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80020f8:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002100:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002104:	d038      	beq.n	8002178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002106:	4b20      	ldr	r3, [pc, #128]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800210e:	4a1e      	ldr	r2, [pc, #120]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002110:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002114:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002116:	4b1d      	ldr	r3, [pc, #116]	@ (800218c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2232      	movs	r2, #50	@ 0x32
 800211c:	fb02 f303 	mul.w	r3, r2, r3
 8002120:	4a1b      	ldr	r2, [pc, #108]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002122:	fba2 2303 	umull	r2, r3, r2, r3
 8002126:	0c9b      	lsrs	r3, r3, #18
 8002128:	3301      	adds	r3, #1
 800212a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800212c:	e002      	b.n	8002134 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	3b01      	subs	r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002134:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002136:	695b      	ldr	r3, [r3, #20]
 8002138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002140:	d102      	bne.n	8002148 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1f2      	bne.n	800212e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002148:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002154:	d110      	bne.n	8002178 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e00f      	b.n	800217a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002166:	d007      	beq.n	8002178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002168:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002170:	4a05      	ldr	r2, [pc, #20]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002172:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002176:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40007000 	.word	0x40007000
 800218c:	20000000 	.word	0x20000000
 8002190:	431bde83 	.word	0x431bde83

08002194 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b088      	sub	sp, #32
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e3ca      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021a6:	4b97      	ldr	r3, [pc, #604]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 030c 	and.w	r3, r3, #12
 80021ae:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021b0:	4b94      	ldr	r3, [pc, #592]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	f003 0303 	and.w	r3, r3, #3
 80021b8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f000 80e4 	beq.w	8002390 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d007      	beq.n	80021de <HAL_RCC_OscConfig+0x4a>
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	2b0c      	cmp	r3, #12
 80021d2:	f040 808b 	bne.w	80022ec <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	f040 8087 	bne.w	80022ec <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021de:	4b89      	ldr	r3, [pc, #548]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d005      	beq.n	80021f6 <HAL_RCC_OscConfig+0x62>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e3a2      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a1a      	ldr	r2, [r3, #32]
 80021fa:	4b82      	ldr	r3, [pc, #520]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0308 	and.w	r3, r3, #8
 8002202:	2b00      	cmp	r3, #0
 8002204:	d004      	beq.n	8002210 <HAL_RCC_OscConfig+0x7c>
 8002206:	4b7f      	ldr	r3, [pc, #508]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800220e:	e005      	b.n	800221c <HAL_RCC_OscConfig+0x88>
 8002210:	4b7c      	ldr	r3, [pc, #496]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002212:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002216:	091b      	lsrs	r3, r3, #4
 8002218:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800221c:	4293      	cmp	r3, r2
 800221e:	d223      	bcs.n	8002268 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	4618      	mov	r0, r3
 8002226:	f000 fd55 	bl	8002cd4 <RCC_SetFlashLatencyFromMSIRange>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e383      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002234:	4b73      	ldr	r3, [pc, #460]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a72      	ldr	r2, [pc, #456]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 800223a:	f043 0308 	orr.w	r3, r3, #8
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	4b70      	ldr	r3, [pc, #448]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	496d      	ldr	r1, [pc, #436]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 800224e:	4313      	orrs	r3, r2
 8002250:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002252:	4b6c      	ldr	r3, [pc, #432]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	021b      	lsls	r3, r3, #8
 8002260:	4968      	ldr	r1, [pc, #416]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002262:	4313      	orrs	r3, r2
 8002264:	604b      	str	r3, [r1, #4]
 8002266:	e025      	b.n	80022b4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002268:	4b66      	ldr	r3, [pc, #408]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a65      	ldr	r2, [pc, #404]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 800226e:	f043 0308 	orr.w	r3, r3, #8
 8002272:	6013      	str	r3, [r2, #0]
 8002274:	4b63      	ldr	r3, [pc, #396]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	4960      	ldr	r1, [pc, #384]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002282:	4313      	orrs	r3, r2
 8002284:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002286:	4b5f      	ldr	r3, [pc, #380]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	495b      	ldr	r1, [pc, #364]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002296:	4313      	orrs	r3, r2
 8002298:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d109      	bne.n	80022b4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a1b      	ldr	r3, [r3, #32]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f000 fd15 	bl	8002cd4 <RCC_SetFlashLatencyFromMSIRange>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e343      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022b4:	f000 fc4a 	bl	8002b4c <HAL_RCC_GetSysClockFreq>
 80022b8:	4602      	mov	r2, r0
 80022ba:	4b52      	ldr	r3, [pc, #328]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	091b      	lsrs	r3, r3, #4
 80022c0:	f003 030f 	and.w	r3, r3, #15
 80022c4:	4950      	ldr	r1, [pc, #320]	@ (8002408 <HAL_RCC_OscConfig+0x274>)
 80022c6:	5ccb      	ldrb	r3, [r1, r3]
 80022c8:	f003 031f 	and.w	r3, r3, #31
 80022cc:	fa22 f303 	lsr.w	r3, r2, r3
 80022d0:	4a4e      	ldr	r2, [pc, #312]	@ (800240c <HAL_RCC_OscConfig+0x278>)
 80022d2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022d4:	4b4e      	ldr	r3, [pc, #312]	@ (8002410 <HAL_RCC_OscConfig+0x27c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff fb93 	bl	8001a04 <HAL_InitTick>
 80022de:	4603      	mov	r3, r0
 80022e0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80022e2:	7bfb      	ldrb	r3, [r7, #15]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d052      	beq.n	800238e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	e327      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d032      	beq.n	800235a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80022f4:	4b43      	ldr	r3, [pc, #268]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a42      	ldr	r2, [pc, #264]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80022fa:	f043 0301 	orr.w	r3, r3, #1
 80022fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002300:	f7ff fbd0 	bl	8001aa4 <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002308:	f7ff fbcc 	bl	8001aa4 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b02      	cmp	r3, #2
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e310      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800231a:	4b3a      	ldr	r3, [pc, #232]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d0f0      	beq.n	8002308 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002326:	4b37      	ldr	r3, [pc, #220]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a36      	ldr	r2, [pc, #216]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 800232c:	f043 0308 	orr.w	r3, r3, #8
 8002330:	6013      	str	r3, [r2, #0]
 8002332:	4b34      	ldr	r3, [pc, #208]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	4931      	ldr	r1, [pc, #196]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002340:	4313      	orrs	r3, r2
 8002342:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002344:	4b2f      	ldr	r3, [pc, #188]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	69db      	ldr	r3, [r3, #28]
 8002350:	021b      	lsls	r3, r3, #8
 8002352:	492c      	ldr	r1, [pc, #176]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002354:	4313      	orrs	r3, r2
 8002356:	604b      	str	r3, [r1, #4]
 8002358:	e01a      	b.n	8002390 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800235a:	4b2a      	ldr	r3, [pc, #168]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a29      	ldr	r2, [pc, #164]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002360:	f023 0301 	bic.w	r3, r3, #1
 8002364:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002366:	f7ff fb9d 	bl	8001aa4 <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800236c:	e008      	b.n	8002380 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800236e:	f7ff fb99 	bl	8001aa4 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	2b02      	cmp	r3, #2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e2dd      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002380:	4b20      	ldr	r3, [pc, #128]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1f0      	bne.n	800236e <HAL_RCC_OscConfig+0x1da>
 800238c:	e000      	b.n	8002390 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800238e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	2b00      	cmp	r3, #0
 800239a:	d074      	beq.n	8002486 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	2b08      	cmp	r3, #8
 80023a0:	d005      	beq.n	80023ae <HAL_RCC_OscConfig+0x21a>
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	2b0c      	cmp	r3, #12
 80023a6:	d10e      	bne.n	80023c6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2b03      	cmp	r3, #3
 80023ac:	d10b      	bne.n	80023c6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ae:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d064      	beq.n	8002484 <HAL_RCC_OscConfig+0x2f0>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d160      	bne.n	8002484 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e2ba      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ce:	d106      	bne.n	80023de <HAL_RCC_OscConfig+0x24a>
 80023d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80023d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	e026      	b.n	800242c <HAL_RCC_OscConfig+0x298>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023e6:	d115      	bne.n	8002414 <HAL_RCC_OscConfig+0x280>
 80023e8:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a05      	ldr	r2, [pc, #20]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80023ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	4b03      	ldr	r3, [pc, #12]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a02      	ldr	r2, [pc, #8]	@ (8002404 <HAL_RCC_OscConfig+0x270>)
 80023fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	e014      	b.n	800242c <HAL_RCC_OscConfig+0x298>
 8002402:	bf00      	nop
 8002404:	40021000 	.word	0x40021000
 8002408:	080086a4 	.word	0x080086a4
 800240c:	20000000 	.word	0x20000000
 8002410:	20000004 	.word	0x20000004
 8002414:	4ba0      	ldr	r3, [pc, #640]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a9f      	ldr	r2, [pc, #636]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 800241a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800241e:	6013      	str	r3, [r2, #0]
 8002420:	4b9d      	ldr	r3, [pc, #628]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a9c      	ldr	r2, [pc, #624]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800242a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d013      	beq.n	800245c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002434:	f7ff fb36 	bl	8001aa4 <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800243c:	f7ff fb32 	bl	8001aa4 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b64      	cmp	r3, #100	@ 0x64
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e276      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800244e:	4b92      	ldr	r3, [pc, #584]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0f0      	beq.n	800243c <HAL_RCC_OscConfig+0x2a8>
 800245a:	e014      	b.n	8002486 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245c:	f7ff fb22 	bl	8001aa4 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002464:	f7ff fb1e 	bl	8001aa4 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b64      	cmp	r3, #100	@ 0x64
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e262      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002476:	4b88      	ldr	r3, [pc, #544]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f0      	bne.n	8002464 <HAL_RCC_OscConfig+0x2d0>
 8002482:	e000      	b.n	8002486 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d060      	beq.n	8002554 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	2b04      	cmp	r3, #4
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_OscConfig+0x310>
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	2b0c      	cmp	r3, #12
 800249c:	d119      	bne.n	80024d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d116      	bne.n	80024d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024a4:	4b7c      	ldr	r3, [pc, #496]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d005      	beq.n	80024bc <HAL_RCC_OscConfig+0x328>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e23f      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024bc:	4b76      	ldr	r3, [pc, #472]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	061b      	lsls	r3, r3, #24
 80024ca:	4973      	ldr	r1, [pc, #460]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024d0:	e040      	b.n	8002554 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d023      	beq.n	8002522 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024da:	4b6f      	ldr	r3, [pc, #444]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a6e      	ldr	r2, [pc, #440]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80024e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e6:	f7ff fadd 	bl	8001aa4 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024ec:	e008      	b.n	8002500 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ee:	f7ff fad9 	bl	8001aa4 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e21d      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002500:	4b65      	ldr	r3, [pc, #404]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0f0      	beq.n	80024ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800250c:	4b62      	ldr	r3, [pc, #392]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	061b      	lsls	r3, r3, #24
 800251a:	495f      	ldr	r1, [pc, #380]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]
 8002520:	e018      	b.n	8002554 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002522:	4b5d      	ldr	r3, [pc, #372]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a5c      	ldr	r2, [pc, #368]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800252c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252e:	f7ff fab9 	bl	8001aa4 <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002534:	e008      	b.n	8002548 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002536:	f7ff fab5 	bl	8001aa4 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e1f9      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002548:	4b53      	ldr	r3, [pc, #332]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f0      	bne.n	8002536 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0308 	and.w	r3, r3, #8
 800255c:	2b00      	cmp	r3, #0
 800255e:	d03c      	beq.n	80025da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d01c      	beq.n	80025a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002568:	4b4b      	ldr	r3, [pc, #300]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 800256a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800256e:	4a4a      	ldr	r2, [pc, #296]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002570:	f043 0301 	orr.w	r3, r3, #1
 8002574:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002578:	f7ff fa94 	bl	8001aa4 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002580:	f7ff fa90 	bl	8001aa4 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e1d4      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002592:	4b41      	ldr	r3, [pc, #260]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002594:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0ef      	beq.n	8002580 <HAL_RCC_OscConfig+0x3ec>
 80025a0:	e01b      	b.n	80025da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80025a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80025aa:	f023 0301 	bic.w	r3, r3, #1
 80025ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b2:	f7ff fa77 	bl	8001aa4 <HAL_GetTick>
 80025b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025b8:	e008      	b.n	80025cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ba:	f7ff fa73 	bl	8001aa4 <HAL_GetTick>
 80025be:	4602      	mov	r2, r0
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e1b7      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025cc:	4b32      	ldr	r3, [pc, #200]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80025ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1ef      	bne.n	80025ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f000 80a6 	beq.w	8002734 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025e8:	2300      	movs	r3, #0
 80025ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80025ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10d      	bne.n	8002614 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025f8:	4b27      	ldr	r3, [pc, #156]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80025fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025fc:	4a26      	ldr	r2, [pc, #152]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 80025fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002602:	6593      	str	r3, [r2, #88]	@ 0x58
 8002604:	4b24      	ldr	r3, [pc, #144]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002610:	2301      	movs	r3, #1
 8002612:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002614:	4b21      	ldr	r3, [pc, #132]	@ (800269c <HAL_RCC_OscConfig+0x508>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261c:	2b00      	cmp	r3, #0
 800261e:	d118      	bne.n	8002652 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002620:	4b1e      	ldr	r3, [pc, #120]	@ (800269c <HAL_RCC_OscConfig+0x508>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a1d      	ldr	r2, [pc, #116]	@ (800269c <HAL_RCC_OscConfig+0x508>)
 8002626:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800262a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800262c:	f7ff fa3a 	bl	8001aa4 <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002634:	f7ff fa36 	bl	8001aa4 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e17a      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002646:	4b15      	ldr	r3, [pc, #84]	@ (800269c <HAL_RCC_OscConfig+0x508>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0f0      	beq.n	8002634 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d108      	bne.n	800266c <HAL_RCC_OscConfig+0x4d8>
 800265a:	4b0f      	ldr	r3, [pc, #60]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 800265c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002660:	4a0d      	ldr	r2, [pc, #52]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800266a:	e029      	b.n	80026c0 <HAL_RCC_OscConfig+0x52c>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b05      	cmp	r3, #5
 8002672:	d115      	bne.n	80026a0 <HAL_RCC_OscConfig+0x50c>
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800267a:	4a07      	ldr	r2, [pc, #28]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 800267c:	f043 0304 	orr.w	r3, r3, #4
 8002680:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002684:	4b04      	ldr	r3, [pc, #16]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 8002686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800268a:	4a03      	ldr	r2, [pc, #12]	@ (8002698 <HAL_RCC_OscConfig+0x504>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002694:	e014      	b.n	80026c0 <HAL_RCC_OscConfig+0x52c>
 8002696:	bf00      	nop
 8002698:	40021000 	.word	0x40021000
 800269c:	40007000 	.word	0x40007000
 80026a0:	4b9c      	ldr	r3, [pc, #624]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80026a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026a6:	4a9b      	ldr	r2, [pc, #620]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026b0:	4b98      	ldr	r3, [pc, #608]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80026b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b6:	4a97      	ldr	r2, [pc, #604]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80026b8:	f023 0304 	bic.w	r3, r3, #4
 80026bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d016      	beq.n	80026f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7ff f9ec 	bl	8001aa4 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d0:	f7ff f9e8 	bl	8001aa4 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e12a      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80026e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0ed      	beq.n	80026d0 <HAL_RCC_OscConfig+0x53c>
 80026f4:	e015      	b.n	8002722 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f6:	f7ff f9d5 	bl	8001aa4 <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026fc:	e00a      	b.n	8002714 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026fe:	f7ff f9d1 	bl	8001aa4 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800270c:	4293      	cmp	r3, r2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e113      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002714:	4b7f      	ldr	r3, [pc, #508]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 8002716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1ed      	bne.n	80026fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002722:	7ffb      	ldrb	r3, [r7, #31]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d105      	bne.n	8002734 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002728:	4b7a      	ldr	r3, [pc, #488]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 800272a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272c:	4a79      	ldr	r2, [pc, #484]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 800272e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002732:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 80fe 	beq.w	800293a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002742:	2b02      	cmp	r3, #2
 8002744:	f040 80d0 	bne.w	80028e8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002748:	4b72      	ldr	r3, [pc, #456]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	f003 0203 	and.w	r2, r3, #3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002758:	429a      	cmp	r2, r3
 800275a:	d130      	bne.n	80027be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	3b01      	subs	r3, #1
 8002768:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800276a:	429a      	cmp	r2, r3
 800276c:	d127      	bne.n	80027be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002778:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800277a:	429a      	cmp	r2, r3
 800277c:	d11f      	bne.n	80027be <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002788:	2a07      	cmp	r2, #7
 800278a:	bf14      	ite	ne
 800278c:	2201      	movne	r2, #1
 800278e:	2200      	moveq	r2, #0
 8002790:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002792:	4293      	cmp	r3, r2
 8002794:	d113      	bne.n	80027be <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027a0:	085b      	lsrs	r3, r3, #1
 80027a2:	3b01      	subs	r3, #1
 80027a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d109      	bne.n	80027be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	085b      	lsrs	r3, r3, #1
 80027b6:	3b01      	subs	r3, #1
 80027b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d06e      	beq.n	800289c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	2b0c      	cmp	r3, #12
 80027c2:	d069      	beq.n	8002898 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80027c4:	4b53      	ldr	r3, [pc, #332]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d105      	bne.n	80027dc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80027d0:	4b50      	ldr	r3, [pc, #320]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e0ad      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80027e0:	4b4c      	ldr	r3, [pc, #304]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80027e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027ea:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027ec:	f7ff f95a 	bl	8001aa4 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f4:	f7ff f956 	bl	8001aa4 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e09a      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002806:	4b43      	ldr	r3, [pc, #268]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f0      	bne.n	80027f4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002812:	4b40      	ldr	r3, [pc, #256]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	4b40      	ldr	r3, [pc, #256]	@ (8002918 <HAL_RCC_OscConfig+0x784>)
 8002818:	4013      	ands	r3, r2
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002822:	3a01      	subs	r2, #1
 8002824:	0112      	lsls	r2, r2, #4
 8002826:	4311      	orrs	r1, r2
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800282c:	0212      	lsls	r2, r2, #8
 800282e:	4311      	orrs	r1, r2
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002834:	0852      	lsrs	r2, r2, #1
 8002836:	3a01      	subs	r2, #1
 8002838:	0552      	lsls	r2, r2, #21
 800283a:	4311      	orrs	r1, r2
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002840:	0852      	lsrs	r2, r2, #1
 8002842:	3a01      	subs	r2, #1
 8002844:	0652      	lsls	r2, r2, #25
 8002846:	4311      	orrs	r1, r2
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800284c:	0912      	lsrs	r2, r2, #4
 800284e:	0452      	lsls	r2, r2, #17
 8002850:	430a      	orrs	r2, r1
 8002852:	4930      	ldr	r1, [pc, #192]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 8002854:	4313      	orrs	r3, r2
 8002856:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002858:	4b2e      	ldr	r3, [pc, #184]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a2d      	ldr	r2, [pc, #180]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 800285e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002862:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002864:	4b2b      	ldr	r3, [pc, #172]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	4a2a      	ldr	r2, [pc, #168]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 800286a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800286e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002870:	f7ff f918 	bl	8001aa4 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002878:	f7ff f914 	bl	8001aa4 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e058      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800288a:	4b22      	ldr	r3, [pc, #136]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0f0      	beq.n	8002878 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002896:	e050      	b.n	800293a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e04f      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800289c:	4b1d      	ldr	r3, [pc, #116]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d148      	bne.n	800293a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a19      	ldr	r2, [pc, #100]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80028ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028b4:	4b17      	ldr	r3, [pc, #92]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4a16      	ldr	r2, [pc, #88]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80028ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028c0:	f7ff f8f0 	bl	8001aa4 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c8:	f7ff f8ec 	bl	8001aa4 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e030      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028da:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0x734>
 80028e6:	e028      	b.n	800293a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	2b0c      	cmp	r3, #12
 80028ec:	d023      	beq.n	8002936 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ee:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a08      	ldr	r2, [pc, #32]	@ (8002914 <HAL_RCC_OscConfig+0x780>)
 80028f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fa:	f7ff f8d3 	bl	8001aa4 <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002900:	e00c      	b.n	800291c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002902:	f7ff f8cf 	bl	8001aa4 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d905      	bls.n	800291c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e013      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
 8002914:	40021000 	.word	0x40021000
 8002918:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800291c:	4b09      	ldr	r3, [pc, #36]	@ (8002944 <HAL_RCC_OscConfig+0x7b0>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1ec      	bne.n	8002902 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002928:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <HAL_RCC_OscConfig+0x7b0>)
 800292a:	68da      	ldr	r2, [r3, #12]
 800292c:	4905      	ldr	r1, [pc, #20]	@ (8002944 <HAL_RCC_OscConfig+0x7b0>)
 800292e:	4b06      	ldr	r3, [pc, #24]	@ (8002948 <HAL_RCC_OscConfig+0x7b4>)
 8002930:	4013      	ands	r3, r2
 8002932:	60cb      	str	r3, [r1, #12]
 8002934:	e001      	b.n	800293a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e000      	b.n	800293c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3720      	adds	r7, #32
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40021000 	.word	0x40021000
 8002948:	feeefffc 	.word	0xfeeefffc

0800294c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e0e7      	b.n	8002b30 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002960:	4b75      	ldr	r3, [pc, #468]	@ (8002b38 <HAL_RCC_ClockConfig+0x1ec>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	429a      	cmp	r2, r3
 800296c:	d910      	bls.n	8002990 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296e:	4b72      	ldr	r3, [pc, #456]	@ (8002b38 <HAL_RCC_ClockConfig+0x1ec>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f023 0207 	bic.w	r2, r3, #7
 8002976:	4970      	ldr	r1, [pc, #448]	@ (8002b38 <HAL_RCC_ClockConfig+0x1ec>)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	4313      	orrs	r3, r2
 800297c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800297e:	4b6e      	ldr	r3, [pc, #440]	@ (8002b38 <HAL_RCC_ClockConfig+0x1ec>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0307 	and.w	r3, r3, #7
 8002986:	683a      	ldr	r2, [r7, #0]
 8002988:	429a      	cmp	r2, r3
 800298a:	d001      	beq.n	8002990 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e0cf      	b.n	8002b30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d010      	beq.n	80029be <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	4b66      	ldr	r3, [pc, #408]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d908      	bls.n	80029be <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029ac:	4b63      	ldr	r3, [pc, #396]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	4960      	ldr	r1, [pc, #384]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d04c      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d107      	bne.n	80029e2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029d2:	4b5a      	ldr	r3, [pc, #360]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d121      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e0a6      	b.n	8002b30 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d107      	bne.n	80029fa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ea:	4b54      	ldr	r3, [pc, #336]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d115      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e09a      	b.n	8002b30 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d107      	bne.n	8002a12 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a02:	4b4e      	ldr	r3, [pc, #312]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d109      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e08e      	b.n	8002b30 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a12:	4b4a      	ldr	r3, [pc, #296]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e086      	b.n	8002b30 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a22:	4b46      	ldr	r3, [pc, #280]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f023 0203 	bic.w	r2, r3, #3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4943      	ldr	r1, [pc, #268]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a34:	f7ff f836 	bl	8001aa4 <HAL_GetTick>
 8002a38:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3a:	e00a      	b.n	8002a52 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a3c:	f7ff f832 	bl	8001aa4 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e06e      	b.n	8002b30 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a52:	4b3a      	ldr	r3, [pc, #232]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 020c 	and.w	r2, r3, #12
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d1eb      	bne.n	8002a3c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d010      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	4b31      	ldr	r3, [pc, #196]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d208      	bcs.n	8002a92 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a80:	4b2e      	ldr	r3, [pc, #184]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	492b      	ldr	r1, [pc, #172]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a92:	4b29      	ldr	r3, [pc, #164]	@ (8002b38 <HAL_RCC_ClockConfig+0x1ec>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	683a      	ldr	r2, [r7, #0]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d210      	bcs.n	8002ac2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa0:	4b25      	ldr	r3, [pc, #148]	@ (8002b38 <HAL_RCC_ClockConfig+0x1ec>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f023 0207 	bic.w	r2, r3, #7
 8002aa8:	4923      	ldr	r1, [pc, #140]	@ (8002b38 <HAL_RCC_ClockConfig+0x1ec>)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab0:	4b21      	ldr	r3, [pc, #132]	@ (8002b38 <HAL_RCC_ClockConfig+0x1ec>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d001      	beq.n	8002ac2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e036      	b.n	8002b30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0304 	and.w	r3, r3, #4
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d008      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ace:	4b1b      	ldr	r3, [pc, #108]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	4918      	ldr	r1, [pc, #96]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d009      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002aec:	4b13      	ldr	r3, [pc, #76]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	4910      	ldr	r1, [pc, #64]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b00:	f000 f824 	bl	8002b4c <HAL_RCC_GetSysClockFreq>
 8002b04:	4602      	mov	r2, r0
 8002b06:	4b0d      	ldr	r3, [pc, #52]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f0>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	091b      	lsrs	r3, r3, #4
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	490b      	ldr	r1, [pc, #44]	@ (8002b40 <HAL_RCC_ClockConfig+0x1f4>)
 8002b12:	5ccb      	ldrb	r3, [r1, r3]
 8002b14:	f003 031f 	and.w	r3, r3, #31
 8002b18:	fa22 f303 	lsr.w	r3, r2, r3
 8002b1c:	4a09      	ldr	r2, [pc, #36]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f8>)
 8002b1e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b20:	4b09      	ldr	r3, [pc, #36]	@ (8002b48 <HAL_RCC_ClockConfig+0x1fc>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7fe ff6d 	bl	8001a04 <HAL_InitTick>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b2e:	7afb      	ldrb	r3, [r7, #11]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40022000 	.word	0x40022000
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	080086a4 	.word	0x080086a4
 8002b44:	20000000 	.word	0x20000000
 8002b48:	20000004 	.word	0x20000004

08002b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b089      	sub	sp, #36	@ 0x24
 8002b50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61fb      	str	r3, [r7, #28]
 8002b56:	2300      	movs	r3, #0
 8002b58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b5a:	4b3e      	ldr	r3, [pc, #248]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f003 030c 	and.w	r3, r3, #12
 8002b62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b64:	4b3b      	ldr	r3, [pc, #236]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	f003 0303 	and.w	r3, r3, #3
 8002b6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_GetSysClockFreq+0x34>
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	2b0c      	cmp	r3, #12
 8002b78:	d121      	bne.n	8002bbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d11e      	bne.n	8002bbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b80:	4b34      	ldr	r3, [pc, #208]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d107      	bne.n	8002b9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b8c:	4b31      	ldr	r3, [pc, #196]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b92:	0a1b      	lsrs	r3, r3, #8
 8002b94:	f003 030f 	and.w	r3, r3, #15
 8002b98:	61fb      	str	r3, [r7, #28]
 8002b9a:	e005      	b.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b9c:	4b2d      	ldr	r3, [pc, #180]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	091b      	lsrs	r3, r3, #4
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ba8:	4a2b      	ldr	r2, [pc, #172]	@ (8002c58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10d      	bne.n	8002bd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bbc:	e00a      	b.n	8002bd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	2b04      	cmp	r3, #4
 8002bc2:	d102      	bne.n	8002bca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002bc4:	4b25      	ldr	r3, [pc, #148]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x110>)
 8002bc6:	61bb      	str	r3, [r7, #24]
 8002bc8:	e004      	b.n	8002bd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d101      	bne.n	8002bd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bd0:	4b23      	ldr	r3, [pc, #140]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x114>)
 8002bd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	2b0c      	cmp	r3, #12
 8002bd8:	d134      	bne.n	8002c44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bda:	4b1e      	ldr	r3, [pc, #120]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	f003 0303 	and.w	r3, r3, #3
 8002be2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d003      	beq.n	8002bf2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	2b03      	cmp	r3, #3
 8002bee:	d003      	beq.n	8002bf8 <HAL_RCC_GetSysClockFreq+0xac>
 8002bf0:	e005      	b.n	8002bfe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x110>)
 8002bf4:	617b      	str	r3, [r7, #20]
      break;
 8002bf6:	e005      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002bf8:	4b19      	ldr	r3, [pc, #100]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x114>)
 8002bfa:	617b      	str	r3, [r7, #20]
      break;
 8002bfc:	e002      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	617b      	str	r3, [r7, #20]
      break;
 8002c02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c04:	4b13      	ldr	r3, [pc, #76]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	091b      	lsrs	r3, r3, #4
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	3301      	adds	r3, #1
 8002c10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c12:	4b10      	ldr	r3, [pc, #64]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	0a1b      	lsrs	r3, r3, #8
 8002c18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	fb03 f202 	mul.w	r2, r3, r2
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	0e5b      	lsrs	r3, r3, #25
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	3301      	adds	r3, #1
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c44:	69bb      	ldr	r3, [r7, #24]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3724      	adds	r7, #36	@ 0x24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	40021000 	.word	0x40021000
 8002c58:	080086bc 	.word	0x080086bc
 8002c5c:	00f42400 	.word	0x00f42400
 8002c60:	007a1200 	.word	0x007a1200

08002c64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c68:	4b03      	ldr	r3, [pc, #12]	@ (8002c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	20000000 	.word	0x20000000

08002c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c80:	f7ff fff0 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8002c84:	4602      	mov	r2, r0
 8002c86:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	0a1b      	lsrs	r3, r3, #8
 8002c8c:	f003 0307 	and.w	r3, r3, #7
 8002c90:	4904      	ldr	r1, [pc, #16]	@ (8002ca4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c92:	5ccb      	ldrb	r3, [r1, r3]
 8002c94:	f003 031f 	and.w	r3, r3, #31
 8002c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	080086b4 	.word	0x080086b4

08002ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002cac:	f7ff ffda 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	0adb      	lsrs	r3, r3, #11
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	4904      	ldr	r1, [pc, #16]	@ (8002cd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cbe:	5ccb      	ldrb	r3, [r1, r3]
 8002cc0:	f003 031f 	and.w	r3, r3, #31
 8002cc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	080086b4 	.word	0x080086b4

08002cd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002cdc:	2300      	movs	r3, #0
 8002cde:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d003      	beq.n	8002cf4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002cec:	f7ff f9ee 	bl	80020cc <HAL_PWREx_GetVoltageRange>
 8002cf0:	6178      	str	r0, [r7, #20]
 8002cf2:	e014      	b.n	8002d1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cf4:	4b25      	ldr	r3, [pc, #148]	@ (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf8:	4a24      	ldr	r2, [pc, #144]	@ (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d00:	4b22      	ldr	r3, [pc, #136]	@ (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d0c:	f7ff f9de 	bl	80020cc <HAL_PWREx_GetVoltageRange>
 8002d10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d12:	4b1e      	ldr	r3, [pc, #120]	@ (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d16:	4a1d      	ldr	r2, [pc, #116]	@ (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d24:	d10b      	bne.n	8002d3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2b80      	cmp	r3, #128	@ 0x80
 8002d2a:	d919      	bls.n	8002d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d30:	d902      	bls.n	8002d38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d32:	2302      	movs	r3, #2
 8002d34:	613b      	str	r3, [r7, #16]
 8002d36:	e013      	b.n	8002d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d38:	2301      	movs	r3, #1
 8002d3a:	613b      	str	r3, [r7, #16]
 8002d3c:	e010      	b.n	8002d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b80      	cmp	r3, #128	@ 0x80
 8002d42:	d902      	bls.n	8002d4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d44:	2303      	movs	r3, #3
 8002d46:	613b      	str	r3, [r7, #16]
 8002d48:	e00a      	b.n	8002d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b80      	cmp	r3, #128	@ 0x80
 8002d4e:	d102      	bne.n	8002d56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d50:	2302      	movs	r3, #2
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	e004      	b.n	8002d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b70      	cmp	r3, #112	@ 0x70
 8002d5a:	d101      	bne.n	8002d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d60:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f023 0207 	bic.w	r2, r3, #7
 8002d68:	4909      	ldr	r1, [pc, #36]	@ (8002d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d70:	4b07      	ldr	r3, [pc, #28]	@ (8002d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d001      	beq.n	8002d82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e000      	b.n	8002d84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	40022000 	.word	0x40022000

08002d94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002da0:	2300      	movs	r3, #0
 8002da2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d041      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002db4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002db8:	d02a      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002dba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002dbe:	d824      	bhi.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002dc0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002dc4:	d008      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002dc6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002dca:	d81e      	bhi.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00a      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002dd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dd4:	d010      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002dd6:	e018      	b.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dd8:	4b86      	ldr	r3, [pc, #536]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	4a85      	ldr	r2, [pc, #532]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002de2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002de4:	e015      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3304      	adds	r3, #4
 8002dea:	2100      	movs	r1, #0
 8002dec:	4618      	mov	r0, r3
 8002dee:	f000 facb 	bl	8003388 <RCCEx_PLLSAI1_Config>
 8002df2:	4603      	mov	r3, r0
 8002df4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002df6:	e00c      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3320      	adds	r3, #32
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 fbb6 	bl	8003570 <RCCEx_PLLSAI2_Config>
 8002e04:	4603      	mov	r3, r0
 8002e06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e08:	e003      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	74fb      	strb	r3, [r7, #19]
      break;
 8002e0e:	e000      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002e10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e12:	7cfb      	ldrb	r3, [r7, #19]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10b      	bne.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e18:	4b76      	ldr	r3, [pc, #472]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e1e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e26:	4973      	ldr	r1, [pc, #460]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002e2e:	e001      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e30:	7cfb      	ldrb	r3, [r7, #19]
 8002e32:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d041      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e48:	d02a      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002e4a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e4e:	d824      	bhi.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e54:	d008      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e5a:	d81e      	bhi.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00a      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002e60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e64:	d010      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e66:	e018      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e68:	4b62      	ldr	r3, [pc, #392]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	4a61      	ldr	r2, [pc, #388]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e72:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e74:	e015      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3304      	adds	r3, #4
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f000 fa83 	bl	8003388 <RCCEx_PLLSAI1_Config>
 8002e82:	4603      	mov	r3, r0
 8002e84:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e86:	e00c      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	3320      	adds	r3, #32
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fb6e 	bl	8003570 <RCCEx_PLLSAI2_Config>
 8002e94:	4603      	mov	r3, r0
 8002e96:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e98:	e003      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	74fb      	strb	r3, [r7, #19]
      break;
 8002e9e:	e000      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002ea0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ea2:	7cfb      	ldrb	r3, [r7, #19]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10b      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ea8:	4b52      	ldr	r3, [pc, #328]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002eb6:	494f      	ldr	r1, [pc, #316]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002ebe:	e001      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ec0:	7cfb      	ldrb	r3, [r7, #19]
 8002ec2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 80a0 	beq.w	8003012 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ed6:	4b47      	ldr	r3, [pc, #284]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00d      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eec:	4b41      	ldr	r3, [pc, #260]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef0:	4a40      	ldr	r2, [pc, #256]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ef8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f04:	2301      	movs	r3, #1
 8002f06:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f08:	4b3b      	ldr	r3, [pc, #236]	@ (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a3a      	ldr	r2, [pc, #232]	@ (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f14:	f7fe fdc6 	bl	8001aa4 <HAL_GetTick>
 8002f18:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f1a:	e009      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f1c:	f7fe fdc2 	bl	8001aa4 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d902      	bls.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	74fb      	strb	r3, [r7, #19]
        break;
 8002f2e:	e005      	b.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f30:	4b31      	ldr	r3, [pc, #196]	@ (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0ef      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002f3c:	7cfb      	ldrb	r3, [r7, #19]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d15c      	bne.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f42:	4b2c      	ldr	r3, [pc, #176]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f4c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d01f      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d019      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f60:	4b24      	ldr	r3, [pc, #144]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f6c:	4b21      	ldr	r3, [pc, #132]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f72:	4a20      	ldr	r2, [pc, #128]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f82:	4a1c      	ldr	r2, [pc, #112]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f8c:	4a19      	ldr	r2, [pc, #100]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d016      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9e:	f7fe fd81 	bl	8001aa4 <HAL_GetTick>
 8002fa2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fa4:	e00b      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa6:	f7fe fd7d 	bl	8001aa4 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d902      	bls.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	74fb      	strb	r3, [r7, #19]
            break;
 8002fbc:	e006      	b.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0ec      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002fcc:	7cfb      	ldrb	r3, [r7, #19]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10c      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fd2:	4b08      	ldr	r3, [pc, #32]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fe2:	4904      	ldr	r1, [pc, #16]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002fea:	e009      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002fec:	7cfb      	ldrb	r3, [r7, #19]
 8002fee:	74bb      	strb	r3, [r7, #18]
 8002ff0:	e006      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ff2:	bf00      	nop
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ffc:	7cfb      	ldrb	r3, [r7, #19]
 8002ffe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003000:	7c7b      	ldrb	r3, [r7, #17]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d105      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003006:	4b9e      	ldr	r3, [pc, #632]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800300a:	4a9d      	ldr	r2, [pc, #628]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003010:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800301e:	4b98      	ldr	r3, [pc, #608]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003024:	f023 0203 	bic.w	r2, r3, #3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800302c:	4994      	ldr	r1, [pc, #592]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00a      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003040:	4b8f      	ldr	r3, [pc, #572]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003046:	f023 020c 	bic.w	r2, r3, #12
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800304e:	498c      	ldr	r1, [pc, #560]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0304 	and.w	r3, r3, #4
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00a      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003062:	4b87      	ldr	r3, [pc, #540]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003068:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003070:	4983      	ldr	r1, [pc, #524]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0308 	and.w	r3, r3, #8
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00a      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003084:	4b7e      	ldr	r3, [pc, #504]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800308a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003092:	497b      	ldr	r1, [pc, #492]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003094:	4313      	orrs	r3, r2
 8003096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0310 	and.w	r3, r3, #16
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00a      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030a6:	4b76      	ldr	r3, [pc, #472]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b4:	4972      	ldr	r1, [pc, #456]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00a      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030c8:	4b6d      	ldr	r3, [pc, #436]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d6:	496a      	ldr	r1, [pc, #424]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030ea:	4b65      	ldr	r3, [pc, #404]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f8:	4961      	ldr	r1, [pc, #388]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00a      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800310c:	4b5c      	ldr	r3, [pc, #368]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800310e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003112:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800311a:	4959      	ldr	r1, [pc, #356]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311c:	4313      	orrs	r3, r2
 800311e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00a      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800312e:	4b54      	ldr	r3, [pc, #336]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003134:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800313c:	4950      	ldr	r1, [pc, #320]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313e:	4313      	orrs	r3, r2
 8003140:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00a      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003150:	4b4b      	ldr	r3, [pc, #300]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003156:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800315e:	4948      	ldr	r1, [pc, #288]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003160:	4313      	orrs	r3, r2
 8003162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00a      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003172:	4b43      	ldr	r3, [pc, #268]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003178:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003180:	493f      	ldr	r1, [pc, #252]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003182:	4313      	orrs	r3, r2
 8003184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d028      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003194:	4b3a      	ldr	r3, [pc, #232]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031a2:	4937      	ldr	r1, [pc, #220]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031b2:	d106      	bne.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031b4:	4b32      	ldr	r3, [pc, #200]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4a31      	ldr	r2, [pc, #196]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031be:	60d3      	str	r3, [r2, #12]
 80031c0:	e011      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031ca:	d10c      	bne.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3304      	adds	r3, #4
 80031d0:	2101      	movs	r1, #1
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 f8d8 	bl	8003388 <RCCEx_PLLSAI1_Config>
 80031d8:	4603      	mov	r3, r0
 80031da:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80031dc:	7cfb      	ldrb	r3, [r7, #19]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80031e2:	7cfb      	ldrb	r3, [r7, #19]
 80031e4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d028      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80031f2:	4b23      	ldr	r3, [pc, #140]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003200:	491f      	ldr	r1, [pc, #124]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003202:	4313      	orrs	r3, r2
 8003204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003210:	d106      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003212:	4b1b      	ldr	r3, [pc, #108]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	4a1a      	ldr	r2, [pc, #104]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003218:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800321c:	60d3      	str	r3, [r2, #12]
 800321e:	e011      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003224:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003228:	d10c      	bne.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3304      	adds	r3, #4
 800322e:	2101      	movs	r1, #1
 8003230:	4618      	mov	r0, r3
 8003232:	f000 f8a9 	bl	8003388 <RCCEx_PLLSAI1_Config>
 8003236:	4603      	mov	r3, r0
 8003238:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800323a:	7cfb      	ldrb	r3, [r7, #19]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003240:	7cfb      	ldrb	r3, [r7, #19]
 8003242:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d02b      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003250:	4b0b      	ldr	r3, [pc, #44]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003256:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800325e:	4908      	ldr	r1, [pc, #32]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800326a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800326e:	d109      	bne.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003270:	4b03      	ldr	r3, [pc, #12]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	4a02      	ldr	r2, [pc, #8]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003276:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800327a:	60d3      	str	r3, [r2, #12]
 800327c:	e014      	b.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800327e:	bf00      	nop
 8003280:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003288:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800328c:	d10c      	bne.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3304      	adds	r3, #4
 8003292:	2101      	movs	r1, #1
 8003294:	4618      	mov	r0, r3
 8003296:	f000 f877 	bl	8003388 <RCCEx_PLLSAI1_Config>
 800329a:	4603      	mov	r3, r0
 800329c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800329e:	7cfb      	ldrb	r3, [r7, #19]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80032a4:	7cfb      	ldrb	r3, [r7, #19]
 80032a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d02f      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032c2:	4928      	ldr	r1, [pc, #160]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032d2:	d10d      	bne.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	3304      	adds	r3, #4
 80032d8:	2102      	movs	r1, #2
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 f854 	bl	8003388 <RCCEx_PLLSAI1_Config>
 80032e0:	4603      	mov	r3, r0
 80032e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032e4:	7cfb      	ldrb	r3, [r7, #19]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d014      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80032ea:	7cfb      	ldrb	r3, [r7, #19]
 80032ec:	74bb      	strb	r3, [r7, #18]
 80032ee:	e011      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032f8:	d10c      	bne.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	3320      	adds	r3, #32
 80032fe:	2102      	movs	r1, #2
 8003300:	4618      	mov	r0, r3
 8003302:	f000 f935 	bl	8003570 <RCCEx_PLLSAI2_Config>
 8003306:	4603      	mov	r3, r0
 8003308:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800330a:	7cfb      	ldrb	r3, [r7, #19]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003310:	7cfb      	ldrb	r3, [r7, #19]
 8003312:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00a      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003320:	4b10      	ldr	r3, [pc, #64]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003326:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800332e:	490d      	ldr	r1, [pc, #52]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003330:	4313      	orrs	r3, r2
 8003332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00b      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003342:	4b08      	ldr	r3, [pc, #32]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003348:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003352:	4904      	ldr	r1, [pc, #16]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003354:	4313      	orrs	r3, r2
 8003356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800335a:	7cbb      	ldrb	r3, [r7, #18]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3718      	adds	r7, #24
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40021000 	.word	0x40021000

08003368 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800336c:	4b05      	ldr	r3, [pc, #20]	@ (8003384 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a04      	ldr	r2, [pc, #16]	@ (8003384 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003372:	f043 0304 	orr.w	r3, r3, #4
 8003376:	6013      	str	r3, [r2, #0]
}
 8003378:	bf00      	nop
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	40021000 	.word	0x40021000

08003388 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003396:	4b75      	ldr	r3, [pc, #468]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	f003 0303 	and.w	r3, r3, #3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d018      	beq.n	80033d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80033a2:	4b72      	ldr	r3, [pc, #456]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f003 0203 	and.w	r2, r3, #3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d10d      	bne.n	80033ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
       ||
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d009      	beq.n	80033ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80033ba:	4b6c      	ldr	r3, [pc, #432]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	091b      	lsrs	r3, r3, #4
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
       ||
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d047      	beq.n	800345e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	73fb      	strb	r3, [r7, #15]
 80033d2:	e044      	b.n	800345e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2b03      	cmp	r3, #3
 80033da:	d018      	beq.n	800340e <RCCEx_PLLSAI1_Config+0x86>
 80033dc:	2b03      	cmp	r3, #3
 80033de:	d825      	bhi.n	800342c <RCCEx_PLLSAI1_Config+0xa4>
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d002      	beq.n	80033ea <RCCEx_PLLSAI1_Config+0x62>
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d009      	beq.n	80033fc <RCCEx_PLLSAI1_Config+0x74>
 80033e8:	e020      	b.n	800342c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033ea:	4b60      	ldr	r3, [pc, #384]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d11d      	bne.n	8003432 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033fa:	e01a      	b.n	8003432 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033fc:	4b5b      	ldr	r3, [pc, #364]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003404:	2b00      	cmp	r3, #0
 8003406:	d116      	bne.n	8003436 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800340c:	e013      	b.n	8003436 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800340e:	4b57      	ldr	r3, [pc, #348]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10f      	bne.n	800343a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800341a:	4b54      	ldr	r3, [pc, #336]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d109      	bne.n	800343a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800342a:	e006      	b.n	800343a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
      break;
 8003430:	e004      	b.n	800343c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003432:	bf00      	nop
 8003434:	e002      	b.n	800343c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003436:	bf00      	nop
 8003438:	e000      	b.n	800343c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800343a:	bf00      	nop
    }

    if(status == HAL_OK)
 800343c:	7bfb      	ldrb	r3, [r7, #15]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10d      	bne.n	800345e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003442:	4b4a      	ldr	r3, [pc, #296]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6819      	ldr	r1, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	3b01      	subs	r3, #1
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	430b      	orrs	r3, r1
 8003458:	4944      	ldr	r1, [pc, #272]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 800345a:	4313      	orrs	r3, r2
 800345c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800345e:	7bfb      	ldrb	r3, [r7, #15]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d17d      	bne.n	8003560 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003464:	4b41      	ldr	r3, [pc, #260]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a40      	ldr	r2, [pc, #256]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 800346a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800346e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003470:	f7fe fb18 	bl	8001aa4 <HAL_GetTick>
 8003474:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003476:	e009      	b.n	800348c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003478:	f7fe fb14 	bl	8001aa4 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d902      	bls.n	800348c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	73fb      	strb	r3, [r7, #15]
        break;
 800348a:	e005      	b.n	8003498 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800348c:	4b37      	ldr	r3, [pc, #220]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1ef      	bne.n	8003478 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003498:	7bfb      	ldrb	r3, [r7, #15]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d160      	bne.n	8003560 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d111      	bne.n	80034c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034a4:	4b31      	ldr	r3, [pc, #196]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80034ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6892      	ldr	r2, [r2, #8]
 80034b4:	0211      	lsls	r1, r2, #8
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	68d2      	ldr	r2, [r2, #12]
 80034ba:	0912      	lsrs	r2, r2, #4
 80034bc:	0452      	lsls	r2, r2, #17
 80034be:	430a      	orrs	r2, r1
 80034c0:	492a      	ldr	r1, [pc, #168]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	610b      	str	r3, [r1, #16]
 80034c6:	e027      	b.n	8003518 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d112      	bne.n	80034f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034ce:	4b27      	ldr	r3, [pc, #156]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80034d6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	6892      	ldr	r2, [r2, #8]
 80034de:	0211      	lsls	r1, r2, #8
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	6912      	ldr	r2, [r2, #16]
 80034e4:	0852      	lsrs	r2, r2, #1
 80034e6:	3a01      	subs	r2, #1
 80034e8:	0552      	lsls	r2, r2, #21
 80034ea:	430a      	orrs	r2, r1
 80034ec:	491f      	ldr	r1, [pc, #124]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	610b      	str	r3, [r1, #16]
 80034f2:	e011      	b.n	8003518 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034f4:	4b1d      	ldr	r3, [pc, #116]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80034fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	6892      	ldr	r2, [r2, #8]
 8003504:	0211      	lsls	r1, r2, #8
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	6952      	ldr	r2, [r2, #20]
 800350a:	0852      	lsrs	r2, r2, #1
 800350c:	3a01      	subs	r2, #1
 800350e:	0652      	lsls	r2, r2, #25
 8003510:	430a      	orrs	r2, r1
 8003512:	4916      	ldr	r1, [pc, #88]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003514:	4313      	orrs	r3, r2
 8003516:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003518:	4b14      	ldr	r3, [pc, #80]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a13      	ldr	r2, [pc, #76]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 800351e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003522:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003524:	f7fe fabe 	bl	8001aa4 <HAL_GetTick>
 8003528:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800352a:	e009      	b.n	8003540 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800352c:	f7fe faba 	bl	8001aa4 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d902      	bls.n	8003540 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	73fb      	strb	r3, [r7, #15]
          break;
 800353e:	e005      	b.n	800354c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0ef      	beq.n	800352c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800354c:	7bfb      	ldrb	r3, [r7, #15]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d106      	bne.n	8003560 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003552:	4b06      	ldr	r3, [pc, #24]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	4904      	ldr	r1, [pc, #16]	@ (800356c <RCCEx_PLLSAI1_Config+0x1e4>)
 800355c:	4313      	orrs	r3, r2
 800355e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003560:	7bfb      	ldrb	r3, [r7, #15]
}
 8003562:	4618      	mov	r0, r3
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40021000 	.word	0x40021000

08003570 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800357e:	4b6a      	ldr	r3, [pc, #424]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d018      	beq.n	80035bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800358a:	4b67      	ldr	r3, [pc, #412]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f003 0203 	and.w	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	429a      	cmp	r2, r3
 8003598:	d10d      	bne.n	80035b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
       ||
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d009      	beq.n	80035b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80035a2:	4b61      	ldr	r3, [pc, #388]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	091b      	lsrs	r3, r3, #4
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
       ||
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d047      	beq.n	8003646 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	73fb      	strb	r3, [r7, #15]
 80035ba:	e044      	b.n	8003646 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	d018      	beq.n	80035f6 <RCCEx_PLLSAI2_Config+0x86>
 80035c4:	2b03      	cmp	r3, #3
 80035c6:	d825      	bhi.n	8003614 <RCCEx_PLLSAI2_Config+0xa4>
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d002      	beq.n	80035d2 <RCCEx_PLLSAI2_Config+0x62>
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d009      	beq.n	80035e4 <RCCEx_PLLSAI2_Config+0x74>
 80035d0:	e020      	b.n	8003614 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035d2:	4b55      	ldr	r3, [pc, #340]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d11d      	bne.n	800361a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035e2:	e01a      	b.n	800361a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035e4:	4b50      	ldr	r3, [pc, #320]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d116      	bne.n	800361e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035f4:	e013      	b.n	800361e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10f      	bne.n	8003622 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003602:	4b49      	ldr	r3, [pc, #292]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003612:	e006      	b.n	8003622 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
      break;
 8003618:	e004      	b.n	8003624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800361a:	bf00      	nop
 800361c:	e002      	b.n	8003624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800361e:	bf00      	nop
 8003620:	e000      	b.n	8003624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003622:	bf00      	nop
    }

    if(status == HAL_OK)
 8003624:	7bfb      	ldrb	r3, [r7, #15]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10d      	bne.n	8003646 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800362a:	4b3f      	ldr	r3, [pc, #252]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6819      	ldr	r1, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	3b01      	subs	r3, #1
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	430b      	orrs	r3, r1
 8003640:	4939      	ldr	r1, [pc, #228]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003642:	4313      	orrs	r3, r2
 8003644:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d167      	bne.n	800371c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800364c:	4b36      	ldr	r3, [pc, #216]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a35      	ldr	r2, [pc, #212]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003652:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003658:	f7fe fa24 	bl	8001aa4 <HAL_GetTick>
 800365c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800365e:	e009      	b.n	8003674 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003660:	f7fe fa20 	bl	8001aa4 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d902      	bls.n	8003674 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	73fb      	strb	r3, [r7, #15]
        break;
 8003672:	e005      	b.n	8003680 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003674:	4b2c      	ldr	r3, [pc, #176]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1ef      	bne.n	8003660 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003680:	7bfb      	ldrb	r3, [r7, #15]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d14a      	bne.n	800371c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d111      	bne.n	80036b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800368c:	4b26      	ldr	r3, [pc, #152]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6892      	ldr	r2, [r2, #8]
 800369c:	0211      	lsls	r1, r2, #8
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	68d2      	ldr	r2, [r2, #12]
 80036a2:	0912      	lsrs	r2, r2, #4
 80036a4:	0452      	lsls	r2, r2, #17
 80036a6:	430a      	orrs	r2, r1
 80036a8:	491f      	ldr	r1, [pc, #124]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	614b      	str	r3, [r1, #20]
 80036ae:	e011      	b.n	80036d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80036b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	6892      	ldr	r2, [r2, #8]
 80036c0:	0211      	lsls	r1, r2, #8
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6912      	ldr	r2, [r2, #16]
 80036c6:	0852      	lsrs	r2, r2, #1
 80036c8:	3a01      	subs	r2, #1
 80036ca:	0652      	lsls	r2, r2, #25
 80036cc:	430a      	orrs	r2, r1
 80036ce:	4916      	ldr	r1, [pc, #88]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80036d4:	4b14      	ldr	r3, [pc, #80]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a13      	ldr	r2, [pc, #76]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e0:	f7fe f9e0 	bl	8001aa4 <HAL_GetTick>
 80036e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036e6:	e009      	b.n	80036fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036e8:	f7fe f9dc 	bl	8001aa4 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d902      	bls.n	80036fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	73fb      	strb	r3, [r7, #15]
          break;
 80036fa:	e005      	b.n	8003708 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0ef      	beq.n	80036e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003708:	7bfb      	ldrb	r3, [r7, #15]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d106      	bne.n	800371c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800370e:	4b06      	ldr	r3, [pc, #24]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003710:	695a      	ldr	r2, [r3, #20]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	4904      	ldr	r1, [pc, #16]	@ (8003728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003718:	4313      	orrs	r3, r2
 800371a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800371c:	7bfb      	ldrb	r3, [r7, #15]
}
 800371e:	4618      	mov	r0, r3
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40021000 	.word	0x40021000

0800372c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e049      	b.n	80037d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d106      	bne.n	8003758 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7fd ffee 	bl	8001734 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3304      	adds	r3, #4
 8003768:	4619      	mov	r1, r3
 800376a:	4610      	mov	r0, r2
 800376c:	f000 ff5a 	bl	8004624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d001      	beq.n	80037f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e04f      	b.n	8003894 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0201 	orr.w	r2, r2, #1
 800380a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a23      	ldr	r2, [pc, #140]	@ (80038a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d01d      	beq.n	8003852 <HAL_TIM_Base_Start_IT+0x76>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800381e:	d018      	beq.n	8003852 <HAL_TIM_Base_Start_IT+0x76>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a1f      	ldr	r2, [pc, #124]	@ (80038a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d013      	beq.n	8003852 <HAL_TIM_Base_Start_IT+0x76>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a1e      	ldr	r2, [pc, #120]	@ (80038a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d00e      	beq.n	8003852 <HAL_TIM_Base_Start_IT+0x76>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a1c      	ldr	r2, [pc, #112]	@ (80038ac <HAL_TIM_Base_Start_IT+0xd0>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d009      	beq.n	8003852 <HAL_TIM_Base_Start_IT+0x76>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a1b      	ldr	r2, [pc, #108]	@ (80038b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d004      	beq.n	8003852 <HAL_TIM_Base_Start_IT+0x76>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a19      	ldr	r2, [pc, #100]	@ (80038b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d115      	bne.n	800387e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	4b17      	ldr	r3, [pc, #92]	@ (80038b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800385a:	4013      	ands	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2b06      	cmp	r3, #6
 8003862:	d015      	beq.n	8003890 <HAL_TIM_Base_Start_IT+0xb4>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800386a:	d011      	beq.n	8003890 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f042 0201 	orr.w	r2, r2, #1
 800387a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800387c:	e008      	b.n	8003890 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f042 0201 	orr.w	r2, r2, #1
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	e000      	b.n	8003892 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003890:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr
 80038a0:	40012c00 	.word	0x40012c00
 80038a4:	40000400 	.word	0x40000400
 80038a8:	40000800 	.word	0x40000800
 80038ac:	40000c00 	.word	0x40000c00
 80038b0:	40013400 	.word	0x40013400
 80038b4:	40014000 	.word	0x40014000
 80038b8:	00010007 	.word	0x00010007

080038bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e049      	b.n	8003962 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d106      	bne.n	80038e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 f841 	bl	800396a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	3304      	adds	r3, #4
 80038f8:	4619      	mov	r1, r3
 80038fa:	4610      	mov	r0, r2
 80038fc:	f000 fe92 	bl	8004624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800396a:	b480      	push	{r7}
 800396c:	b083      	sub	sp, #12
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
	...

08003980 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d109      	bne.n	80039a4 <HAL_TIM_PWM_Start+0x24>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b01      	cmp	r3, #1
 800399a:	bf14      	ite	ne
 800399c:	2301      	movne	r3, #1
 800399e:	2300      	moveq	r3, #0
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	e03c      	b.n	8003a1e <HAL_TIM_PWM_Start+0x9e>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d109      	bne.n	80039be <HAL_TIM_PWM_Start+0x3e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	bf14      	ite	ne
 80039b6:	2301      	movne	r3, #1
 80039b8:	2300      	moveq	r3, #0
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	e02f      	b.n	8003a1e <HAL_TIM_PWM_Start+0x9e>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b08      	cmp	r3, #8
 80039c2:	d109      	bne.n	80039d8 <HAL_TIM_PWM_Start+0x58>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	bf14      	ite	ne
 80039d0:	2301      	movne	r3, #1
 80039d2:	2300      	moveq	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	e022      	b.n	8003a1e <HAL_TIM_PWM_Start+0x9e>
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	2b0c      	cmp	r3, #12
 80039dc:	d109      	bne.n	80039f2 <HAL_TIM_PWM_Start+0x72>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	bf14      	ite	ne
 80039ea:	2301      	movne	r3, #1
 80039ec:	2300      	moveq	r3, #0
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	e015      	b.n	8003a1e <HAL_TIM_PWM_Start+0x9e>
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	2b10      	cmp	r3, #16
 80039f6:	d109      	bne.n	8003a0c <HAL_TIM_PWM_Start+0x8c>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	bf14      	ite	ne
 8003a04:	2301      	movne	r3, #1
 8003a06:	2300      	moveq	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	e008      	b.n	8003a1e <HAL_TIM_PWM_Start+0x9e>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	bf14      	ite	ne
 8003a18:	2301      	movne	r3, #1
 8003a1a:	2300      	moveq	r3, #0
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e09c      	b.n	8003b60 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d104      	bne.n	8003a36 <HAL_TIM_PWM_Start+0xb6>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a34:	e023      	b.n	8003a7e <HAL_TIM_PWM_Start+0xfe>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	2b04      	cmp	r3, #4
 8003a3a:	d104      	bne.n	8003a46 <HAL_TIM_PWM_Start+0xc6>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a44:	e01b      	b.n	8003a7e <HAL_TIM_PWM_Start+0xfe>
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	2b08      	cmp	r3, #8
 8003a4a:	d104      	bne.n	8003a56 <HAL_TIM_PWM_Start+0xd6>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a54:	e013      	b.n	8003a7e <HAL_TIM_PWM_Start+0xfe>
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	2b0c      	cmp	r3, #12
 8003a5a:	d104      	bne.n	8003a66 <HAL_TIM_PWM_Start+0xe6>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a64:	e00b      	b.n	8003a7e <HAL_TIM_PWM_Start+0xfe>
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	2b10      	cmp	r3, #16
 8003a6a:	d104      	bne.n	8003a76 <HAL_TIM_PWM_Start+0xf6>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a74:	e003      	b.n	8003a7e <HAL_TIM_PWM_Start+0xfe>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2201      	movs	r2, #1
 8003a84:	6839      	ldr	r1, [r7, #0]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f001 fb06 	bl	8005098 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a35      	ldr	r2, [pc, #212]	@ (8003b68 <HAL_TIM_PWM_Start+0x1e8>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d013      	beq.n	8003abe <HAL_TIM_PWM_Start+0x13e>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a34      	ldr	r2, [pc, #208]	@ (8003b6c <HAL_TIM_PWM_Start+0x1ec>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d00e      	beq.n	8003abe <HAL_TIM_PWM_Start+0x13e>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a32      	ldr	r2, [pc, #200]	@ (8003b70 <HAL_TIM_PWM_Start+0x1f0>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d009      	beq.n	8003abe <HAL_TIM_PWM_Start+0x13e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a31      	ldr	r2, [pc, #196]	@ (8003b74 <HAL_TIM_PWM_Start+0x1f4>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d004      	beq.n	8003abe <HAL_TIM_PWM_Start+0x13e>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a2f      	ldr	r2, [pc, #188]	@ (8003b78 <HAL_TIM_PWM_Start+0x1f8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d101      	bne.n	8003ac2 <HAL_TIM_PWM_Start+0x142>
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e000      	b.n	8003ac4 <HAL_TIM_PWM_Start+0x144>
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d007      	beq.n	8003ad8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ad6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a22      	ldr	r2, [pc, #136]	@ (8003b68 <HAL_TIM_PWM_Start+0x1e8>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d01d      	beq.n	8003b1e <HAL_TIM_PWM_Start+0x19e>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aea:	d018      	beq.n	8003b1e <HAL_TIM_PWM_Start+0x19e>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a22      	ldr	r2, [pc, #136]	@ (8003b7c <HAL_TIM_PWM_Start+0x1fc>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d013      	beq.n	8003b1e <HAL_TIM_PWM_Start+0x19e>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a21      	ldr	r2, [pc, #132]	@ (8003b80 <HAL_TIM_PWM_Start+0x200>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d00e      	beq.n	8003b1e <HAL_TIM_PWM_Start+0x19e>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a1f      	ldr	r2, [pc, #124]	@ (8003b84 <HAL_TIM_PWM_Start+0x204>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d009      	beq.n	8003b1e <HAL_TIM_PWM_Start+0x19e>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a17      	ldr	r2, [pc, #92]	@ (8003b6c <HAL_TIM_PWM_Start+0x1ec>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d004      	beq.n	8003b1e <HAL_TIM_PWM_Start+0x19e>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a15      	ldr	r2, [pc, #84]	@ (8003b70 <HAL_TIM_PWM_Start+0x1f0>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d115      	bne.n	8003b4a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	4b18      	ldr	r3, [pc, #96]	@ (8003b88 <HAL_TIM_PWM_Start+0x208>)
 8003b26:	4013      	ands	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2b06      	cmp	r3, #6
 8003b2e:	d015      	beq.n	8003b5c <HAL_TIM_PWM_Start+0x1dc>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b36:	d011      	beq.n	8003b5c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f042 0201 	orr.w	r2, r2, #1
 8003b46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b48:	e008      	b.n	8003b5c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f042 0201 	orr.w	r2, r2, #1
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	e000      	b.n	8003b5e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40012c00 	.word	0x40012c00
 8003b6c:	40013400 	.word	0x40013400
 8003b70:	40014000 	.word	0x40014000
 8003b74:	40014400 	.word	0x40014400
 8003b78:	40014800 	.word	0x40014800
 8003b7c:	40000400 	.word	0x40000400
 8003b80:	40000800 	.word	0x40000800
 8003b84:	40000c00 	.word	0x40000c00
 8003b88:	00010007 	.word	0x00010007

08003b8c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e049      	b.n	8003c32 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d106      	bne.n	8003bb8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 f841 	bl	8003c3a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4610      	mov	r0, r2
 8003bcc:	f000 fd2a 	bl	8004624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d104      	bne.n	8003c6a <HAL_TIM_IC_Start+0x1a>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	e023      	b.n	8003cb2 <HAL_TIM_IC_Start+0x62>
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	2b04      	cmp	r3, #4
 8003c6e:	d104      	bne.n	8003c7a <HAL_TIM_IC_Start+0x2a>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	e01b      	b.n	8003cb2 <HAL_TIM_IC_Start+0x62>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d104      	bne.n	8003c8a <HAL_TIM_IC_Start+0x3a>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	e013      	b.n	8003cb2 <HAL_TIM_IC_Start+0x62>
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	2b0c      	cmp	r3, #12
 8003c8e:	d104      	bne.n	8003c9a <HAL_TIM_IC_Start+0x4a>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	e00b      	b.n	8003cb2 <HAL_TIM_IC_Start+0x62>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	2b10      	cmp	r3, #16
 8003c9e:	d104      	bne.n	8003caa <HAL_TIM_IC_Start+0x5a>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	e003      	b.n	8003cb2 <HAL_TIM_IC_Start+0x62>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d104      	bne.n	8003cc4 <HAL_TIM_IC_Start+0x74>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	e013      	b.n	8003cec <HAL_TIM_IC_Start+0x9c>
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	d104      	bne.n	8003cd4 <HAL_TIM_IC_Start+0x84>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	e00b      	b.n	8003cec <HAL_TIM_IC_Start+0x9c>
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	2b08      	cmp	r3, #8
 8003cd8:	d104      	bne.n	8003ce4 <HAL_TIM_IC_Start+0x94>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	e003      	b.n	8003cec <HAL_TIM_IC_Start+0x9c>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003cee:	7bfb      	ldrb	r3, [r7, #15]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d102      	bne.n	8003cfa <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003cf4:	7bbb      	ldrb	r3, [r7, #14]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d001      	beq.n	8003cfe <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e092      	b.n	8003e24 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d104      	bne.n	8003d0e <HAL_TIM_IC_Start+0xbe>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2202      	movs	r2, #2
 8003d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d0c:	e023      	b.n	8003d56 <HAL_TIM_IC_Start+0x106>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	d104      	bne.n	8003d1e <HAL_TIM_IC_Start+0xce>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d1c:	e01b      	b.n	8003d56 <HAL_TIM_IC_Start+0x106>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d104      	bne.n	8003d2e <HAL_TIM_IC_Start+0xde>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d2c:	e013      	b.n	8003d56 <HAL_TIM_IC_Start+0x106>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	2b0c      	cmp	r3, #12
 8003d32:	d104      	bne.n	8003d3e <HAL_TIM_IC_Start+0xee>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d3c:	e00b      	b.n	8003d56 <HAL_TIM_IC_Start+0x106>
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	2b10      	cmp	r3, #16
 8003d42:	d104      	bne.n	8003d4e <HAL_TIM_IC_Start+0xfe>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2202      	movs	r2, #2
 8003d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d4c:	e003      	b.n	8003d56 <HAL_TIM_IC_Start+0x106>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d104      	bne.n	8003d66 <HAL_TIM_IC_Start+0x116>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2202      	movs	r2, #2
 8003d60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d64:	e013      	b.n	8003d8e <HAL_TIM_IC_Start+0x13e>
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	2b04      	cmp	r3, #4
 8003d6a:	d104      	bne.n	8003d76 <HAL_TIM_IC_Start+0x126>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d74:	e00b      	b.n	8003d8e <HAL_TIM_IC_Start+0x13e>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	d104      	bne.n	8003d86 <HAL_TIM_IC_Start+0x136>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2202      	movs	r2, #2
 8003d80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003d84:	e003      	b.n	8003d8e <HAL_TIM_IC_Start+0x13e>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2202      	movs	r2, #2
 8003d8a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2201      	movs	r2, #1
 8003d94:	6839      	ldr	r1, [r7, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f001 f97e 	bl	8005098 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a22      	ldr	r2, [pc, #136]	@ (8003e2c <HAL_TIM_IC_Start+0x1dc>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d01d      	beq.n	8003de2 <HAL_TIM_IC_Start+0x192>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dae:	d018      	beq.n	8003de2 <HAL_TIM_IC_Start+0x192>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a1e      	ldr	r2, [pc, #120]	@ (8003e30 <HAL_TIM_IC_Start+0x1e0>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d013      	beq.n	8003de2 <HAL_TIM_IC_Start+0x192>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a1d      	ldr	r2, [pc, #116]	@ (8003e34 <HAL_TIM_IC_Start+0x1e4>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d00e      	beq.n	8003de2 <HAL_TIM_IC_Start+0x192>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a1b      	ldr	r2, [pc, #108]	@ (8003e38 <HAL_TIM_IC_Start+0x1e8>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d009      	beq.n	8003de2 <HAL_TIM_IC_Start+0x192>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a1a      	ldr	r2, [pc, #104]	@ (8003e3c <HAL_TIM_IC_Start+0x1ec>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d004      	beq.n	8003de2 <HAL_TIM_IC_Start+0x192>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a18      	ldr	r2, [pc, #96]	@ (8003e40 <HAL_TIM_IC_Start+0x1f0>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d115      	bne.n	8003e0e <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	4b16      	ldr	r3, [pc, #88]	@ (8003e44 <HAL_TIM_IC_Start+0x1f4>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b06      	cmp	r3, #6
 8003df2:	d015      	beq.n	8003e20 <HAL_TIM_IC_Start+0x1d0>
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dfa:	d011      	beq.n	8003e20 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f042 0201 	orr.w	r2, r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e0c:	e008      	b.n	8003e20 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f042 0201 	orr.w	r2, r2, #1
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	e000      	b.n	8003e22 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e20:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40012c00 	.word	0x40012c00
 8003e30:	40000400 	.word	0x40000400
 8003e34:	40000800 	.word	0x40000800
 8003e38:	40000c00 	.word	0x40000c00
 8003e3c:	40013400 	.word	0x40013400
 8003e40:	40014000 	.word	0x40014000
 8003e44:	00010007 	.word	0x00010007

08003e48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d020      	beq.n	8003eac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d01b      	beq.n	8003eac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f06f 0202 	mvn.w	r2, #2
 8003e7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	f003 0303 	and.w	r3, r3, #3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d003      	beq.n	8003e9a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 fba8 	bl	80045e8 <HAL_TIM_IC_CaptureCallback>
 8003e98:	e005      	b.n	8003ea6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 fb9a 	bl	80045d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f000 fbab 	bl	80045fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f003 0304 	and.w	r3, r3, #4
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d020      	beq.n	8003ef8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d01b      	beq.n	8003ef8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f06f 0204 	mvn.w	r2, #4
 8003ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2202      	movs	r2, #2
 8003ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fb82 	bl	80045e8 <HAL_TIM_IC_CaptureCallback>
 8003ee4:	e005      	b.n	8003ef2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 fb74 	bl	80045d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 fb85 	bl	80045fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d020      	beq.n	8003f44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d01b      	beq.n	8003f44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f06f 0208 	mvn.w	r2, #8
 8003f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2204      	movs	r2, #4
 8003f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	69db      	ldr	r3, [r3, #28]
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 fb5c 	bl	80045e8 <HAL_TIM_IC_CaptureCallback>
 8003f30:	e005      	b.n	8003f3e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 fb4e 	bl	80045d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 fb5f 	bl	80045fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	f003 0310 	and.w	r3, r3, #16
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d020      	beq.n	8003f90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f003 0310 	and.w	r3, r3, #16
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d01b      	beq.n	8003f90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f06f 0210 	mvn.w	r2, #16
 8003f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2208      	movs	r2, #8
 8003f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 fb36 	bl	80045e8 <HAL_TIM_IC_CaptureCallback>
 8003f7c:	e005      	b.n	8003f8a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 fb28 	bl	80045d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 fb39 	bl	80045fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00c      	beq.n	8003fb4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d007      	beq.n	8003fb4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f06f 0201 	mvn.w	r2, #1
 8003fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7fd f818 	bl	8000fe4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d104      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00c      	beq.n	8003fe2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d007      	beq.n	8003fe2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f001 f913 	bl	8005208 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00c      	beq.n	8004006 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d007      	beq.n	8004006 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f001 f90b 	bl	800521c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800400c:	2b00      	cmp	r3, #0
 800400e:	d00c      	beq.n	800402a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004016:	2b00      	cmp	r3, #0
 8004018:	d007      	beq.n	800402a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 faf3 	bl	8004610 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	f003 0320 	and.w	r3, r3, #32
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00c      	beq.n	800404e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f003 0320 	and.w	r3, r3, #32
 800403a:	2b00      	cmp	r3, #0
 800403c:	d007      	beq.n	800404e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f06f 0220 	mvn.w	r2, #32
 8004046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f001 f8d3 	bl	80051f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800404e:	bf00      	nop
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b086      	sub	sp, #24
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004062:	2300      	movs	r3, #0
 8004064:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800406c:	2b01      	cmp	r3, #1
 800406e:	d101      	bne.n	8004074 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004070:	2302      	movs	r3, #2
 8004072:	e088      	b.n	8004186 <HAL_TIM_IC_ConfigChannel+0x130>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d11b      	bne.n	80040ba <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004092:	f000 fe43 	bl	8004d1c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	699a      	ldr	r2, [r3, #24]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f022 020c 	bic.w	r2, r2, #12
 80040a4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6999      	ldr	r1, [r3, #24]
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	689a      	ldr	r2, [r3, #8]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	619a      	str	r2, [r3, #24]
 80040b8:	e060      	b.n	800417c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b04      	cmp	r3, #4
 80040be:	d11c      	bne.n	80040fa <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80040d0:	f000 fec1 	bl	8004e56 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	699a      	ldr	r2, [r3, #24]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80040e2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6999      	ldr	r1, [r3, #24]
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	021a      	lsls	r2, r3, #8
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	619a      	str	r2, [r3, #24]
 80040f8:	e040      	b.n	800417c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d11b      	bne.n	8004138 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004110:	f000 ff0e 	bl	8004f30 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	69da      	ldr	r2, [r3, #28]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 020c 	bic.w	r2, r2, #12
 8004122:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	69d9      	ldr	r1, [r3, #28]
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	689a      	ldr	r2, [r3, #8]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	61da      	str	r2, [r3, #28]
 8004136:	e021      	b.n	800417c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b0c      	cmp	r3, #12
 800413c:	d11c      	bne.n	8004178 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800414e:	f000 ff2b 	bl	8004fa8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	69da      	ldr	r2, [r3, #28]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004160:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	69d9      	ldr	r1, [r3, #28]
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	021a      	lsls	r2, r3, #8
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	61da      	str	r2, [r3, #28]
 8004176:	e001      	b.n	800417c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004184:	7dfb      	ldrb	r3, [r7, #23]
}
 8004186:	4618      	mov	r0, r3
 8004188:	3718      	adds	r7, #24
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800419c:	2300      	movs	r3, #0
 800419e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d101      	bne.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041aa:	2302      	movs	r3, #2
 80041ac:	e0ff      	b.n	80043ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b14      	cmp	r3, #20
 80041ba:	f200 80f0 	bhi.w	800439e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80041be:	a201      	add	r2, pc, #4	@ (adr r2, 80041c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80041c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c4:	08004219 	.word	0x08004219
 80041c8:	0800439f 	.word	0x0800439f
 80041cc:	0800439f 	.word	0x0800439f
 80041d0:	0800439f 	.word	0x0800439f
 80041d4:	08004259 	.word	0x08004259
 80041d8:	0800439f 	.word	0x0800439f
 80041dc:	0800439f 	.word	0x0800439f
 80041e0:	0800439f 	.word	0x0800439f
 80041e4:	0800429b 	.word	0x0800429b
 80041e8:	0800439f 	.word	0x0800439f
 80041ec:	0800439f 	.word	0x0800439f
 80041f0:	0800439f 	.word	0x0800439f
 80041f4:	080042db 	.word	0x080042db
 80041f8:	0800439f 	.word	0x0800439f
 80041fc:	0800439f 	.word	0x0800439f
 8004200:	0800439f 	.word	0x0800439f
 8004204:	0800431d 	.word	0x0800431d
 8004208:	0800439f 	.word	0x0800439f
 800420c:	0800439f 	.word	0x0800439f
 8004210:	0800439f 	.word	0x0800439f
 8004214:	0800435d 	.word	0x0800435d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68b9      	ldr	r1, [r7, #8]
 800421e:	4618      	mov	r0, r3
 8004220:	f000 faa6 	bl	8004770 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699a      	ldr	r2, [r3, #24]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f042 0208 	orr.w	r2, r2, #8
 8004232:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	699a      	ldr	r2, [r3, #24]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 0204 	bic.w	r2, r2, #4
 8004242:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6999      	ldr	r1, [r3, #24]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	691a      	ldr	r2, [r3, #16]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	619a      	str	r2, [r3, #24]
      break;
 8004256:	e0a5      	b.n	80043a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68b9      	ldr	r1, [r7, #8]
 800425e:	4618      	mov	r0, r3
 8004260:	f000 fb16 	bl	8004890 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699a      	ldr	r2, [r3, #24]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004272:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	699a      	ldr	r2, [r3, #24]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004282:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6999      	ldr	r1, [r3, #24]
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	021a      	lsls	r2, r3, #8
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	430a      	orrs	r2, r1
 8004296:	619a      	str	r2, [r3, #24]
      break;
 8004298:	e084      	b.n	80043a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68b9      	ldr	r1, [r7, #8]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f000 fb7f 	bl	80049a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	69da      	ldr	r2, [r3, #28]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0208 	orr.w	r2, r2, #8
 80042b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69da      	ldr	r2, [r3, #28]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0204 	bic.w	r2, r2, #4
 80042c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	69d9      	ldr	r1, [r3, #28]
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	430a      	orrs	r2, r1
 80042d6:	61da      	str	r2, [r3, #28]
      break;
 80042d8:	e064      	b.n	80043a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68b9      	ldr	r1, [r7, #8]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 fbe7 	bl	8004ab4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	69da      	ldr	r2, [r3, #28]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	69da      	ldr	r2, [r3, #28]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004304:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	69d9      	ldr	r1, [r3, #28]
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	021a      	lsls	r2, r3, #8
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	430a      	orrs	r2, r1
 8004318:	61da      	str	r2, [r3, #28]
      break;
 800431a:	e043      	b.n	80043a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	4618      	mov	r0, r3
 8004324:	f000 fc30 	bl	8004b88 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0208 	orr.w	r2, r2, #8
 8004336:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0204 	bic.w	r2, r2, #4
 8004346:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	691a      	ldr	r2, [r3, #16]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800435a:	e023      	b.n	80043a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68b9      	ldr	r1, [r7, #8]
 8004362:	4618      	mov	r0, r3
 8004364:	f000 fc74 	bl	8004c50 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004376:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004386:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	021a      	lsls	r2, r3, #8
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800439c:	e002      	b.n	80043a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	75fb      	strb	r3, [r7, #23]
      break;
 80043a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3718      	adds	r7, #24
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop

080043b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d101      	bne.n	80043d4 <HAL_TIM_ConfigClockSource+0x1c>
 80043d0:	2302      	movs	r3, #2
 80043d2:	e0b6      	b.n	8004542 <HAL_TIM_ConfigClockSource+0x18a>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80043f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68ba      	ldr	r2, [r7, #8]
 8004406:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004410:	d03e      	beq.n	8004490 <HAL_TIM_ConfigClockSource+0xd8>
 8004412:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004416:	f200 8087 	bhi.w	8004528 <HAL_TIM_ConfigClockSource+0x170>
 800441a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800441e:	f000 8086 	beq.w	800452e <HAL_TIM_ConfigClockSource+0x176>
 8004422:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004426:	d87f      	bhi.n	8004528 <HAL_TIM_ConfigClockSource+0x170>
 8004428:	2b70      	cmp	r3, #112	@ 0x70
 800442a:	d01a      	beq.n	8004462 <HAL_TIM_ConfigClockSource+0xaa>
 800442c:	2b70      	cmp	r3, #112	@ 0x70
 800442e:	d87b      	bhi.n	8004528 <HAL_TIM_ConfigClockSource+0x170>
 8004430:	2b60      	cmp	r3, #96	@ 0x60
 8004432:	d050      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x11e>
 8004434:	2b60      	cmp	r3, #96	@ 0x60
 8004436:	d877      	bhi.n	8004528 <HAL_TIM_ConfigClockSource+0x170>
 8004438:	2b50      	cmp	r3, #80	@ 0x50
 800443a:	d03c      	beq.n	80044b6 <HAL_TIM_ConfigClockSource+0xfe>
 800443c:	2b50      	cmp	r3, #80	@ 0x50
 800443e:	d873      	bhi.n	8004528 <HAL_TIM_ConfigClockSource+0x170>
 8004440:	2b40      	cmp	r3, #64	@ 0x40
 8004442:	d058      	beq.n	80044f6 <HAL_TIM_ConfigClockSource+0x13e>
 8004444:	2b40      	cmp	r3, #64	@ 0x40
 8004446:	d86f      	bhi.n	8004528 <HAL_TIM_ConfigClockSource+0x170>
 8004448:	2b30      	cmp	r3, #48	@ 0x30
 800444a:	d064      	beq.n	8004516 <HAL_TIM_ConfigClockSource+0x15e>
 800444c:	2b30      	cmp	r3, #48	@ 0x30
 800444e:	d86b      	bhi.n	8004528 <HAL_TIM_ConfigClockSource+0x170>
 8004450:	2b20      	cmp	r3, #32
 8004452:	d060      	beq.n	8004516 <HAL_TIM_ConfigClockSource+0x15e>
 8004454:	2b20      	cmp	r3, #32
 8004456:	d867      	bhi.n	8004528 <HAL_TIM_ConfigClockSource+0x170>
 8004458:	2b00      	cmp	r3, #0
 800445a:	d05c      	beq.n	8004516 <HAL_TIM_ConfigClockSource+0x15e>
 800445c:	2b10      	cmp	r3, #16
 800445e:	d05a      	beq.n	8004516 <HAL_TIM_ConfigClockSource+0x15e>
 8004460:	e062      	b.n	8004528 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004472:	f000 fdf1 	bl	8005058 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004484:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	609a      	str	r2, [r3, #8]
      break;
 800448e:	e04f      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044a0:	f000 fdda 	bl	8005058 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689a      	ldr	r2, [r3, #8]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044b2:	609a      	str	r2, [r3, #8]
      break;
 80044b4:	e03c      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c2:	461a      	mov	r2, r3
 80044c4:	f000 fc98 	bl	8004df8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2150      	movs	r1, #80	@ 0x50
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 fda7 	bl	8005022 <TIM_ITRx_SetConfig>
      break;
 80044d4:	e02c      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044e2:	461a      	mov	r2, r3
 80044e4:	f000 fcf4 	bl	8004ed0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2160      	movs	r1, #96	@ 0x60
 80044ee:	4618      	mov	r0, r3
 80044f0:	f000 fd97 	bl	8005022 <TIM_ITRx_SetConfig>
      break;
 80044f4:	e01c      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004502:	461a      	mov	r2, r3
 8004504:	f000 fc78 	bl	8004df8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2140      	movs	r1, #64	@ 0x40
 800450e:	4618      	mov	r0, r3
 8004510:	f000 fd87 	bl	8005022 <TIM_ITRx_SetConfig>
      break;
 8004514:	e00c      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4619      	mov	r1, r3
 8004520:	4610      	mov	r0, r2
 8004522:	f000 fd7e 	bl	8005022 <TIM_ITRx_SetConfig>
      break;
 8004526:	e003      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	73fb      	strb	r3, [r7, #15]
      break;
 800452c:	e000      	b.n	8004530 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800452e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004540:	7bfb      	ldrb	r3, [r7, #15]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
	...

0800454c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b0c      	cmp	r3, #12
 800455e:	d831      	bhi.n	80045c4 <HAL_TIM_ReadCapturedValue+0x78>
 8004560:	a201      	add	r2, pc, #4	@ (adr r2, 8004568 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004566:	bf00      	nop
 8004568:	0800459d 	.word	0x0800459d
 800456c:	080045c5 	.word	0x080045c5
 8004570:	080045c5 	.word	0x080045c5
 8004574:	080045c5 	.word	0x080045c5
 8004578:	080045a7 	.word	0x080045a7
 800457c:	080045c5 	.word	0x080045c5
 8004580:	080045c5 	.word	0x080045c5
 8004584:	080045c5 	.word	0x080045c5
 8004588:	080045b1 	.word	0x080045b1
 800458c:	080045c5 	.word	0x080045c5
 8004590:	080045c5 	.word	0x080045c5
 8004594:	080045c5 	.word	0x080045c5
 8004598:	080045bb 	.word	0x080045bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045a2:	60fb      	str	r3, [r7, #12]

      break;
 80045a4:	e00f      	b.n	80045c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ac:	60fb      	str	r3, [r7, #12]

      break;
 80045ae:	e00a      	b.n	80045c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045b6:	60fb      	str	r3, [r7, #12]

      break;
 80045b8:	e005      	b.n	80045c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c0:	60fb      	str	r3, [r7, #12]

      break;
 80045c2:	e000      	b.n	80045c6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80045c4:	bf00      	nop
  }

  return tmpreg;
 80045c6:	68fb      	ldr	r3, [r7, #12]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a46      	ldr	r2, [pc, #280]	@ (8004750 <TIM_Base_SetConfig+0x12c>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d013      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004642:	d00f      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a43      	ldr	r2, [pc, #268]	@ (8004754 <TIM_Base_SetConfig+0x130>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d00b      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a42      	ldr	r2, [pc, #264]	@ (8004758 <TIM_Base_SetConfig+0x134>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d007      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a41      	ldr	r2, [pc, #260]	@ (800475c <TIM_Base_SetConfig+0x138>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d003      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a40      	ldr	r2, [pc, #256]	@ (8004760 <TIM_Base_SetConfig+0x13c>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d108      	bne.n	8004676 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800466a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a35      	ldr	r2, [pc, #212]	@ (8004750 <TIM_Base_SetConfig+0x12c>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d01f      	beq.n	80046be <TIM_Base_SetConfig+0x9a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004684:	d01b      	beq.n	80046be <TIM_Base_SetConfig+0x9a>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a32      	ldr	r2, [pc, #200]	@ (8004754 <TIM_Base_SetConfig+0x130>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d017      	beq.n	80046be <TIM_Base_SetConfig+0x9a>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a31      	ldr	r2, [pc, #196]	@ (8004758 <TIM_Base_SetConfig+0x134>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d013      	beq.n	80046be <TIM_Base_SetConfig+0x9a>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a30      	ldr	r2, [pc, #192]	@ (800475c <TIM_Base_SetConfig+0x138>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00f      	beq.n	80046be <TIM_Base_SetConfig+0x9a>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a2f      	ldr	r2, [pc, #188]	@ (8004760 <TIM_Base_SetConfig+0x13c>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d00b      	beq.n	80046be <TIM_Base_SetConfig+0x9a>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a2e      	ldr	r2, [pc, #184]	@ (8004764 <TIM_Base_SetConfig+0x140>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d007      	beq.n	80046be <TIM_Base_SetConfig+0x9a>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004768 <TIM_Base_SetConfig+0x144>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d003      	beq.n	80046be <TIM_Base_SetConfig+0x9a>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a2c      	ldr	r2, [pc, #176]	@ (800476c <TIM_Base_SetConfig+0x148>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d108      	bne.n	80046d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	4313      	orrs	r3, r2
 80046dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	689a      	ldr	r2, [r3, #8]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a16      	ldr	r2, [pc, #88]	@ (8004750 <TIM_Base_SetConfig+0x12c>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00f      	beq.n	800471c <TIM_Base_SetConfig+0xf8>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a18      	ldr	r2, [pc, #96]	@ (8004760 <TIM_Base_SetConfig+0x13c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d00b      	beq.n	800471c <TIM_Base_SetConfig+0xf8>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a17      	ldr	r2, [pc, #92]	@ (8004764 <TIM_Base_SetConfig+0x140>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d007      	beq.n	800471c <TIM_Base_SetConfig+0xf8>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a16      	ldr	r2, [pc, #88]	@ (8004768 <TIM_Base_SetConfig+0x144>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d003      	beq.n	800471c <TIM_Base_SetConfig+0xf8>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a15      	ldr	r2, [pc, #84]	@ (800476c <TIM_Base_SetConfig+0x148>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d103      	bne.n	8004724 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	691a      	ldr	r2, [r3, #16]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b01      	cmp	r3, #1
 8004734:	d105      	bne.n	8004742 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	f023 0201 	bic.w	r2, r3, #1
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	611a      	str	r2, [r3, #16]
  }
}
 8004742:	bf00      	nop
 8004744:	3714      	adds	r7, #20
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	40012c00 	.word	0x40012c00
 8004754:	40000400 	.word	0x40000400
 8004758:	40000800 	.word	0x40000800
 800475c:	40000c00 	.word	0x40000c00
 8004760:	40013400 	.word	0x40013400
 8004764:	40014000 	.word	0x40014000
 8004768:	40014400 	.word	0x40014400
 800476c:	40014800 	.word	0x40014800

08004770 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004770:	b480      	push	{r7}
 8004772:	b087      	sub	sp, #28
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a1b      	ldr	r3, [r3, #32]
 8004784:	f023 0201 	bic.w	r2, r3, #1
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800479e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f023 0303 	bic.w	r3, r3, #3
 80047aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	f023 0302 	bic.w	r3, r3, #2
 80047bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	697a      	ldr	r2, [r7, #20]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a2c      	ldr	r2, [pc, #176]	@ (800487c <TIM_OC1_SetConfig+0x10c>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d00f      	beq.n	80047f0 <TIM_OC1_SetConfig+0x80>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a2b      	ldr	r2, [pc, #172]	@ (8004880 <TIM_OC1_SetConfig+0x110>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d00b      	beq.n	80047f0 <TIM_OC1_SetConfig+0x80>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a2a      	ldr	r2, [pc, #168]	@ (8004884 <TIM_OC1_SetConfig+0x114>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d007      	beq.n	80047f0 <TIM_OC1_SetConfig+0x80>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a29      	ldr	r2, [pc, #164]	@ (8004888 <TIM_OC1_SetConfig+0x118>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d003      	beq.n	80047f0 <TIM_OC1_SetConfig+0x80>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a28      	ldr	r2, [pc, #160]	@ (800488c <TIM_OC1_SetConfig+0x11c>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d10c      	bne.n	800480a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f023 0308 	bic.w	r3, r3, #8
 80047f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	4313      	orrs	r3, r2
 8004800:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f023 0304 	bic.w	r3, r3, #4
 8004808:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a1b      	ldr	r2, [pc, #108]	@ (800487c <TIM_OC1_SetConfig+0x10c>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d00f      	beq.n	8004832 <TIM_OC1_SetConfig+0xc2>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a1a      	ldr	r2, [pc, #104]	@ (8004880 <TIM_OC1_SetConfig+0x110>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d00b      	beq.n	8004832 <TIM_OC1_SetConfig+0xc2>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a19      	ldr	r2, [pc, #100]	@ (8004884 <TIM_OC1_SetConfig+0x114>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d007      	beq.n	8004832 <TIM_OC1_SetConfig+0xc2>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a18      	ldr	r2, [pc, #96]	@ (8004888 <TIM_OC1_SetConfig+0x118>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d003      	beq.n	8004832 <TIM_OC1_SetConfig+0xc2>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a17      	ldr	r2, [pc, #92]	@ (800488c <TIM_OC1_SetConfig+0x11c>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d111      	bne.n	8004856 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004838:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004840:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4313      	orrs	r3, r2
 800484a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	4313      	orrs	r3, r2
 8004854:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	621a      	str	r2, [r3, #32]
}
 8004870:	bf00      	nop
 8004872:	371c      	adds	r7, #28
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr
 800487c:	40012c00 	.word	0x40012c00
 8004880:	40013400 	.word	0x40013400
 8004884:	40014000 	.word	0x40014000
 8004888:	40014400 	.word	0x40014400
 800488c:	40014800 	.word	0x40014800

08004890 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004890:	b480      	push	{r7}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a1b      	ldr	r3, [r3, #32]
 80048a4:	f023 0210 	bic.w	r2, r3, #16
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	021b      	lsls	r3, r3, #8
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f023 0320 	bic.w	r3, r3, #32
 80048de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	011b      	lsls	r3, r3, #4
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a28      	ldr	r2, [pc, #160]	@ (8004990 <TIM_OC2_SetConfig+0x100>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d003      	beq.n	80048fc <TIM_OC2_SetConfig+0x6c>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a27      	ldr	r2, [pc, #156]	@ (8004994 <TIM_OC2_SetConfig+0x104>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d10d      	bne.n	8004918 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	011b      	lsls	r3, r3, #4
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	4313      	orrs	r3, r2
 800490e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004916:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a1d      	ldr	r2, [pc, #116]	@ (8004990 <TIM_OC2_SetConfig+0x100>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d00f      	beq.n	8004940 <TIM_OC2_SetConfig+0xb0>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a1c      	ldr	r2, [pc, #112]	@ (8004994 <TIM_OC2_SetConfig+0x104>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d00b      	beq.n	8004940 <TIM_OC2_SetConfig+0xb0>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a1b      	ldr	r2, [pc, #108]	@ (8004998 <TIM_OC2_SetConfig+0x108>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d007      	beq.n	8004940 <TIM_OC2_SetConfig+0xb0>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a1a      	ldr	r2, [pc, #104]	@ (800499c <TIM_OC2_SetConfig+0x10c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d003      	beq.n	8004940 <TIM_OC2_SetConfig+0xb0>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a19      	ldr	r2, [pc, #100]	@ (80049a0 <TIM_OC2_SetConfig+0x110>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d113      	bne.n	8004968 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004946:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800494e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	695b      	ldr	r3, [r3, #20]
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	4313      	orrs	r3, r2
 800495a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	693a      	ldr	r2, [r7, #16]
 800496c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	621a      	str	r2, [r3, #32]
}
 8004982:	bf00      	nop
 8004984:	371c      	adds	r7, #28
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	40012c00 	.word	0x40012c00
 8004994:	40013400 	.word	0x40013400
 8004998:	40014000 	.word	0x40014000
 800499c:	40014400 	.word	0x40014400
 80049a0:	40014800 	.word	0x40014800

080049a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b087      	sub	sp, #28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f023 0303 	bic.w	r3, r3, #3
 80049de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	021b      	lsls	r3, r3, #8
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a27      	ldr	r2, [pc, #156]	@ (8004aa0 <TIM_OC3_SetConfig+0xfc>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d003      	beq.n	8004a0e <TIM_OC3_SetConfig+0x6a>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a26      	ldr	r2, [pc, #152]	@ (8004aa4 <TIM_OC3_SetConfig+0x100>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d10d      	bne.n	8004a2a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	021b      	lsls	r3, r3, #8
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8004aa0 <TIM_OC3_SetConfig+0xfc>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d00f      	beq.n	8004a52 <TIM_OC3_SetConfig+0xae>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a1b      	ldr	r2, [pc, #108]	@ (8004aa4 <TIM_OC3_SetConfig+0x100>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d00b      	beq.n	8004a52 <TIM_OC3_SetConfig+0xae>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8004aa8 <TIM_OC3_SetConfig+0x104>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d007      	beq.n	8004a52 <TIM_OC3_SetConfig+0xae>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a19      	ldr	r2, [pc, #100]	@ (8004aac <TIM_OC3_SetConfig+0x108>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d003      	beq.n	8004a52 <TIM_OC3_SetConfig+0xae>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a18      	ldr	r2, [pc, #96]	@ (8004ab0 <TIM_OC3_SetConfig+0x10c>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d113      	bne.n	8004a7a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	011b      	lsls	r3, r3, #4
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	011b      	lsls	r3, r3, #4
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685a      	ldr	r2, [r3, #4]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	621a      	str	r2, [r3, #32]
}
 8004a94:	bf00      	nop
 8004a96:	371c      	adds	r7, #28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr
 8004aa0:	40012c00 	.word	0x40012c00
 8004aa4:	40013400 	.word	0x40013400
 8004aa8:	40014000 	.word	0x40014000
 8004aac:	40014400 	.word	0x40014400
 8004ab0:	40014800 	.word	0x40014800

08004ab4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a1b      	ldr	r3, [r3, #32]
 8004ac8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ae2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	021b      	lsls	r3, r3, #8
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	031b      	lsls	r3, r3, #12
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a18      	ldr	r2, [pc, #96]	@ (8004b74 <TIM_OC4_SetConfig+0xc0>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d00f      	beq.n	8004b38 <TIM_OC4_SetConfig+0x84>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a17      	ldr	r2, [pc, #92]	@ (8004b78 <TIM_OC4_SetConfig+0xc4>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00b      	beq.n	8004b38 <TIM_OC4_SetConfig+0x84>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a16      	ldr	r2, [pc, #88]	@ (8004b7c <TIM_OC4_SetConfig+0xc8>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d007      	beq.n	8004b38 <TIM_OC4_SetConfig+0x84>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a15      	ldr	r2, [pc, #84]	@ (8004b80 <TIM_OC4_SetConfig+0xcc>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d003      	beq.n	8004b38 <TIM_OC4_SetConfig+0x84>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a14      	ldr	r2, [pc, #80]	@ (8004b84 <TIM_OC4_SetConfig+0xd0>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d109      	bne.n	8004b4c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	019b      	lsls	r3, r3, #6
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	685a      	ldr	r2, [r3, #4]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	621a      	str	r2, [r3, #32]
}
 8004b66:	bf00      	nop
 8004b68:	371c      	adds	r7, #28
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	40012c00 	.word	0x40012c00
 8004b78:	40013400 	.word	0x40013400
 8004b7c:	40014000 	.word	0x40014000
 8004b80:	40014400 	.word	0x40014400
 8004b84:	40014800 	.word	0x40014800

08004b88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004bcc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	041b      	lsls	r3, r3, #16
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a17      	ldr	r2, [pc, #92]	@ (8004c3c <TIM_OC5_SetConfig+0xb4>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d00f      	beq.n	8004c02 <TIM_OC5_SetConfig+0x7a>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a16      	ldr	r2, [pc, #88]	@ (8004c40 <TIM_OC5_SetConfig+0xb8>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d00b      	beq.n	8004c02 <TIM_OC5_SetConfig+0x7a>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a15      	ldr	r2, [pc, #84]	@ (8004c44 <TIM_OC5_SetConfig+0xbc>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d007      	beq.n	8004c02 <TIM_OC5_SetConfig+0x7a>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a14      	ldr	r2, [pc, #80]	@ (8004c48 <TIM_OC5_SetConfig+0xc0>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d003      	beq.n	8004c02 <TIM_OC5_SetConfig+0x7a>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a13      	ldr	r2, [pc, #76]	@ (8004c4c <TIM_OC5_SetConfig+0xc4>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d109      	bne.n	8004c16 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c08:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	021b      	lsls	r3, r3, #8
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685a      	ldr	r2, [r3, #4]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	621a      	str	r2, [r3, #32]
}
 8004c30:	bf00      	nop
 8004c32:	371c      	adds	r7, #28
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	40012c00 	.word	0x40012c00
 8004c40:	40013400 	.word	0x40013400
 8004c44:	40014000 	.word	0x40014000
 8004c48:	40014400 	.word	0x40014400
 8004c4c:	40014800 	.word	0x40014800

08004c50 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b087      	sub	sp, #28
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a1b      	ldr	r3, [r3, #32]
 8004c64:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	021b      	lsls	r3, r3, #8
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	051b      	lsls	r3, r3, #20
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a18      	ldr	r2, [pc, #96]	@ (8004d08 <TIM_OC6_SetConfig+0xb8>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00f      	beq.n	8004ccc <TIM_OC6_SetConfig+0x7c>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a17      	ldr	r2, [pc, #92]	@ (8004d0c <TIM_OC6_SetConfig+0xbc>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d00b      	beq.n	8004ccc <TIM_OC6_SetConfig+0x7c>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a16      	ldr	r2, [pc, #88]	@ (8004d10 <TIM_OC6_SetConfig+0xc0>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d007      	beq.n	8004ccc <TIM_OC6_SetConfig+0x7c>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a15      	ldr	r2, [pc, #84]	@ (8004d14 <TIM_OC6_SetConfig+0xc4>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d003      	beq.n	8004ccc <TIM_OC6_SetConfig+0x7c>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a14      	ldr	r2, [pc, #80]	@ (8004d18 <TIM_OC6_SetConfig+0xc8>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d109      	bne.n	8004ce0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	029b      	lsls	r3, r3, #10
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	621a      	str	r2, [r3, #32]
}
 8004cfa:	bf00      	nop
 8004cfc:	371c      	adds	r7, #28
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	40012c00 	.word	0x40012c00
 8004d0c:	40013400 	.word	0x40013400
 8004d10:	40014000 	.word	0x40014000
 8004d14:	40014400 	.word	0x40014400
 8004d18:	40014800 	.word	0x40014800

08004d1c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b087      	sub	sp, #28
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
 8004d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	f023 0201 	bic.w	r2, r3, #1
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	4a26      	ldr	r2, [pc, #152]	@ (8004de0 <TIM_TI1_SetConfig+0xc4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d017      	beq.n	8004d7a <TIM_TI1_SetConfig+0x5e>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d50:	d013      	beq.n	8004d7a <TIM_TI1_SetConfig+0x5e>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	4a23      	ldr	r2, [pc, #140]	@ (8004de4 <TIM_TI1_SetConfig+0xc8>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d00f      	beq.n	8004d7a <TIM_TI1_SetConfig+0x5e>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4a22      	ldr	r2, [pc, #136]	@ (8004de8 <TIM_TI1_SetConfig+0xcc>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d00b      	beq.n	8004d7a <TIM_TI1_SetConfig+0x5e>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	4a21      	ldr	r2, [pc, #132]	@ (8004dec <TIM_TI1_SetConfig+0xd0>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d007      	beq.n	8004d7a <TIM_TI1_SetConfig+0x5e>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	4a20      	ldr	r2, [pc, #128]	@ (8004df0 <TIM_TI1_SetConfig+0xd4>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d003      	beq.n	8004d7a <TIM_TI1_SetConfig+0x5e>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	4a1f      	ldr	r2, [pc, #124]	@ (8004df4 <TIM_TI1_SetConfig+0xd8>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d101      	bne.n	8004d7e <TIM_TI1_SetConfig+0x62>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e000      	b.n	8004d80 <TIM_TI1_SetConfig+0x64>
 8004d7e:	2300      	movs	r3, #0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d008      	beq.n	8004d96 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	f023 0303 	bic.w	r3, r3, #3
 8004d8a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	617b      	str	r3, [r7, #20]
 8004d94:	e003      	b.n	8004d9e <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f043 0301 	orr.w	r3, r3, #1
 8004d9c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004da4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	011b      	lsls	r3, r3, #4
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f023 030a 	bic.w	r3, r3, #10
 8004db8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f003 030a 	and.w	r3, r3, #10
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	621a      	str	r2, [r3, #32]
}
 8004dd2:	bf00      	nop
 8004dd4:	371c      	adds	r7, #28
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	40012c00 	.word	0x40012c00
 8004de4:	40000400 	.word	0x40000400
 8004de8:	40000800 	.word	0x40000800
 8004dec:	40000c00 	.word	0x40000c00
 8004df0:	40013400 	.word	0x40013400
 8004df4:	40014000 	.word	0x40014000

08004df8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	f023 0201 	bic.w	r2, r3, #1
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	f023 030a 	bic.w	r3, r3, #10
 8004e34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	621a      	str	r2, [r3, #32]
}
 8004e4a:	bf00      	nop
 8004e4c:	371c      	adds	r7, #28
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr

08004e56 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b087      	sub	sp, #28
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	60f8      	str	r0, [r7, #12]
 8004e5e:	60b9      	str	r1, [r7, #8]
 8004e60:	607a      	str	r2, [r7, #4]
 8004e62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
 8004e6e:	f023 0210 	bic.w	r2, r3, #16
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	021b      	lsls	r3, r3, #8
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	031b      	lsls	r3, r3, #12
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ea8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	011b      	lsls	r3, r3, #4
 8004eae:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	621a      	str	r2, [r3, #32]
}
 8004ec4:	bf00      	nop
 8004ec6:	371c      	adds	r7, #28
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b087      	sub	sp, #28
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
 8004ee6:	f023 0210 	bic.w	r2, r3, #16
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	031b      	lsls	r3, r3, #12
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	011b      	lsls	r3, r3, #4
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	693a      	ldr	r2, [r7, #16]
 8004f1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	621a      	str	r2, [r3, #32]
}
 8004f24:	bf00      	nop
 8004f26:	371c      	adds	r7, #28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b087      	sub	sp, #28
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
 8004f3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f023 0303 	bic.w	r3, r3, #3
 8004f5c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f6c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004f80:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	021b      	lsls	r3, r3, #8
 8004f86:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	621a      	str	r2, [r3, #32]
}
 8004f9c:	bf00      	nop
 8004f9e:	371c      	adds	r7, #28
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b087      	sub	sp, #28
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6a1b      	ldr	r3, [r3, #32]
 8004fc0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	69db      	ldr	r3, [r3, #28]
 8004fcc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fd4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	021b      	lsls	r3, r3, #8
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fe6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	031b      	lsls	r3, r3, #12
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004ffa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	031b      	lsls	r3, r3, #12
 8005000:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	621a      	str	r2, [r3, #32]
}
 8005016:	bf00      	nop
 8005018:	371c      	adds	r7, #28
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005022:	b480      	push	{r7}
 8005024:	b085      	sub	sp, #20
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
 800502a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005038:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800503a:	683a      	ldr	r2, [r7, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	4313      	orrs	r3, r2
 8005040:	f043 0307 	orr.w	r3, r3, #7
 8005044:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	609a      	str	r2, [r3, #8]
}
 800504c:	bf00      	nop
 800504e:	3714      	adds	r7, #20
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005058:	b480      	push	{r7}
 800505a:	b087      	sub	sp, #28
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
 8005064:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005072:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	021a      	lsls	r2, r3, #8
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	431a      	orrs	r2, r3
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	4313      	orrs	r3, r2
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	4313      	orrs	r3, r2
 8005084:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	609a      	str	r2, [r3, #8]
}
 800508c:	bf00      	nop
 800508e:	371c      	adds	r7, #28
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	f003 031f 	and.w	r3, r3, #31
 80050aa:	2201      	movs	r2, #1
 80050ac:	fa02 f303 	lsl.w	r3, r2, r3
 80050b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6a1a      	ldr	r2, [r3, #32]
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	43db      	mvns	r3, r3
 80050ba:	401a      	ands	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a1a      	ldr	r2, [r3, #32]
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f003 031f 	and.w	r3, r3, #31
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	fa01 f303 	lsl.w	r3, r1, r3
 80050d0:	431a      	orrs	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	621a      	str	r2, [r3, #32]
}
 80050d6:	bf00      	nop
 80050d8:	371c      	adds	r7, #28
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
	...

080050e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d101      	bne.n	80050fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050f8:	2302      	movs	r3, #2
 80050fa:	e068      	b.n	80051ce <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a2e      	ldr	r2, [pc, #184]	@ (80051dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d004      	beq.n	8005130 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a2d      	ldr	r2, [pc, #180]	@ (80051e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d108      	bne.n	8005142 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005136:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	4313      	orrs	r3, r2
 8005140:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005148:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	4313      	orrs	r3, r2
 8005152:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a1e      	ldr	r2, [pc, #120]	@ (80051dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d01d      	beq.n	80051a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800516e:	d018      	beq.n	80051a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a1b      	ldr	r2, [pc, #108]	@ (80051e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d013      	beq.n	80051a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a1a      	ldr	r2, [pc, #104]	@ (80051e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d00e      	beq.n	80051a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a18      	ldr	r2, [pc, #96]	@ (80051ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d009      	beq.n	80051a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a13      	ldr	r2, [pc, #76]	@ (80051e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d004      	beq.n	80051a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a14      	ldr	r2, [pc, #80]	@ (80051f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d10c      	bne.n	80051bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3714      	adds	r7, #20
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	40012c00 	.word	0x40012c00
 80051e0:	40013400 	.word	0x40013400
 80051e4:	40000400 	.word	0x40000400
 80051e8:	40000800 	.word	0x40000800
 80051ec:	40000c00 	.word	0x40000c00
 80051f0:	40014000 	.word	0x40014000

080051f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005210:	bf00      	nop
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e040      	b.n	80052c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005246:	2b00      	cmp	r3, #0
 8005248:	d106      	bne.n	8005258 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7fc fb38 	bl	80018c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2224      	movs	r2, #36	@ 0x24
 800525c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f022 0201 	bic.w	r2, r2, #1
 800526c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005272:	2b00      	cmp	r3, #0
 8005274:	d002      	beq.n	800527c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 fb6a 	bl	8005950 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 f8af 	bl	80053e0 <UART_SetConfig>
 8005282:	4603      	mov	r3, r0
 8005284:	2b01      	cmp	r3, #1
 8005286:	d101      	bne.n	800528c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e01b      	b.n	80052c4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685a      	ldr	r2, [r3, #4]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800529a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689a      	ldr	r2, [r3, #8]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0201 	orr.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f000 fbe9 	bl	8005a94 <UART_CheckIdleState>
 80052c2:	4603      	mov	r3, r0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3708      	adds	r7, #8
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b08a      	sub	sp, #40	@ 0x28
 80052d0:	af02      	add	r7, sp, #8
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	603b      	str	r3, [r7, #0]
 80052d8:	4613      	mov	r3, r2
 80052da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052e0:	2b20      	cmp	r3, #32
 80052e2:	d177      	bne.n	80053d4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d002      	beq.n	80052f0 <HAL_UART_Transmit+0x24>
 80052ea:	88fb      	ldrh	r3, [r7, #6]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e070      	b.n	80053d6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2221      	movs	r2, #33	@ 0x21
 8005300:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005302:	f7fc fbcf 	bl	8001aa4 <HAL_GetTick>
 8005306:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	88fa      	ldrh	r2, [r7, #6]
 800530c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	88fa      	ldrh	r2, [r7, #6]
 8005314:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005320:	d108      	bne.n	8005334 <HAL_UART_Transmit+0x68>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d104      	bne.n	8005334 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800532a:	2300      	movs	r3, #0
 800532c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	61bb      	str	r3, [r7, #24]
 8005332:	e003      	b.n	800533c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005338:	2300      	movs	r3, #0
 800533a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800533c:	e02f      	b.n	800539e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	2200      	movs	r2, #0
 8005346:	2180      	movs	r1, #128	@ 0x80
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f000 fc4b 	bl	8005be4 <UART_WaitOnFlagUntilTimeout>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d004      	beq.n	800535e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2220      	movs	r2, #32
 8005358:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e03b      	b.n	80053d6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10b      	bne.n	800537c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	881a      	ldrh	r2, [r3, #0]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005370:	b292      	uxth	r2, r2
 8005372:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	3302      	adds	r3, #2
 8005378:	61bb      	str	r3, [r7, #24]
 800537a:	e007      	b.n	800538c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	781a      	ldrb	r2, [r3, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	3301      	adds	r3, #1
 800538a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005392:	b29b      	uxth	r3, r3
 8005394:	3b01      	subs	r3, #1
 8005396:	b29a      	uxth	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1c9      	bne.n	800533e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	9300      	str	r3, [sp, #0]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	2200      	movs	r2, #0
 80053b2:	2140      	movs	r1, #64	@ 0x40
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 fc15 	bl	8005be4 <UART_WaitOnFlagUntilTimeout>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d004      	beq.n	80053ca <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2220      	movs	r2, #32
 80053c4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e005      	b.n	80053d6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2220      	movs	r2, #32
 80053ce:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80053d0:	2300      	movs	r3, #0
 80053d2:	e000      	b.n	80053d6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80053d4:	2302      	movs	r3, #2
  }
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3720      	adds	r7, #32
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053e4:	b08a      	sub	sp, #40	@ 0x28
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053ea:	2300      	movs	r3, #0
 80053ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	431a      	orrs	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	431a      	orrs	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	69db      	ldr	r3, [r3, #28]
 8005404:	4313      	orrs	r3, r2
 8005406:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	4ba4      	ldr	r3, [pc, #656]	@ (80056a0 <UART_SetConfig+0x2c0>)
 8005410:	4013      	ands	r3, r2
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	6812      	ldr	r2, [r2, #0]
 8005416:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005418:	430b      	orrs	r3, r1
 800541a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	68da      	ldr	r2, [r3, #12]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a99      	ldr	r2, [pc, #612]	@ (80056a4 <UART_SetConfig+0x2c4>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d004      	beq.n	800544c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005448:	4313      	orrs	r3, r2
 800544a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800545c:	430a      	orrs	r2, r1
 800545e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a90      	ldr	r2, [pc, #576]	@ (80056a8 <UART_SetConfig+0x2c8>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d126      	bne.n	80054b8 <UART_SetConfig+0xd8>
 800546a:	4b90      	ldr	r3, [pc, #576]	@ (80056ac <UART_SetConfig+0x2cc>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005470:	f003 0303 	and.w	r3, r3, #3
 8005474:	2b03      	cmp	r3, #3
 8005476:	d81b      	bhi.n	80054b0 <UART_SetConfig+0xd0>
 8005478:	a201      	add	r2, pc, #4	@ (adr r2, 8005480 <UART_SetConfig+0xa0>)
 800547a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800547e:	bf00      	nop
 8005480:	08005491 	.word	0x08005491
 8005484:	080054a1 	.word	0x080054a1
 8005488:	08005499 	.word	0x08005499
 800548c:	080054a9 	.word	0x080054a9
 8005490:	2301      	movs	r3, #1
 8005492:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005496:	e116      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005498:	2302      	movs	r3, #2
 800549a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800549e:	e112      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80054a0:	2304      	movs	r3, #4
 80054a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054a6:	e10e      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80054a8:	2308      	movs	r3, #8
 80054aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054ae:	e10a      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80054b0:	2310      	movs	r3, #16
 80054b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054b6:	e106      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a7c      	ldr	r2, [pc, #496]	@ (80056b0 <UART_SetConfig+0x2d0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d138      	bne.n	8005534 <UART_SetConfig+0x154>
 80054c2:	4b7a      	ldr	r3, [pc, #488]	@ (80056ac <UART_SetConfig+0x2cc>)
 80054c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c8:	f003 030c 	and.w	r3, r3, #12
 80054cc:	2b0c      	cmp	r3, #12
 80054ce:	d82d      	bhi.n	800552c <UART_SetConfig+0x14c>
 80054d0:	a201      	add	r2, pc, #4	@ (adr r2, 80054d8 <UART_SetConfig+0xf8>)
 80054d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d6:	bf00      	nop
 80054d8:	0800550d 	.word	0x0800550d
 80054dc:	0800552d 	.word	0x0800552d
 80054e0:	0800552d 	.word	0x0800552d
 80054e4:	0800552d 	.word	0x0800552d
 80054e8:	0800551d 	.word	0x0800551d
 80054ec:	0800552d 	.word	0x0800552d
 80054f0:	0800552d 	.word	0x0800552d
 80054f4:	0800552d 	.word	0x0800552d
 80054f8:	08005515 	.word	0x08005515
 80054fc:	0800552d 	.word	0x0800552d
 8005500:	0800552d 	.word	0x0800552d
 8005504:	0800552d 	.word	0x0800552d
 8005508:	08005525 	.word	0x08005525
 800550c:	2300      	movs	r3, #0
 800550e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005512:	e0d8      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005514:	2302      	movs	r3, #2
 8005516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800551a:	e0d4      	b.n	80056c6 <UART_SetConfig+0x2e6>
 800551c:	2304      	movs	r3, #4
 800551e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005522:	e0d0      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005524:	2308      	movs	r3, #8
 8005526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800552a:	e0cc      	b.n	80056c6 <UART_SetConfig+0x2e6>
 800552c:	2310      	movs	r3, #16
 800552e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005532:	e0c8      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a5e      	ldr	r2, [pc, #376]	@ (80056b4 <UART_SetConfig+0x2d4>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d125      	bne.n	800558a <UART_SetConfig+0x1aa>
 800553e:	4b5b      	ldr	r3, [pc, #364]	@ (80056ac <UART_SetConfig+0x2cc>)
 8005540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005544:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005548:	2b30      	cmp	r3, #48	@ 0x30
 800554a:	d016      	beq.n	800557a <UART_SetConfig+0x19a>
 800554c:	2b30      	cmp	r3, #48	@ 0x30
 800554e:	d818      	bhi.n	8005582 <UART_SetConfig+0x1a2>
 8005550:	2b20      	cmp	r3, #32
 8005552:	d00a      	beq.n	800556a <UART_SetConfig+0x18a>
 8005554:	2b20      	cmp	r3, #32
 8005556:	d814      	bhi.n	8005582 <UART_SetConfig+0x1a2>
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <UART_SetConfig+0x182>
 800555c:	2b10      	cmp	r3, #16
 800555e:	d008      	beq.n	8005572 <UART_SetConfig+0x192>
 8005560:	e00f      	b.n	8005582 <UART_SetConfig+0x1a2>
 8005562:	2300      	movs	r3, #0
 8005564:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005568:	e0ad      	b.n	80056c6 <UART_SetConfig+0x2e6>
 800556a:	2302      	movs	r3, #2
 800556c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005570:	e0a9      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005572:	2304      	movs	r3, #4
 8005574:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005578:	e0a5      	b.n	80056c6 <UART_SetConfig+0x2e6>
 800557a:	2308      	movs	r3, #8
 800557c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005580:	e0a1      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005582:	2310      	movs	r3, #16
 8005584:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005588:	e09d      	b.n	80056c6 <UART_SetConfig+0x2e6>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a4a      	ldr	r2, [pc, #296]	@ (80056b8 <UART_SetConfig+0x2d8>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d125      	bne.n	80055e0 <UART_SetConfig+0x200>
 8005594:	4b45      	ldr	r3, [pc, #276]	@ (80056ac <UART_SetConfig+0x2cc>)
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800559e:	2bc0      	cmp	r3, #192	@ 0xc0
 80055a0:	d016      	beq.n	80055d0 <UART_SetConfig+0x1f0>
 80055a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80055a4:	d818      	bhi.n	80055d8 <UART_SetConfig+0x1f8>
 80055a6:	2b80      	cmp	r3, #128	@ 0x80
 80055a8:	d00a      	beq.n	80055c0 <UART_SetConfig+0x1e0>
 80055aa:	2b80      	cmp	r3, #128	@ 0x80
 80055ac:	d814      	bhi.n	80055d8 <UART_SetConfig+0x1f8>
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d002      	beq.n	80055b8 <UART_SetConfig+0x1d8>
 80055b2:	2b40      	cmp	r3, #64	@ 0x40
 80055b4:	d008      	beq.n	80055c8 <UART_SetConfig+0x1e8>
 80055b6:	e00f      	b.n	80055d8 <UART_SetConfig+0x1f8>
 80055b8:	2300      	movs	r3, #0
 80055ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055be:	e082      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80055c0:	2302      	movs	r3, #2
 80055c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055c6:	e07e      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80055c8:	2304      	movs	r3, #4
 80055ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ce:	e07a      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80055d0:	2308      	movs	r3, #8
 80055d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055d6:	e076      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80055d8:	2310      	movs	r3, #16
 80055da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055de:	e072      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a35      	ldr	r2, [pc, #212]	@ (80056bc <UART_SetConfig+0x2dc>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d12a      	bne.n	8005640 <UART_SetConfig+0x260>
 80055ea:	4b30      	ldr	r3, [pc, #192]	@ (80056ac <UART_SetConfig+0x2cc>)
 80055ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055f8:	d01a      	beq.n	8005630 <UART_SetConfig+0x250>
 80055fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055fe:	d81b      	bhi.n	8005638 <UART_SetConfig+0x258>
 8005600:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005604:	d00c      	beq.n	8005620 <UART_SetConfig+0x240>
 8005606:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800560a:	d815      	bhi.n	8005638 <UART_SetConfig+0x258>
 800560c:	2b00      	cmp	r3, #0
 800560e:	d003      	beq.n	8005618 <UART_SetConfig+0x238>
 8005610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005614:	d008      	beq.n	8005628 <UART_SetConfig+0x248>
 8005616:	e00f      	b.n	8005638 <UART_SetConfig+0x258>
 8005618:	2300      	movs	r3, #0
 800561a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800561e:	e052      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005620:	2302      	movs	r3, #2
 8005622:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005626:	e04e      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005628:	2304      	movs	r3, #4
 800562a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800562e:	e04a      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005630:	2308      	movs	r3, #8
 8005632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005636:	e046      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005638:	2310      	movs	r3, #16
 800563a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800563e:	e042      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a17      	ldr	r2, [pc, #92]	@ (80056a4 <UART_SetConfig+0x2c4>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d13a      	bne.n	80056c0 <UART_SetConfig+0x2e0>
 800564a:	4b18      	ldr	r3, [pc, #96]	@ (80056ac <UART_SetConfig+0x2cc>)
 800564c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005650:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005654:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005658:	d01a      	beq.n	8005690 <UART_SetConfig+0x2b0>
 800565a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800565e:	d81b      	bhi.n	8005698 <UART_SetConfig+0x2b8>
 8005660:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005664:	d00c      	beq.n	8005680 <UART_SetConfig+0x2a0>
 8005666:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800566a:	d815      	bhi.n	8005698 <UART_SetConfig+0x2b8>
 800566c:	2b00      	cmp	r3, #0
 800566e:	d003      	beq.n	8005678 <UART_SetConfig+0x298>
 8005670:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005674:	d008      	beq.n	8005688 <UART_SetConfig+0x2a8>
 8005676:	e00f      	b.n	8005698 <UART_SetConfig+0x2b8>
 8005678:	2300      	movs	r3, #0
 800567a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800567e:	e022      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005680:	2302      	movs	r3, #2
 8005682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005686:	e01e      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005688:	2304      	movs	r3, #4
 800568a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800568e:	e01a      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005690:	2308      	movs	r3, #8
 8005692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005696:	e016      	b.n	80056c6 <UART_SetConfig+0x2e6>
 8005698:	2310      	movs	r3, #16
 800569a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800569e:	e012      	b.n	80056c6 <UART_SetConfig+0x2e6>
 80056a0:	efff69f3 	.word	0xefff69f3
 80056a4:	40008000 	.word	0x40008000
 80056a8:	40013800 	.word	0x40013800
 80056ac:	40021000 	.word	0x40021000
 80056b0:	40004400 	.word	0x40004400
 80056b4:	40004800 	.word	0x40004800
 80056b8:	40004c00 	.word	0x40004c00
 80056bc:	40005000 	.word	0x40005000
 80056c0:	2310      	movs	r3, #16
 80056c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a9f      	ldr	r2, [pc, #636]	@ (8005948 <UART_SetConfig+0x568>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d17a      	bne.n	80057c6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056d4:	2b08      	cmp	r3, #8
 80056d6:	d824      	bhi.n	8005722 <UART_SetConfig+0x342>
 80056d8:	a201      	add	r2, pc, #4	@ (adr r2, 80056e0 <UART_SetConfig+0x300>)
 80056da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056de:	bf00      	nop
 80056e0:	08005705 	.word	0x08005705
 80056e4:	08005723 	.word	0x08005723
 80056e8:	0800570d 	.word	0x0800570d
 80056ec:	08005723 	.word	0x08005723
 80056f0:	08005713 	.word	0x08005713
 80056f4:	08005723 	.word	0x08005723
 80056f8:	08005723 	.word	0x08005723
 80056fc:	08005723 	.word	0x08005723
 8005700:	0800571b 	.word	0x0800571b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005704:	f7fd faba 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 8005708:	61f8      	str	r0, [r7, #28]
        break;
 800570a:	e010      	b.n	800572e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800570c:	4b8f      	ldr	r3, [pc, #572]	@ (800594c <UART_SetConfig+0x56c>)
 800570e:	61fb      	str	r3, [r7, #28]
        break;
 8005710:	e00d      	b.n	800572e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005712:	f7fd fa1b 	bl	8002b4c <HAL_RCC_GetSysClockFreq>
 8005716:	61f8      	str	r0, [r7, #28]
        break;
 8005718:	e009      	b.n	800572e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800571a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800571e:	61fb      	str	r3, [r7, #28]
        break;
 8005720:	e005      	b.n	800572e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005722:	2300      	movs	r3, #0
 8005724:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800572c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 80fb 	beq.w	800592c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	685a      	ldr	r2, [r3, #4]
 800573a:	4613      	mov	r3, r2
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	4413      	add	r3, r2
 8005740:	69fa      	ldr	r2, [r7, #28]
 8005742:	429a      	cmp	r2, r3
 8005744:	d305      	bcc.n	8005752 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800574c:	69fa      	ldr	r2, [r7, #28]
 800574e:	429a      	cmp	r2, r3
 8005750:	d903      	bls.n	800575a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005758:	e0e8      	b.n	800592c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	2200      	movs	r2, #0
 800575e:	461c      	mov	r4, r3
 8005760:	4615      	mov	r5, r2
 8005762:	f04f 0200 	mov.w	r2, #0
 8005766:	f04f 0300 	mov.w	r3, #0
 800576a:	022b      	lsls	r3, r5, #8
 800576c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005770:	0222      	lsls	r2, r4, #8
 8005772:	68f9      	ldr	r1, [r7, #12]
 8005774:	6849      	ldr	r1, [r1, #4]
 8005776:	0849      	lsrs	r1, r1, #1
 8005778:	2000      	movs	r0, #0
 800577a:	4688      	mov	r8, r1
 800577c:	4681      	mov	r9, r0
 800577e:	eb12 0a08 	adds.w	sl, r2, r8
 8005782:	eb43 0b09 	adc.w	fp, r3, r9
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	603b      	str	r3, [r7, #0]
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005794:	4650      	mov	r0, sl
 8005796:	4659      	mov	r1, fp
 8005798:	f7fb fa06 	bl	8000ba8 <__aeabi_uldivmod>
 800579c:	4602      	mov	r2, r0
 800579e:	460b      	mov	r3, r1
 80057a0:	4613      	mov	r3, r2
 80057a2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057aa:	d308      	bcc.n	80057be <UART_SetConfig+0x3de>
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057b2:	d204      	bcs.n	80057be <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	60da      	str	r2, [r3, #12]
 80057bc:	e0b6      	b.n	800592c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80057c4:	e0b2      	b.n	800592c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ce:	d15e      	bne.n	800588e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80057d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d828      	bhi.n	800582a <UART_SetConfig+0x44a>
 80057d8:	a201      	add	r2, pc, #4	@ (adr r2, 80057e0 <UART_SetConfig+0x400>)
 80057da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057de:	bf00      	nop
 80057e0:	08005805 	.word	0x08005805
 80057e4:	0800580d 	.word	0x0800580d
 80057e8:	08005815 	.word	0x08005815
 80057ec:	0800582b 	.word	0x0800582b
 80057f0:	0800581b 	.word	0x0800581b
 80057f4:	0800582b 	.word	0x0800582b
 80057f8:	0800582b 	.word	0x0800582b
 80057fc:	0800582b 	.word	0x0800582b
 8005800:	08005823 	.word	0x08005823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005804:	f7fd fa3a 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 8005808:	61f8      	str	r0, [r7, #28]
        break;
 800580a:	e014      	b.n	8005836 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800580c:	f7fd fa4c 	bl	8002ca8 <HAL_RCC_GetPCLK2Freq>
 8005810:	61f8      	str	r0, [r7, #28]
        break;
 8005812:	e010      	b.n	8005836 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005814:	4b4d      	ldr	r3, [pc, #308]	@ (800594c <UART_SetConfig+0x56c>)
 8005816:	61fb      	str	r3, [r7, #28]
        break;
 8005818:	e00d      	b.n	8005836 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800581a:	f7fd f997 	bl	8002b4c <HAL_RCC_GetSysClockFreq>
 800581e:	61f8      	str	r0, [r7, #28]
        break;
 8005820:	e009      	b.n	8005836 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005826:	61fb      	str	r3, [r7, #28]
        break;
 8005828:	e005      	b.n	8005836 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005834:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d077      	beq.n	800592c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	005a      	lsls	r2, r3, #1
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	085b      	lsrs	r3, r3, #1
 8005846:	441a      	add	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005850:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	2b0f      	cmp	r3, #15
 8005856:	d916      	bls.n	8005886 <UART_SetConfig+0x4a6>
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800585e:	d212      	bcs.n	8005886 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	b29b      	uxth	r3, r3
 8005864:	f023 030f 	bic.w	r3, r3, #15
 8005868:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	085b      	lsrs	r3, r3, #1
 800586e:	b29b      	uxth	r3, r3
 8005870:	f003 0307 	and.w	r3, r3, #7
 8005874:	b29a      	uxth	r2, r3
 8005876:	8afb      	ldrh	r3, [r7, #22]
 8005878:	4313      	orrs	r3, r2
 800587a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	8afa      	ldrh	r2, [r7, #22]
 8005882:	60da      	str	r2, [r3, #12]
 8005884:	e052      	b.n	800592c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800588c:	e04e      	b.n	800592c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800588e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005892:	2b08      	cmp	r3, #8
 8005894:	d827      	bhi.n	80058e6 <UART_SetConfig+0x506>
 8005896:	a201      	add	r2, pc, #4	@ (adr r2, 800589c <UART_SetConfig+0x4bc>)
 8005898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800589c:	080058c1 	.word	0x080058c1
 80058a0:	080058c9 	.word	0x080058c9
 80058a4:	080058d1 	.word	0x080058d1
 80058a8:	080058e7 	.word	0x080058e7
 80058ac:	080058d7 	.word	0x080058d7
 80058b0:	080058e7 	.word	0x080058e7
 80058b4:	080058e7 	.word	0x080058e7
 80058b8:	080058e7 	.word	0x080058e7
 80058bc:	080058df 	.word	0x080058df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058c0:	f7fd f9dc 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 80058c4:	61f8      	str	r0, [r7, #28]
        break;
 80058c6:	e014      	b.n	80058f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058c8:	f7fd f9ee 	bl	8002ca8 <HAL_RCC_GetPCLK2Freq>
 80058cc:	61f8      	str	r0, [r7, #28]
        break;
 80058ce:	e010      	b.n	80058f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058d0:	4b1e      	ldr	r3, [pc, #120]	@ (800594c <UART_SetConfig+0x56c>)
 80058d2:	61fb      	str	r3, [r7, #28]
        break;
 80058d4:	e00d      	b.n	80058f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058d6:	f7fd f939 	bl	8002b4c <HAL_RCC_GetSysClockFreq>
 80058da:	61f8      	str	r0, [r7, #28]
        break;
 80058dc:	e009      	b.n	80058f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058e2:	61fb      	str	r3, [r7, #28]
        break;
 80058e4:	e005      	b.n	80058f2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80058e6:	2300      	movs	r3, #0
 80058e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80058f0:	bf00      	nop
    }

    if (pclk != 0U)
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d019      	beq.n	800592c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	085a      	lsrs	r2, r3, #1
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	441a      	add	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	fbb2 f3f3 	udiv	r3, r2, r3
 800590a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	2b0f      	cmp	r3, #15
 8005910:	d909      	bls.n	8005926 <UART_SetConfig+0x546>
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005918:	d205      	bcs.n	8005926 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	b29a      	uxth	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	60da      	str	r2, [r3, #12]
 8005924:	e002      	b.n	800592c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005938:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800593c:	4618      	mov	r0, r3
 800593e:	3728      	adds	r7, #40	@ 0x28
 8005940:	46bd      	mov	sp, r7
 8005942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005946:	bf00      	nop
 8005948:	40008000 	.word	0x40008000
 800594c:	00f42400 	.word	0x00f42400

08005950 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595c:	f003 0308 	and.w	r3, r3, #8
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00a      	beq.n	800597a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	430a      	orrs	r2, r1
 8005978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00a      	beq.n	800599c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	430a      	orrs	r2, r1
 800599a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a0:	f003 0302 	and.w	r3, r3, #2
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00a      	beq.n	80059be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	430a      	orrs	r2, r1
 80059bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c2:	f003 0304 	and.w	r3, r3, #4
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00a      	beq.n	80059e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	430a      	orrs	r2, r1
 80059de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e4:	f003 0310 	and.w	r3, r3, #16
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00a      	beq.n	8005a02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	430a      	orrs	r2, r1
 8005a00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a06:	f003 0320 	and.w	r3, r3, #32
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00a      	beq.n	8005a24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	430a      	orrs	r2, r1
 8005a22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d01a      	beq.n	8005a66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a4e:	d10a      	bne.n	8005a66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	430a      	orrs	r2, r1
 8005a64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d00a      	beq.n	8005a88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	430a      	orrs	r2, r1
 8005a86:	605a      	str	r2, [r3, #4]
  }
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b098      	sub	sp, #96	@ 0x60
 8005a98:	af02      	add	r7, sp, #8
 8005a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005aa4:	f7fb fffe 	bl	8001aa4 <HAL_GetTick>
 8005aa8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0308 	and.w	r3, r3, #8
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d12e      	bne.n	8005b16 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ab8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f88c 	bl	8005be4 <UART_WaitOnFlagUntilTimeout>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d021      	beq.n	8005b16 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ada:	e853 3f00 	ldrex	r3, [r3]
 8005ade:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ae2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ae6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	461a      	mov	r2, r3
 8005aee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005af0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005af2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005af6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005af8:	e841 2300 	strex	r3, r2, [r1]
 8005afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1e6      	bne.n	8005ad2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2220      	movs	r2, #32
 8005b08:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e062      	b.n	8005bdc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0304 	and.w	r3, r3, #4
 8005b20:	2b04      	cmp	r3, #4
 8005b22:	d149      	bne.n	8005bb8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b28:	9300      	str	r3, [sp, #0]
 8005b2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f856 	bl	8005be4 <UART_WaitOnFlagUntilTimeout>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d03c      	beq.n	8005bb8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b46:	e853 3f00 	ldrex	r3, [r3]
 8005b4a:	623b      	str	r3, [r7, #32]
   return(result);
 8005b4c:	6a3b      	ldr	r3, [r7, #32]
 8005b4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	461a      	mov	r2, r3
 8005b5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b64:	e841 2300 	strex	r3, r2, [r1]
 8005b68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e6      	bne.n	8005b3e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	3308      	adds	r3, #8
 8005b76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	e853 3f00 	ldrex	r3, [r3]
 8005b7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f023 0301 	bic.w	r3, r3, #1
 8005b86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3308      	adds	r3, #8
 8005b8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b90:	61fa      	str	r2, [r7, #28]
 8005b92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	69b9      	ldr	r1, [r7, #24]
 8005b96:	69fa      	ldr	r2, [r7, #28]
 8005b98:	e841 2300 	strex	r3, r2, [r1]
 8005b9c:	617b      	str	r3, [r7, #20]
   return(result);
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1e5      	bne.n	8005b70 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e011      	b.n	8005bdc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2220      	movs	r2, #32
 8005bc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3758      	adds	r7, #88	@ 0x58
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	603b      	str	r3, [r7, #0]
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bf4:	e04f      	b.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bfc:	d04b      	beq.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bfe:	f7fb ff51 	bl	8001aa4 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d302      	bcc.n	8005c14 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d101      	bne.n	8005c18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e04e      	b.n	8005cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d037      	beq.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2b80      	cmp	r3, #128	@ 0x80
 8005c2a:	d034      	beq.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	2b40      	cmp	r3, #64	@ 0x40
 8005c30:	d031      	beq.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	f003 0308 	and.w	r3, r3, #8
 8005c3c:	2b08      	cmp	r3, #8
 8005c3e:	d110      	bne.n	8005c62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2208      	movs	r2, #8
 8005c46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c48:	68f8      	ldr	r0, [r7, #12]
 8005c4a:	f000 f838 	bl	8005cbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2208      	movs	r2, #8
 8005c52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e029      	b.n	8005cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69db      	ldr	r3, [r3, #28]
 8005c68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c70:	d111      	bne.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 f81e 	bl	8005cbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2220      	movs	r2, #32
 8005c86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e00f      	b.n	8005cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	69da      	ldr	r2, [r3, #28]
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	bf0c      	ite	eq
 8005ca6:	2301      	moveq	r3, #1
 8005ca8:	2300      	movne	r3, #0
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	461a      	mov	r2, r3
 8005cae:	79fb      	ldrb	r3, [r7, #7]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d0a0      	beq.n	8005bf6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b095      	sub	sp, #84	@ 0x54
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cce:	e853 3f00 	ldrex	r3, [r3]
 8005cd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ce4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ce6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cec:	e841 2300 	strex	r3, r2, [r1]
 8005cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1e6      	bne.n	8005cc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3308      	adds	r3, #8
 8005cfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d00:	6a3b      	ldr	r3, [r7, #32]
 8005d02:	e853 3f00 	ldrex	r3, [r3]
 8005d06:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	f023 0301 	bic.w	r3, r3, #1
 8005d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3308      	adds	r3, #8
 8005d16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d20:	e841 2300 	strex	r3, r2, [r1]
 8005d24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1e5      	bne.n	8005cf8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d118      	bne.n	8005d66 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	e853 3f00 	ldrex	r3, [r3]
 8005d40:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	f023 0310 	bic.w	r3, r3, #16
 8005d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d52:	61bb      	str	r3, [r7, #24]
 8005d54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d56:	6979      	ldr	r1, [r7, #20]
 8005d58:	69ba      	ldr	r2, [r7, #24]
 8005d5a:	e841 2300 	strex	r3, r2, [r1]
 8005d5e:	613b      	str	r3, [r7, #16]
   return(result);
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1e6      	bne.n	8005d34 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d7a:	bf00      	nop
 8005d7c:	3754      	adds	r7, #84	@ 0x54
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <__cvt>:
 8005d86:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d8a:	ec57 6b10 	vmov	r6, r7, d0
 8005d8e:	2f00      	cmp	r7, #0
 8005d90:	460c      	mov	r4, r1
 8005d92:	4619      	mov	r1, r3
 8005d94:	463b      	mov	r3, r7
 8005d96:	bfbb      	ittet	lt
 8005d98:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005d9c:	461f      	movlt	r7, r3
 8005d9e:	2300      	movge	r3, #0
 8005da0:	232d      	movlt	r3, #45	@ 0x2d
 8005da2:	700b      	strb	r3, [r1, #0]
 8005da4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005da6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005daa:	4691      	mov	r9, r2
 8005dac:	f023 0820 	bic.w	r8, r3, #32
 8005db0:	bfbc      	itt	lt
 8005db2:	4632      	movlt	r2, r6
 8005db4:	4616      	movlt	r6, r2
 8005db6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005dba:	d005      	beq.n	8005dc8 <__cvt+0x42>
 8005dbc:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005dc0:	d100      	bne.n	8005dc4 <__cvt+0x3e>
 8005dc2:	3401      	adds	r4, #1
 8005dc4:	2102      	movs	r1, #2
 8005dc6:	e000      	b.n	8005dca <__cvt+0x44>
 8005dc8:	2103      	movs	r1, #3
 8005dca:	ab03      	add	r3, sp, #12
 8005dcc:	9301      	str	r3, [sp, #4]
 8005dce:	ab02      	add	r3, sp, #8
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	ec47 6b10 	vmov	d0, r6, r7
 8005dd6:	4653      	mov	r3, sl
 8005dd8:	4622      	mov	r2, r4
 8005dda:	f000 fe39 	bl	8006a50 <_dtoa_r>
 8005dde:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005de2:	4605      	mov	r5, r0
 8005de4:	d119      	bne.n	8005e1a <__cvt+0x94>
 8005de6:	f019 0f01 	tst.w	r9, #1
 8005dea:	d00e      	beq.n	8005e0a <__cvt+0x84>
 8005dec:	eb00 0904 	add.w	r9, r0, r4
 8005df0:	2200      	movs	r2, #0
 8005df2:	2300      	movs	r3, #0
 8005df4:	4630      	mov	r0, r6
 8005df6:	4639      	mov	r1, r7
 8005df8:	f7fa fe66 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dfc:	b108      	cbz	r0, 8005e02 <__cvt+0x7c>
 8005dfe:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e02:	2230      	movs	r2, #48	@ 0x30
 8005e04:	9b03      	ldr	r3, [sp, #12]
 8005e06:	454b      	cmp	r3, r9
 8005e08:	d31e      	bcc.n	8005e48 <__cvt+0xc2>
 8005e0a:	9b03      	ldr	r3, [sp, #12]
 8005e0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e0e:	1b5b      	subs	r3, r3, r5
 8005e10:	4628      	mov	r0, r5
 8005e12:	6013      	str	r3, [r2, #0]
 8005e14:	b004      	add	sp, #16
 8005e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e1a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005e1e:	eb00 0904 	add.w	r9, r0, r4
 8005e22:	d1e5      	bne.n	8005df0 <__cvt+0x6a>
 8005e24:	7803      	ldrb	r3, [r0, #0]
 8005e26:	2b30      	cmp	r3, #48	@ 0x30
 8005e28:	d10a      	bne.n	8005e40 <__cvt+0xba>
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	4630      	mov	r0, r6
 8005e30:	4639      	mov	r1, r7
 8005e32:	f7fa fe49 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e36:	b918      	cbnz	r0, 8005e40 <__cvt+0xba>
 8005e38:	f1c4 0401 	rsb	r4, r4, #1
 8005e3c:	f8ca 4000 	str.w	r4, [sl]
 8005e40:	f8da 3000 	ldr.w	r3, [sl]
 8005e44:	4499      	add	r9, r3
 8005e46:	e7d3      	b.n	8005df0 <__cvt+0x6a>
 8005e48:	1c59      	adds	r1, r3, #1
 8005e4a:	9103      	str	r1, [sp, #12]
 8005e4c:	701a      	strb	r2, [r3, #0]
 8005e4e:	e7d9      	b.n	8005e04 <__cvt+0x7e>

08005e50 <__exponent>:
 8005e50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e52:	2900      	cmp	r1, #0
 8005e54:	bfba      	itte	lt
 8005e56:	4249      	neglt	r1, r1
 8005e58:	232d      	movlt	r3, #45	@ 0x2d
 8005e5a:	232b      	movge	r3, #43	@ 0x2b
 8005e5c:	2909      	cmp	r1, #9
 8005e5e:	7002      	strb	r2, [r0, #0]
 8005e60:	7043      	strb	r3, [r0, #1]
 8005e62:	dd29      	ble.n	8005eb8 <__exponent+0x68>
 8005e64:	f10d 0307 	add.w	r3, sp, #7
 8005e68:	461d      	mov	r5, r3
 8005e6a:	270a      	movs	r7, #10
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e72:	fb07 1416 	mls	r4, r7, r6, r1
 8005e76:	3430      	adds	r4, #48	@ 0x30
 8005e78:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e7c:	460c      	mov	r4, r1
 8005e7e:	2c63      	cmp	r4, #99	@ 0x63
 8005e80:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e84:	4631      	mov	r1, r6
 8005e86:	dcf1      	bgt.n	8005e6c <__exponent+0x1c>
 8005e88:	3130      	adds	r1, #48	@ 0x30
 8005e8a:	1e94      	subs	r4, r2, #2
 8005e8c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e90:	1c41      	adds	r1, r0, #1
 8005e92:	4623      	mov	r3, r4
 8005e94:	42ab      	cmp	r3, r5
 8005e96:	d30a      	bcc.n	8005eae <__exponent+0x5e>
 8005e98:	f10d 0309 	add.w	r3, sp, #9
 8005e9c:	1a9b      	subs	r3, r3, r2
 8005e9e:	42ac      	cmp	r4, r5
 8005ea0:	bf88      	it	hi
 8005ea2:	2300      	movhi	r3, #0
 8005ea4:	3302      	adds	r3, #2
 8005ea6:	4403      	add	r3, r0
 8005ea8:	1a18      	subs	r0, r3, r0
 8005eaa:	b003      	add	sp, #12
 8005eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eae:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005eb2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005eb6:	e7ed      	b.n	8005e94 <__exponent+0x44>
 8005eb8:	2330      	movs	r3, #48	@ 0x30
 8005eba:	3130      	adds	r1, #48	@ 0x30
 8005ebc:	7083      	strb	r3, [r0, #2]
 8005ebe:	70c1      	strb	r1, [r0, #3]
 8005ec0:	1d03      	adds	r3, r0, #4
 8005ec2:	e7f1      	b.n	8005ea8 <__exponent+0x58>

08005ec4 <_printf_float>:
 8005ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec8:	b08d      	sub	sp, #52	@ 0x34
 8005eca:	460c      	mov	r4, r1
 8005ecc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ed0:	4616      	mov	r6, r2
 8005ed2:	461f      	mov	r7, r3
 8005ed4:	4605      	mov	r5, r0
 8005ed6:	f000 fcbb 	bl	8006850 <_localeconv_r>
 8005eda:	6803      	ldr	r3, [r0, #0]
 8005edc:	9304      	str	r3, [sp, #16]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fa f9c6 	bl	8000270 <strlen>
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ee8:	f8d8 3000 	ldr.w	r3, [r8]
 8005eec:	9005      	str	r0, [sp, #20]
 8005eee:	3307      	adds	r3, #7
 8005ef0:	f023 0307 	bic.w	r3, r3, #7
 8005ef4:	f103 0208 	add.w	r2, r3, #8
 8005ef8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005efc:	f8d4 b000 	ldr.w	fp, [r4]
 8005f00:	f8c8 2000 	str.w	r2, [r8]
 8005f04:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f08:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005f0c:	9307      	str	r3, [sp, #28]
 8005f0e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f12:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005f16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f1a:	4b9c      	ldr	r3, [pc, #624]	@ (800618c <_printf_float+0x2c8>)
 8005f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f20:	f7fa fe04 	bl	8000b2c <__aeabi_dcmpun>
 8005f24:	bb70      	cbnz	r0, 8005f84 <_printf_float+0xc0>
 8005f26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f2a:	4b98      	ldr	r3, [pc, #608]	@ (800618c <_printf_float+0x2c8>)
 8005f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f30:	f7fa fdde 	bl	8000af0 <__aeabi_dcmple>
 8005f34:	bb30      	cbnz	r0, 8005f84 <_printf_float+0xc0>
 8005f36:	2200      	movs	r2, #0
 8005f38:	2300      	movs	r3, #0
 8005f3a:	4640      	mov	r0, r8
 8005f3c:	4649      	mov	r1, r9
 8005f3e:	f7fa fdcd 	bl	8000adc <__aeabi_dcmplt>
 8005f42:	b110      	cbz	r0, 8005f4a <_printf_float+0x86>
 8005f44:	232d      	movs	r3, #45	@ 0x2d
 8005f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f4a:	4a91      	ldr	r2, [pc, #580]	@ (8006190 <_printf_float+0x2cc>)
 8005f4c:	4b91      	ldr	r3, [pc, #580]	@ (8006194 <_printf_float+0x2d0>)
 8005f4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f52:	bf94      	ite	ls
 8005f54:	4690      	movls	r8, r2
 8005f56:	4698      	movhi	r8, r3
 8005f58:	2303      	movs	r3, #3
 8005f5a:	6123      	str	r3, [r4, #16]
 8005f5c:	f02b 0304 	bic.w	r3, fp, #4
 8005f60:	6023      	str	r3, [r4, #0]
 8005f62:	f04f 0900 	mov.w	r9, #0
 8005f66:	9700      	str	r7, [sp, #0]
 8005f68:	4633      	mov	r3, r6
 8005f6a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f6c:	4621      	mov	r1, r4
 8005f6e:	4628      	mov	r0, r5
 8005f70:	f000 f9d2 	bl	8006318 <_printf_common>
 8005f74:	3001      	adds	r0, #1
 8005f76:	f040 808d 	bne.w	8006094 <_printf_float+0x1d0>
 8005f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7e:	b00d      	add	sp, #52	@ 0x34
 8005f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f84:	4642      	mov	r2, r8
 8005f86:	464b      	mov	r3, r9
 8005f88:	4640      	mov	r0, r8
 8005f8a:	4649      	mov	r1, r9
 8005f8c:	f7fa fdce 	bl	8000b2c <__aeabi_dcmpun>
 8005f90:	b140      	cbz	r0, 8005fa4 <_printf_float+0xe0>
 8005f92:	464b      	mov	r3, r9
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bfbc      	itt	lt
 8005f98:	232d      	movlt	r3, #45	@ 0x2d
 8005f9a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005f9e:	4a7e      	ldr	r2, [pc, #504]	@ (8006198 <_printf_float+0x2d4>)
 8005fa0:	4b7e      	ldr	r3, [pc, #504]	@ (800619c <_printf_float+0x2d8>)
 8005fa2:	e7d4      	b.n	8005f4e <_printf_float+0x8a>
 8005fa4:	6863      	ldr	r3, [r4, #4]
 8005fa6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005faa:	9206      	str	r2, [sp, #24]
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	d13b      	bne.n	8006028 <_printf_float+0x164>
 8005fb0:	2306      	movs	r3, #6
 8005fb2:	6063      	str	r3, [r4, #4]
 8005fb4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005fb8:	2300      	movs	r3, #0
 8005fba:	6022      	str	r2, [r4, #0]
 8005fbc:	9303      	str	r3, [sp, #12]
 8005fbe:	ab0a      	add	r3, sp, #40	@ 0x28
 8005fc0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005fc4:	ab09      	add	r3, sp, #36	@ 0x24
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	6861      	ldr	r1, [r4, #4]
 8005fca:	ec49 8b10 	vmov	d0, r8, r9
 8005fce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005fd2:	4628      	mov	r0, r5
 8005fd4:	f7ff fed7 	bl	8005d86 <__cvt>
 8005fd8:	9b06      	ldr	r3, [sp, #24]
 8005fda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005fdc:	2b47      	cmp	r3, #71	@ 0x47
 8005fde:	4680      	mov	r8, r0
 8005fe0:	d129      	bne.n	8006036 <_printf_float+0x172>
 8005fe2:	1cc8      	adds	r0, r1, #3
 8005fe4:	db02      	blt.n	8005fec <_printf_float+0x128>
 8005fe6:	6863      	ldr	r3, [r4, #4]
 8005fe8:	4299      	cmp	r1, r3
 8005fea:	dd41      	ble.n	8006070 <_printf_float+0x1ac>
 8005fec:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ff0:	fa5f fa8a 	uxtb.w	sl, sl
 8005ff4:	3901      	subs	r1, #1
 8005ff6:	4652      	mov	r2, sl
 8005ff8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005ffc:	9109      	str	r1, [sp, #36]	@ 0x24
 8005ffe:	f7ff ff27 	bl	8005e50 <__exponent>
 8006002:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006004:	1813      	adds	r3, r2, r0
 8006006:	2a01      	cmp	r2, #1
 8006008:	4681      	mov	r9, r0
 800600a:	6123      	str	r3, [r4, #16]
 800600c:	dc02      	bgt.n	8006014 <_printf_float+0x150>
 800600e:	6822      	ldr	r2, [r4, #0]
 8006010:	07d2      	lsls	r2, r2, #31
 8006012:	d501      	bpl.n	8006018 <_printf_float+0x154>
 8006014:	3301      	adds	r3, #1
 8006016:	6123      	str	r3, [r4, #16]
 8006018:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800601c:	2b00      	cmp	r3, #0
 800601e:	d0a2      	beq.n	8005f66 <_printf_float+0xa2>
 8006020:	232d      	movs	r3, #45	@ 0x2d
 8006022:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006026:	e79e      	b.n	8005f66 <_printf_float+0xa2>
 8006028:	9a06      	ldr	r2, [sp, #24]
 800602a:	2a47      	cmp	r2, #71	@ 0x47
 800602c:	d1c2      	bne.n	8005fb4 <_printf_float+0xf0>
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1c0      	bne.n	8005fb4 <_printf_float+0xf0>
 8006032:	2301      	movs	r3, #1
 8006034:	e7bd      	b.n	8005fb2 <_printf_float+0xee>
 8006036:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800603a:	d9db      	bls.n	8005ff4 <_printf_float+0x130>
 800603c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006040:	d118      	bne.n	8006074 <_printf_float+0x1b0>
 8006042:	2900      	cmp	r1, #0
 8006044:	6863      	ldr	r3, [r4, #4]
 8006046:	dd0b      	ble.n	8006060 <_printf_float+0x19c>
 8006048:	6121      	str	r1, [r4, #16]
 800604a:	b913      	cbnz	r3, 8006052 <_printf_float+0x18e>
 800604c:	6822      	ldr	r2, [r4, #0]
 800604e:	07d0      	lsls	r0, r2, #31
 8006050:	d502      	bpl.n	8006058 <_printf_float+0x194>
 8006052:	3301      	adds	r3, #1
 8006054:	440b      	add	r3, r1
 8006056:	6123      	str	r3, [r4, #16]
 8006058:	65a1      	str	r1, [r4, #88]	@ 0x58
 800605a:	f04f 0900 	mov.w	r9, #0
 800605e:	e7db      	b.n	8006018 <_printf_float+0x154>
 8006060:	b913      	cbnz	r3, 8006068 <_printf_float+0x1a4>
 8006062:	6822      	ldr	r2, [r4, #0]
 8006064:	07d2      	lsls	r2, r2, #31
 8006066:	d501      	bpl.n	800606c <_printf_float+0x1a8>
 8006068:	3302      	adds	r3, #2
 800606a:	e7f4      	b.n	8006056 <_printf_float+0x192>
 800606c:	2301      	movs	r3, #1
 800606e:	e7f2      	b.n	8006056 <_printf_float+0x192>
 8006070:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006074:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006076:	4299      	cmp	r1, r3
 8006078:	db05      	blt.n	8006086 <_printf_float+0x1c2>
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	6121      	str	r1, [r4, #16]
 800607e:	07d8      	lsls	r0, r3, #31
 8006080:	d5ea      	bpl.n	8006058 <_printf_float+0x194>
 8006082:	1c4b      	adds	r3, r1, #1
 8006084:	e7e7      	b.n	8006056 <_printf_float+0x192>
 8006086:	2900      	cmp	r1, #0
 8006088:	bfd4      	ite	le
 800608a:	f1c1 0202 	rsble	r2, r1, #2
 800608e:	2201      	movgt	r2, #1
 8006090:	4413      	add	r3, r2
 8006092:	e7e0      	b.n	8006056 <_printf_float+0x192>
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	055a      	lsls	r2, r3, #21
 8006098:	d407      	bmi.n	80060aa <_printf_float+0x1e6>
 800609a:	6923      	ldr	r3, [r4, #16]
 800609c:	4642      	mov	r2, r8
 800609e:	4631      	mov	r1, r6
 80060a0:	4628      	mov	r0, r5
 80060a2:	47b8      	blx	r7
 80060a4:	3001      	adds	r0, #1
 80060a6:	d12b      	bne.n	8006100 <_printf_float+0x23c>
 80060a8:	e767      	b.n	8005f7a <_printf_float+0xb6>
 80060aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80060ae:	f240 80dd 	bls.w	800626c <_printf_float+0x3a8>
 80060b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80060b6:	2200      	movs	r2, #0
 80060b8:	2300      	movs	r3, #0
 80060ba:	f7fa fd05 	bl	8000ac8 <__aeabi_dcmpeq>
 80060be:	2800      	cmp	r0, #0
 80060c0:	d033      	beq.n	800612a <_printf_float+0x266>
 80060c2:	4a37      	ldr	r2, [pc, #220]	@ (80061a0 <_printf_float+0x2dc>)
 80060c4:	2301      	movs	r3, #1
 80060c6:	4631      	mov	r1, r6
 80060c8:	4628      	mov	r0, r5
 80060ca:	47b8      	blx	r7
 80060cc:	3001      	adds	r0, #1
 80060ce:	f43f af54 	beq.w	8005f7a <_printf_float+0xb6>
 80060d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80060d6:	4543      	cmp	r3, r8
 80060d8:	db02      	blt.n	80060e0 <_printf_float+0x21c>
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	07d8      	lsls	r0, r3, #31
 80060de:	d50f      	bpl.n	8006100 <_printf_float+0x23c>
 80060e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060e4:	4631      	mov	r1, r6
 80060e6:	4628      	mov	r0, r5
 80060e8:	47b8      	blx	r7
 80060ea:	3001      	adds	r0, #1
 80060ec:	f43f af45 	beq.w	8005f7a <_printf_float+0xb6>
 80060f0:	f04f 0900 	mov.w	r9, #0
 80060f4:	f108 38ff 	add.w	r8, r8, #4294967295
 80060f8:	f104 0a1a 	add.w	sl, r4, #26
 80060fc:	45c8      	cmp	r8, r9
 80060fe:	dc09      	bgt.n	8006114 <_printf_float+0x250>
 8006100:	6823      	ldr	r3, [r4, #0]
 8006102:	079b      	lsls	r3, r3, #30
 8006104:	f100 8103 	bmi.w	800630e <_printf_float+0x44a>
 8006108:	68e0      	ldr	r0, [r4, #12]
 800610a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800610c:	4298      	cmp	r0, r3
 800610e:	bfb8      	it	lt
 8006110:	4618      	movlt	r0, r3
 8006112:	e734      	b.n	8005f7e <_printf_float+0xba>
 8006114:	2301      	movs	r3, #1
 8006116:	4652      	mov	r2, sl
 8006118:	4631      	mov	r1, r6
 800611a:	4628      	mov	r0, r5
 800611c:	47b8      	blx	r7
 800611e:	3001      	adds	r0, #1
 8006120:	f43f af2b 	beq.w	8005f7a <_printf_float+0xb6>
 8006124:	f109 0901 	add.w	r9, r9, #1
 8006128:	e7e8      	b.n	80060fc <_printf_float+0x238>
 800612a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800612c:	2b00      	cmp	r3, #0
 800612e:	dc39      	bgt.n	80061a4 <_printf_float+0x2e0>
 8006130:	4a1b      	ldr	r2, [pc, #108]	@ (80061a0 <_printf_float+0x2dc>)
 8006132:	2301      	movs	r3, #1
 8006134:	4631      	mov	r1, r6
 8006136:	4628      	mov	r0, r5
 8006138:	47b8      	blx	r7
 800613a:	3001      	adds	r0, #1
 800613c:	f43f af1d 	beq.w	8005f7a <_printf_float+0xb6>
 8006140:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006144:	ea59 0303 	orrs.w	r3, r9, r3
 8006148:	d102      	bne.n	8006150 <_printf_float+0x28c>
 800614a:	6823      	ldr	r3, [r4, #0]
 800614c:	07d9      	lsls	r1, r3, #31
 800614e:	d5d7      	bpl.n	8006100 <_printf_float+0x23c>
 8006150:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006154:	4631      	mov	r1, r6
 8006156:	4628      	mov	r0, r5
 8006158:	47b8      	blx	r7
 800615a:	3001      	adds	r0, #1
 800615c:	f43f af0d 	beq.w	8005f7a <_printf_float+0xb6>
 8006160:	f04f 0a00 	mov.w	sl, #0
 8006164:	f104 0b1a 	add.w	fp, r4, #26
 8006168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800616a:	425b      	negs	r3, r3
 800616c:	4553      	cmp	r3, sl
 800616e:	dc01      	bgt.n	8006174 <_printf_float+0x2b0>
 8006170:	464b      	mov	r3, r9
 8006172:	e793      	b.n	800609c <_printf_float+0x1d8>
 8006174:	2301      	movs	r3, #1
 8006176:	465a      	mov	r2, fp
 8006178:	4631      	mov	r1, r6
 800617a:	4628      	mov	r0, r5
 800617c:	47b8      	blx	r7
 800617e:	3001      	adds	r0, #1
 8006180:	f43f aefb 	beq.w	8005f7a <_printf_float+0xb6>
 8006184:	f10a 0a01 	add.w	sl, sl, #1
 8006188:	e7ee      	b.n	8006168 <_printf_float+0x2a4>
 800618a:	bf00      	nop
 800618c:	7fefffff 	.word	0x7fefffff
 8006190:	080086ec 	.word	0x080086ec
 8006194:	080086f0 	.word	0x080086f0
 8006198:	080086f4 	.word	0x080086f4
 800619c:	080086f8 	.word	0x080086f8
 80061a0:	080086fc 	.word	0x080086fc
 80061a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80061aa:	4553      	cmp	r3, sl
 80061ac:	bfa8      	it	ge
 80061ae:	4653      	movge	r3, sl
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	4699      	mov	r9, r3
 80061b4:	dc36      	bgt.n	8006224 <_printf_float+0x360>
 80061b6:	f04f 0b00 	mov.w	fp, #0
 80061ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061be:	f104 021a 	add.w	r2, r4, #26
 80061c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061c4:	9306      	str	r3, [sp, #24]
 80061c6:	eba3 0309 	sub.w	r3, r3, r9
 80061ca:	455b      	cmp	r3, fp
 80061cc:	dc31      	bgt.n	8006232 <_printf_float+0x36e>
 80061ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061d0:	459a      	cmp	sl, r3
 80061d2:	dc3a      	bgt.n	800624a <_printf_float+0x386>
 80061d4:	6823      	ldr	r3, [r4, #0]
 80061d6:	07da      	lsls	r2, r3, #31
 80061d8:	d437      	bmi.n	800624a <_printf_float+0x386>
 80061da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061dc:	ebaa 0903 	sub.w	r9, sl, r3
 80061e0:	9b06      	ldr	r3, [sp, #24]
 80061e2:	ebaa 0303 	sub.w	r3, sl, r3
 80061e6:	4599      	cmp	r9, r3
 80061e8:	bfa8      	it	ge
 80061ea:	4699      	movge	r9, r3
 80061ec:	f1b9 0f00 	cmp.w	r9, #0
 80061f0:	dc33      	bgt.n	800625a <_printf_float+0x396>
 80061f2:	f04f 0800 	mov.w	r8, #0
 80061f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061fa:	f104 0b1a 	add.w	fp, r4, #26
 80061fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006200:	ebaa 0303 	sub.w	r3, sl, r3
 8006204:	eba3 0309 	sub.w	r3, r3, r9
 8006208:	4543      	cmp	r3, r8
 800620a:	f77f af79 	ble.w	8006100 <_printf_float+0x23c>
 800620e:	2301      	movs	r3, #1
 8006210:	465a      	mov	r2, fp
 8006212:	4631      	mov	r1, r6
 8006214:	4628      	mov	r0, r5
 8006216:	47b8      	blx	r7
 8006218:	3001      	adds	r0, #1
 800621a:	f43f aeae 	beq.w	8005f7a <_printf_float+0xb6>
 800621e:	f108 0801 	add.w	r8, r8, #1
 8006222:	e7ec      	b.n	80061fe <_printf_float+0x33a>
 8006224:	4642      	mov	r2, r8
 8006226:	4631      	mov	r1, r6
 8006228:	4628      	mov	r0, r5
 800622a:	47b8      	blx	r7
 800622c:	3001      	adds	r0, #1
 800622e:	d1c2      	bne.n	80061b6 <_printf_float+0x2f2>
 8006230:	e6a3      	b.n	8005f7a <_printf_float+0xb6>
 8006232:	2301      	movs	r3, #1
 8006234:	4631      	mov	r1, r6
 8006236:	4628      	mov	r0, r5
 8006238:	9206      	str	r2, [sp, #24]
 800623a:	47b8      	blx	r7
 800623c:	3001      	adds	r0, #1
 800623e:	f43f ae9c 	beq.w	8005f7a <_printf_float+0xb6>
 8006242:	9a06      	ldr	r2, [sp, #24]
 8006244:	f10b 0b01 	add.w	fp, fp, #1
 8006248:	e7bb      	b.n	80061c2 <_printf_float+0x2fe>
 800624a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800624e:	4631      	mov	r1, r6
 8006250:	4628      	mov	r0, r5
 8006252:	47b8      	blx	r7
 8006254:	3001      	adds	r0, #1
 8006256:	d1c0      	bne.n	80061da <_printf_float+0x316>
 8006258:	e68f      	b.n	8005f7a <_printf_float+0xb6>
 800625a:	9a06      	ldr	r2, [sp, #24]
 800625c:	464b      	mov	r3, r9
 800625e:	4442      	add	r2, r8
 8006260:	4631      	mov	r1, r6
 8006262:	4628      	mov	r0, r5
 8006264:	47b8      	blx	r7
 8006266:	3001      	adds	r0, #1
 8006268:	d1c3      	bne.n	80061f2 <_printf_float+0x32e>
 800626a:	e686      	b.n	8005f7a <_printf_float+0xb6>
 800626c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006270:	f1ba 0f01 	cmp.w	sl, #1
 8006274:	dc01      	bgt.n	800627a <_printf_float+0x3b6>
 8006276:	07db      	lsls	r3, r3, #31
 8006278:	d536      	bpl.n	80062e8 <_printf_float+0x424>
 800627a:	2301      	movs	r3, #1
 800627c:	4642      	mov	r2, r8
 800627e:	4631      	mov	r1, r6
 8006280:	4628      	mov	r0, r5
 8006282:	47b8      	blx	r7
 8006284:	3001      	adds	r0, #1
 8006286:	f43f ae78 	beq.w	8005f7a <_printf_float+0xb6>
 800628a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800628e:	4631      	mov	r1, r6
 8006290:	4628      	mov	r0, r5
 8006292:	47b8      	blx	r7
 8006294:	3001      	adds	r0, #1
 8006296:	f43f ae70 	beq.w	8005f7a <_printf_float+0xb6>
 800629a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800629e:	2200      	movs	r2, #0
 80062a0:	2300      	movs	r3, #0
 80062a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062a6:	f7fa fc0f 	bl	8000ac8 <__aeabi_dcmpeq>
 80062aa:	b9c0      	cbnz	r0, 80062de <_printf_float+0x41a>
 80062ac:	4653      	mov	r3, sl
 80062ae:	f108 0201 	add.w	r2, r8, #1
 80062b2:	4631      	mov	r1, r6
 80062b4:	4628      	mov	r0, r5
 80062b6:	47b8      	blx	r7
 80062b8:	3001      	adds	r0, #1
 80062ba:	d10c      	bne.n	80062d6 <_printf_float+0x412>
 80062bc:	e65d      	b.n	8005f7a <_printf_float+0xb6>
 80062be:	2301      	movs	r3, #1
 80062c0:	465a      	mov	r2, fp
 80062c2:	4631      	mov	r1, r6
 80062c4:	4628      	mov	r0, r5
 80062c6:	47b8      	blx	r7
 80062c8:	3001      	adds	r0, #1
 80062ca:	f43f ae56 	beq.w	8005f7a <_printf_float+0xb6>
 80062ce:	f108 0801 	add.w	r8, r8, #1
 80062d2:	45d0      	cmp	r8, sl
 80062d4:	dbf3      	blt.n	80062be <_printf_float+0x3fa>
 80062d6:	464b      	mov	r3, r9
 80062d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80062dc:	e6df      	b.n	800609e <_printf_float+0x1da>
 80062de:	f04f 0800 	mov.w	r8, #0
 80062e2:	f104 0b1a 	add.w	fp, r4, #26
 80062e6:	e7f4      	b.n	80062d2 <_printf_float+0x40e>
 80062e8:	2301      	movs	r3, #1
 80062ea:	4642      	mov	r2, r8
 80062ec:	e7e1      	b.n	80062b2 <_printf_float+0x3ee>
 80062ee:	2301      	movs	r3, #1
 80062f0:	464a      	mov	r2, r9
 80062f2:	4631      	mov	r1, r6
 80062f4:	4628      	mov	r0, r5
 80062f6:	47b8      	blx	r7
 80062f8:	3001      	adds	r0, #1
 80062fa:	f43f ae3e 	beq.w	8005f7a <_printf_float+0xb6>
 80062fe:	f108 0801 	add.w	r8, r8, #1
 8006302:	68e3      	ldr	r3, [r4, #12]
 8006304:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006306:	1a5b      	subs	r3, r3, r1
 8006308:	4543      	cmp	r3, r8
 800630a:	dcf0      	bgt.n	80062ee <_printf_float+0x42a>
 800630c:	e6fc      	b.n	8006108 <_printf_float+0x244>
 800630e:	f04f 0800 	mov.w	r8, #0
 8006312:	f104 0919 	add.w	r9, r4, #25
 8006316:	e7f4      	b.n	8006302 <_printf_float+0x43e>

08006318 <_printf_common>:
 8006318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800631c:	4616      	mov	r6, r2
 800631e:	4698      	mov	r8, r3
 8006320:	688a      	ldr	r2, [r1, #8]
 8006322:	690b      	ldr	r3, [r1, #16]
 8006324:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006328:	4293      	cmp	r3, r2
 800632a:	bfb8      	it	lt
 800632c:	4613      	movlt	r3, r2
 800632e:	6033      	str	r3, [r6, #0]
 8006330:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006334:	4607      	mov	r7, r0
 8006336:	460c      	mov	r4, r1
 8006338:	b10a      	cbz	r2, 800633e <_printf_common+0x26>
 800633a:	3301      	adds	r3, #1
 800633c:	6033      	str	r3, [r6, #0]
 800633e:	6823      	ldr	r3, [r4, #0]
 8006340:	0699      	lsls	r1, r3, #26
 8006342:	bf42      	ittt	mi
 8006344:	6833      	ldrmi	r3, [r6, #0]
 8006346:	3302      	addmi	r3, #2
 8006348:	6033      	strmi	r3, [r6, #0]
 800634a:	6825      	ldr	r5, [r4, #0]
 800634c:	f015 0506 	ands.w	r5, r5, #6
 8006350:	d106      	bne.n	8006360 <_printf_common+0x48>
 8006352:	f104 0a19 	add.w	sl, r4, #25
 8006356:	68e3      	ldr	r3, [r4, #12]
 8006358:	6832      	ldr	r2, [r6, #0]
 800635a:	1a9b      	subs	r3, r3, r2
 800635c:	42ab      	cmp	r3, r5
 800635e:	dc26      	bgt.n	80063ae <_printf_common+0x96>
 8006360:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006364:	6822      	ldr	r2, [r4, #0]
 8006366:	3b00      	subs	r3, #0
 8006368:	bf18      	it	ne
 800636a:	2301      	movne	r3, #1
 800636c:	0692      	lsls	r2, r2, #26
 800636e:	d42b      	bmi.n	80063c8 <_printf_common+0xb0>
 8006370:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006374:	4641      	mov	r1, r8
 8006376:	4638      	mov	r0, r7
 8006378:	47c8      	blx	r9
 800637a:	3001      	adds	r0, #1
 800637c:	d01e      	beq.n	80063bc <_printf_common+0xa4>
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	6922      	ldr	r2, [r4, #16]
 8006382:	f003 0306 	and.w	r3, r3, #6
 8006386:	2b04      	cmp	r3, #4
 8006388:	bf02      	ittt	eq
 800638a:	68e5      	ldreq	r5, [r4, #12]
 800638c:	6833      	ldreq	r3, [r6, #0]
 800638e:	1aed      	subeq	r5, r5, r3
 8006390:	68a3      	ldr	r3, [r4, #8]
 8006392:	bf0c      	ite	eq
 8006394:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006398:	2500      	movne	r5, #0
 800639a:	4293      	cmp	r3, r2
 800639c:	bfc4      	itt	gt
 800639e:	1a9b      	subgt	r3, r3, r2
 80063a0:	18ed      	addgt	r5, r5, r3
 80063a2:	2600      	movs	r6, #0
 80063a4:	341a      	adds	r4, #26
 80063a6:	42b5      	cmp	r5, r6
 80063a8:	d11a      	bne.n	80063e0 <_printf_common+0xc8>
 80063aa:	2000      	movs	r0, #0
 80063ac:	e008      	b.n	80063c0 <_printf_common+0xa8>
 80063ae:	2301      	movs	r3, #1
 80063b0:	4652      	mov	r2, sl
 80063b2:	4641      	mov	r1, r8
 80063b4:	4638      	mov	r0, r7
 80063b6:	47c8      	blx	r9
 80063b8:	3001      	adds	r0, #1
 80063ba:	d103      	bne.n	80063c4 <_printf_common+0xac>
 80063bc:	f04f 30ff 	mov.w	r0, #4294967295
 80063c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c4:	3501      	adds	r5, #1
 80063c6:	e7c6      	b.n	8006356 <_printf_common+0x3e>
 80063c8:	18e1      	adds	r1, r4, r3
 80063ca:	1c5a      	adds	r2, r3, #1
 80063cc:	2030      	movs	r0, #48	@ 0x30
 80063ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80063d2:	4422      	add	r2, r4
 80063d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063dc:	3302      	adds	r3, #2
 80063de:	e7c7      	b.n	8006370 <_printf_common+0x58>
 80063e0:	2301      	movs	r3, #1
 80063e2:	4622      	mov	r2, r4
 80063e4:	4641      	mov	r1, r8
 80063e6:	4638      	mov	r0, r7
 80063e8:	47c8      	blx	r9
 80063ea:	3001      	adds	r0, #1
 80063ec:	d0e6      	beq.n	80063bc <_printf_common+0xa4>
 80063ee:	3601      	adds	r6, #1
 80063f0:	e7d9      	b.n	80063a6 <_printf_common+0x8e>
	...

080063f4 <_printf_i>:
 80063f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063f8:	7e0f      	ldrb	r7, [r1, #24]
 80063fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063fc:	2f78      	cmp	r7, #120	@ 0x78
 80063fe:	4691      	mov	r9, r2
 8006400:	4680      	mov	r8, r0
 8006402:	460c      	mov	r4, r1
 8006404:	469a      	mov	sl, r3
 8006406:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800640a:	d807      	bhi.n	800641c <_printf_i+0x28>
 800640c:	2f62      	cmp	r7, #98	@ 0x62
 800640e:	d80a      	bhi.n	8006426 <_printf_i+0x32>
 8006410:	2f00      	cmp	r7, #0
 8006412:	f000 80d2 	beq.w	80065ba <_printf_i+0x1c6>
 8006416:	2f58      	cmp	r7, #88	@ 0x58
 8006418:	f000 80b9 	beq.w	800658e <_printf_i+0x19a>
 800641c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006420:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006424:	e03a      	b.n	800649c <_printf_i+0xa8>
 8006426:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800642a:	2b15      	cmp	r3, #21
 800642c:	d8f6      	bhi.n	800641c <_printf_i+0x28>
 800642e:	a101      	add	r1, pc, #4	@ (adr r1, 8006434 <_printf_i+0x40>)
 8006430:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006434:	0800648d 	.word	0x0800648d
 8006438:	080064a1 	.word	0x080064a1
 800643c:	0800641d 	.word	0x0800641d
 8006440:	0800641d 	.word	0x0800641d
 8006444:	0800641d 	.word	0x0800641d
 8006448:	0800641d 	.word	0x0800641d
 800644c:	080064a1 	.word	0x080064a1
 8006450:	0800641d 	.word	0x0800641d
 8006454:	0800641d 	.word	0x0800641d
 8006458:	0800641d 	.word	0x0800641d
 800645c:	0800641d 	.word	0x0800641d
 8006460:	080065a1 	.word	0x080065a1
 8006464:	080064cb 	.word	0x080064cb
 8006468:	0800655b 	.word	0x0800655b
 800646c:	0800641d 	.word	0x0800641d
 8006470:	0800641d 	.word	0x0800641d
 8006474:	080065c3 	.word	0x080065c3
 8006478:	0800641d 	.word	0x0800641d
 800647c:	080064cb 	.word	0x080064cb
 8006480:	0800641d 	.word	0x0800641d
 8006484:	0800641d 	.word	0x0800641d
 8006488:	08006563 	.word	0x08006563
 800648c:	6833      	ldr	r3, [r6, #0]
 800648e:	1d1a      	adds	r2, r3, #4
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	6032      	str	r2, [r6, #0]
 8006494:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006498:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800649c:	2301      	movs	r3, #1
 800649e:	e09d      	b.n	80065dc <_printf_i+0x1e8>
 80064a0:	6833      	ldr	r3, [r6, #0]
 80064a2:	6820      	ldr	r0, [r4, #0]
 80064a4:	1d19      	adds	r1, r3, #4
 80064a6:	6031      	str	r1, [r6, #0]
 80064a8:	0606      	lsls	r6, r0, #24
 80064aa:	d501      	bpl.n	80064b0 <_printf_i+0xbc>
 80064ac:	681d      	ldr	r5, [r3, #0]
 80064ae:	e003      	b.n	80064b8 <_printf_i+0xc4>
 80064b0:	0645      	lsls	r5, r0, #25
 80064b2:	d5fb      	bpl.n	80064ac <_printf_i+0xb8>
 80064b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064b8:	2d00      	cmp	r5, #0
 80064ba:	da03      	bge.n	80064c4 <_printf_i+0xd0>
 80064bc:	232d      	movs	r3, #45	@ 0x2d
 80064be:	426d      	negs	r5, r5
 80064c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064c4:	4859      	ldr	r0, [pc, #356]	@ (800662c <_printf_i+0x238>)
 80064c6:	230a      	movs	r3, #10
 80064c8:	e011      	b.n	80064ee <_printf_i+0xfa>
 80064ca:	6821      	ldr	r1, [r4, #0]
 80064cc:	6833      	ldr	r3, [r6, #0]
 80064ce:	0608      	lsls	r0, r1, #24
 80064d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80064d4:	d402      	bmi.n	80064dc <_printf_i+0xe8>
 80064d6:	0649      	lsls	r1, r1, #25
 80064d8:	bf48      	it	mi
 80064da:	b2ad      	uxthmi	r5, r5
 80064dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80064de:	4853      	ldr	r0, [pc, #332]	@ (800662c <_printf_i+0x238>)
 80064e0:	6033      	str	r3, [r6, #0]
 80064e2:	bf14      	ite	ne
 80064e4:	230a      	movne	r3, #10
 80064e6:	2308      	moveq	r3, #8
 80064e8:	2100      	movs	r1, #0
 80064ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064ee:	6866      	ldr	r6, [r4, #4]
 80064f0:	60a6      	str	r6, [r4, #8]
 80064f2:	2e00      	cmp	r6, #0
 80064f4:	bfa2      	ittt	ge
 80064f6:	6821      	ldrge	r1, [r4, #0]
 80064f8:	f021 0104 	bicge.w	r1, r1, #4
 80064fc:	6021      	strge	r1, [r4, #0]
 80064fe:	b90d      	cbnz	r5, 8006504 <_printf_i+0x110>
 8006500:	2e00      	cmp	r6, #0
 8006502:	d04b      	beq.n	800659c <_printf_i+0x1a8>
 8006504:	4616      	mov	r6, r2
 8006506:	fbb5 f1f3 	udiv	r1, r5, r3
 800650a:	fb03 5711 	mls	r7, r3, r1, r5
 800650e:	5dc7      	ldrb	r7, [r0, r7]
 8006510:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006514:	462f      	mov	r7, r5
 8006516:	42bb      	cmp	r3, r7
 8006518:	460d      	mov	r5, r1
 800651a:	d9f4      	bls.n	8006506 <_printf_i+0x112>
 800651c:	2b08      	cmp	r3, #8
 800651e:	d10b      	bne.n	8006538 <_printf_i+0x144>
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	07df      	lsls	r7, r3, #31
 8006524:	d508      	bpl.n	8006538 <_printf_i+0x144>
 8006526:	6923      	ldr	r3, [r4, #16]
 8006528:	6861      	ldr	r1, [r4, #4]
 800652a:	4299      	cmp	r1, r3
 800652c:	bfde      	ittt	le
 800652e:	2330      	movle	r3, #48	@ 0x30
 8006530:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006534:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006538:	1b92      	subs	r2, r2, r6
 800653a:	6122      	str	r2, [r4, #16]
 800653c:	f8cd a000 	str.w	sl, [sp]
 8006540:	464b      	mov	r3, r9
 8006542:	aa03      	add	r2, sp, #12
 8006544:	4621      	mov	r1, r4
 8006546:	4640      	mov	r0, r8
 8006548:	f7ff fee6 	bl	8006318 <_printf_common>
 800654c:	3001      	adds	r0, #1
 800654e:	d14a      	bne.n	80065e6 <_printf_i+0x1f2>
 8006550:	f04f 30ff 	mov.w	r0, #4294967295
 8006554:	b004      	add	sp, #16
 8006556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	f043 0320 	orr.w	r3, r3, #32
 8006560:	6023      	str	r3, [r4, #0]
 8006562:	4833      	ldr	r0, [pc, #204]	@ (8006630 <_printf_i+0x23c>)
 8006564:	2778      	movs	r7, #120	@ 0x78
 8006566:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	6831      	ldr	r1, [r6, #0]
 800656e:	061f      	lsls	r7, r3, #24
 8006570:	f851 5b04 	ldr.w	r5, [r1], #4
 8006574:	d402      	bmi.n	800657c <_printf_i+0x188>
 8006576:	065f      	lsls	r7, r3, #25
 8006578:	bf48      	it	mi
 800657a:	b2ad      	uxthmi	r5, r5
 800657c:	6031      	str	r1, [r6, #0]
 800657e:	07d9      	lsls	r1, r3, #31
 8006580:	bf44      	itt	mi
 8006582:	f043 0320 	orrmi.w	r3, r3, #32
 8006586:	6023      	strmi	r3, [r4, #0]
 8006588:	b11d      	cbz	r5, 8006592 <_printf_i+0x19e>
 800658a:	2310      	movs	r3, #16
 800658c:	e7ac      	b.n	80064e8 <_printf_i+0xf4>
 800658e:	4827      	ldr	r0, [pc, #156]	@ (800662c <_printf_i+0x238>)
 8006590:	e7e9      	b.n	8006566 <_printf_i+0x172>
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	f023 0320 	bic.w	r3, r3, #32
 8006598:	6023      	str	r3, [r4, #0]
 800659a:	e7f6      	b.n	800658a <_printf_i+0x196>
 800659c:	4616      	mov	r6, r2
 800659e:	e7bd      	b.n	800651c <_printf_i+0x128>
 80065a0:	6833      	ldr	r3, [r6, #0]
 80065a2:	6825      	ldr	r5, [r4, #0]
 80065a4:	6961      	ldr	r1, [r4, #20]
 80065a6:	1d18      	adds	r0, r3, #4
 80065a8:	6030      	str	r0, [r6, #0]
 80065aa:	062e      	lsls	r6, r5, #24
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	d501      	bpl.n	80065b4 <_printf_i+0x1c0>
 80065b0:	6019      	str	r1, [r3, #0]
 80065b2:	e002      	b.n	80065ba <_printf_i+0x1c6>
 80065b4:	0668      	lsls	r0, r5, #25
 80065b6:	d5fb      	bpl.n	80065b0 <_printf_i+0x1bc>
 80065b8:	8019      	strh	r1, [r3, #0]
 80065ba:	2300      	movs	r3, #0
 80065bc:	6123      	str	r3, [r4, #16]
 80065be:	4616      	mov	r6, r2
 80065c0:	e7bc      	b.n	800653c <_printf_i+0x148>
 80065c2:	6833      	ldr	r3, [r6, #0]
 80065c4:	1d1a      	adds	r2, r3, #4
 80065c6:	6032      	str	r2, [r6, #0]
 80065c8:	681e      	ldr	r6, [r3, #0]
 80065ca:	6862      	ldr	r2, [r4, #4]
 80065cc:	2100      	movs	r1, #0
 80065ce:	4630      	mov	r0, r6
 80065d0:	f7f9 fdfe 	bl	80001d0 <memchr>
 80065d4:	b108      	cbz	r0, 80065da <_printf_i+0x1e6>
 80065d6:	1b80      	subs	r0, r0, r6
 80065d8:	6060      	str	r0, [r4, #4]
 80065da:	6863      	ldr	r3, [r4, #4]
 80065dc:	6123      	str	r3, [r4, #16]
 80065de:	2300      	movs	r3, #0
 80065e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065e4:	e7aa      	b.n	800653c <_printf_i+0x148>
 80065e6:	6923      	ldr	r3, [r4, #16]
 80065e8:	4632      	mov	r2, r6
 80065ea:	4649      	mov	r1, r9
 80065ec:	4640      	mov	r0, r8
 80065ee:	47d0      	blx	sl
 80065f0:	3001      	adds	r0, #1
 80065f2:	d0ad      	beq.n	8006550 <_printf_i+0x15c>
 80065f4:	6823      	ldr	r3, [r4, #0]
 80065f6:	079b      	lsls	r3, r3, #30
 80065f8:	d413      	bmi.n	8006622 <_printf_i+0x22e>
 80065fa:	68e0      	ldr	r0, [r4, #12]
 80065fc:	9b03      	ldr	r3, [sp, #12]
 80065fe:	4298      	cmp	r0, r3
 8006600:	bfb8      	it	lt
 8006602:	4618      	movlt	r0, r3
 8006604:	e7a6      	b.n	8006554 <_printf_i+0x160>
 8006606:	2301      	movs	r3, #1
 8006608:	4632      	mov	r2, r6
 800660a:	4649      	mov	r1, r9
 800660c:	4640      	mov	r0, r8
 800660e:	47d0      	blx	sl
 8006610:	3001      	adds	r0, #1
 8006612:	d09d      	beq.n	8006550 <_printf_i+0x15c>
 8006614:	3501      	adds	r5, #1
 8006616:	68e3      	ldr	r3, [r4, #12]
 8006618:	9903      	ldr	r1, [sp, #12]
 800661a:	1a5b      	subs	r3, r3, r1
 800661c:	42ab      	cmp	r3, r5
 800661e:	dcf2      	bgt.n	8006606 <_printf_i+0x212>
 8006620:	e7eb      	b.n	80065fa <_printf_i+0x206>
 8006622:	2500      	movs	r5, #0
 8006624:	f104 0619 	add.w	r6, r4, #25
 8006628:	e7f5      	b.n	8006616 <_printf_i+0x222>
 800662a:	bf00      	nop
 800662c:	080086fe 	.word	0x080086fe
 8006630:	0800870f 	.word	0x0800870f

08006634 <std>:
 8006634:	2300      	movs	r3, #0
 8006636:	b510      	push	{r4, lr}
 8006638:	4604      	mov	r4, r0
 800663a:	e9c0 3300 	strd	r3, r3, [r0]
 800663e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006642:	6083      	str	r3, [r0, #8]
 8006644:	8181      	strh	r1, [r0, #12]
 8006646:	6643      	str	r3, [r0, #100]	@ 0x64
 8006648:	81c2      	strh	r2, [r0, #14]
 800664a:	6183      	str	r3, [r0, #24]
 800664c:	4619      	mov	r1, r3
 800664e:	2208      	movs	r2, #8
 8006650:	305c      	adds	r0, #92	@ 0x5c
 8006652:	f000 f8f4 	bl	800683e <memset>
 8006656:	4b0d      	ldr	r3, [pc, #52]	@ (800668c <std+0x58>)
 8006658:	6263      	str	r3, [r4, #36]	@ 0x24
 800665a:	4b0d      	ldr	r3, [pc, #52]	@ (8006690 <std+0x5c>)
 800665c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800665e:	4b0d      	ldr	r3, [pc, #52]	@ (8006694 <std+0x60>)
 8006660:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006662:	4b0d      	ldr	r3, [pc, #52]	@ (8006698 <std+0x64>)
 8006664:	6323      	str	r3, [r4, #48]	@ 0x30
 8006666:	4b0d      	ldr	r3, [pc, #52]	@ (800669c <std+0x68>)
 8006668:	6224      	str	r4, [r4, #32]
 800666a:	429c      	cmp	r4, r3
 800666c:	d006      	beq.n	800667c <std+0x48>
 800666e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006672:	4294      	cmp	r4, r2
 8006674:	d002      	beq.n	800667c <std+0x48>
 8006676:	33d0      	adds	r3, #208	@ 0xd0
 8006678:	429c      	cmp	r4, r3
 800667a:	d105      	bne.n	8006688 <std+0x54>
 800667c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006684:	f000 b958 	b.w	8006938 <__retarget_lock_init_recursive>
 8006688:	bd10      	pop	{r4, pc}
 800668a:	bf00      	nop
 800668c:	080067b9 	.word	0x080067b9
 8006690:	080067db 	.word	0x080067db
 8006694:	08006813 	.word	0x08006813
 8006698:	08006837 	.word	0x08006837
 800669c:	20000320 	.word	0x20000320

080066a0 <stdio_exit_handler>:
 80066a0:	4a02      	ldr	r2, [pc, #8]	@ (80066ac <stdio_exit_handler+0xc>)
 80066a2:	4903      	ldr	r1, [pc, #12]	@ (80066b0 <stdio_exit_handler+0x10>)
 80066a4:	4803      	ldr	r0, [pc, #12]	@ (80066b4 <stdio_exit_handler+0x14>)
 80066a6:	f000 b869 	b.w	800677c <_fwalk_sglue>
 80066aa:	bf00      	nop
 80066ac:	2000000c 	.word	0x2000000c
 80066b0:	08007fe5 	.word	0x08007fe5
 80066b4:	2000001c 	.word	0x2000001c

080066b8 <cleanup_stdio>:
 80066b8:	6841      	ldr	r1, [r0, #4]
 80066ba:	4b0c      	ldr	r3, [pc, #48]	@ (80066ec <cleanup_stdio+0x34>)
 80066bc:	4299      	cmp	r1, r3
 80066be:	b510      	push	{r4, lr}
 80066c0:	4604      	mov	r4, r0
 80066c2:	d001      	beq.n	80066c8 <cleanup_stdio+0x10>
 80066c4:	f001 fc8e 	bl	8007fe4 <_fflush_r>
 80066c8:	68a1      	ldr	r1, [r4, #8]
 80066ca:	4b09      	ldr	r3, [pc, #36]	@ (80066f0 <cleanup_stdio+0x38>)
 80066cc:	4299      	cmp	r1, r3
 80066ce:	d002      	beq.n	80066d6 <cleanup_stdio+0x1e>
 80066d0:	4620      	mov	r0, r4
 80066d2:	f001 fc87 	bl	8007fe4 <_fflush_r>
 80066d6:	68e1      	ldr	r1, [r4, #12]
 80066d8:	4b06      	ldr	r3, [pc, #24]	@ (80066f4 <cleanup_stdio+0x3c>)
 80066da:	4299      	cmp	r1, r3
 80066dc:	d004      	beq.n	80066e8 <cleanup_stdio+0x30>
 80066de:	4620      	mov	r0, r4
 80066e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066e4:	f001 bc7e 	b.w	8007fe4 <_fflush_r>
 80066e8:	bd10      	pop	{r4, pc}
 80066ea:	bf00      	nop
 80066ec:	20000320 	.word	0x20000320
 80066f0:	20000388 	.word	0x20000388
 80066f4:	200003f0 	.word	0x200003f0

080066f8 <global_stdio_init.part.0>:
 80066f8:	b510      	push	{r4, lr}
 80066fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006728 <global_stdio_init.part.0+0x30>)
 80066fc:	4c0b      	ldr	r4, [pc, #44]	@ (800672c <global_stdio_init.part.0+0x34>)
 80066fe:	4a0c      	ldr	r2, [pc, #48]	@ (8006730 <global_stdio_init.part.0+0x38>)
 8006700:	601a      	str	r2, [r3, #0]
 8006702:	4620      	mov	r0, r4
 8006704:	2200      	movs	r2, #0
 8006706:	2104      	movs	r1, #4
 8006708:	f7ff ff94 	bl	8006634 <std>
 800670c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006710:	2201      	movs	r2, #1
 8006712:	2109      	movs	r1, #9
 8006714:	f7ff ff8e 	bl	8006634 <std>
 8006718:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800671c:	2202      	movs	r2, #2
 800671e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006722:	2112      	movs	r1, #18
 8006724:	f7ff bf86 	b.w	8006634 <std>
 8006728:	20000458 	.word	0x20000458
 800672c:	20000320 	.word	0x20000320
 8006730:	080066a1 	.word	0x080066a1

08006734 <__sfp_lock_acquire>:
 8006734:	4801      	ldr	r0, [pc, #4]	@ (800673c <__sfp_lock_acquire+0x8>)
 8006736:	f000 b900 	b.w	800693a <__retarget_lock_acquire_recursive>
 800673a:	bf00      	nop
 800673c:	20000461 	.word	0x20000461

08006740 <__sfp_lock_release>:
 8006740:	4801      	ldr	r0, [pc, #4]	@ (8006748 <__sfp_lock_release+0x8>)
 8006742:	f000 b8fb 	b.w	800693c <__retarget_lock_release_recursive>
 8006746:	bf00      	nop
 8006748:	20000461 	.word	0x20000461

0800674c <__sinit>:
 800674c:	b510      	push	{r4, lr}
 800674e:	4604      	mov	r4, r0
 8006750:	f7ff fff0 	bl	8006734 <__sfp_lock_acquire>
 8006754:	6a23      	ldr	r3, [r4, #32]
 8006756:	b11b      	cbz	r3, 8006760 <__sinit+0x14>
 8006758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800675c:	f7ff bff0 	b.w	8006740 <__sfp_lock_release>
 8006760:	4b04      	ldr	r3, [pc, #16]	@ (8006774 <__sinit+0x28>)
 8006762:	6223      	str	r3, [r4, #32]
 8006764:	4b04      	ldr	r3, [pc, #16]	@ (8006778 <__sinit+0x2c>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1f5      	bne.n	8006758 <__sinit+0xc>
 800676c:	f7ff ffc4 	bl	80066f8 <global_stdio_init.part.0>
 8006770:	e7f2      	b.n	8006758 <__sinit+0xc>
 8006772:	bf00      	nop
 8006774:	080066b9 	.word	0x080066b9
 8006778:	20000458 	.word	0x20000458

0800677c <_fwalk_sglue>:
 800677c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006780:	4607      	mov	r7, r0
 8006782:	4688      	mov	r8, r1
 8006784:	4614      	mov	r4, r2
 8006786:	2600      	movs	r6, #0
 8006788:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800678c:	f1b9 0901 	subs.w	r9, r9, #1
 8006790:	d505      	bpl.n	800679e <_fwalk_sglue+0x22>
 8006792:	6824      	ldr	r4, [r4, #0]
 8006794:	2c00      	cmp	r4, #0
 8006796:	d1f7      	bne.n	8006788 <_fwalk_sglue+0xc>
 8006798:	4630      	mov	r0, r6
 800679a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800679e:	89ab      	ldrh	r3, [r5, #12]
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d907      	bls.n	80067b4 <_fwalk_sglue+0x38>
 80067a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067a8:	3301      	adds	r3, #1
 80067aa:	d003      	beq.n	80067b4 <_fwalk_sglue+0x38>
 80067ac:	4629      	mov	r1, r5
 80067ae:	4638      	mov	r0, r7
 80067b0:	47c0      	blx	r8
 80067b2:	4306      	orrs	r6, r0
 80067b4:	3568      	adds	r5, #104	@ 0x68
 80067b6:	e7e9      	b.n	800678c <_fwalk_sglue+0x10>

080067b8 <__sread>:
 80067b8:	b510      	push	{r4, lr}
 80067ba:	460c      	mov	r4, r1
 80067bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067c0:	f000 f86c 	bl	800689c <_read_r>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	bfab      	itete	ge
 80067c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067ca:	89a3      	ldrhlt	r3, [r4, #12]
 80067cc:	181b      	addge	r3, r3, r0
 80067ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067d2:	bfac      	ite	ge
 80067d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067d6:	81a3      	strhlt	r3, [r4, #12]
 80067d8:	bd10      	pop	{r4, pc}

080067da <__swrite>:
 80067da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067de:	461f      	mov	r7, r3
 80067e0:	898b      	ldrh	r3, [r1, #12]
 80067e2:	05db      	lsls	r3, r3, #23
 80067e4:	4605      	mov	r5, r0
 80067e6:	460c      	mov	r4, r1
 80067e8:	4616      	mov	r6, r2
 80067ea:	d505      	bpl.n	80067f8 <__swrite+0x1e>
 80067ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067f0:	2302      	movs	r3, #2
 80067f2:	2200      	movs	r2, #0
 80067f4:	f000 f840 	bl	8006878 <_lseek_r>
 80067f8:	89a3      	ldrh	r3, [r4, #12]
 80067fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006802:	81a3      	strh	r3, [r4, #12]
 8006804:	4632      	mov	r2, r6
 8006806:	463b      	mov	r3, r7
 8006808:	4628      	mov	r0, r5
 800680a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800680e:	f000 b857 	b.w	80068c0 <_write_r>

08006812 <__sseek>:
 8006812:	b510      	push	{r4, lr}
 8006814:	460c      	mov	r4, r1
 8006816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681a:	f000 f82d 	bl	8006878 <_lseek_r>
 800681e:	1c43      	adds	r3, r0, #1
 8006820:	89a3      	ldrh	r3, [r4, #12]
 8006822:	bf15      	itete	ne
 8006824:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006826:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800682a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800682e:	81a3      	strheq	r3, [r4, #12]
 8006830:	bf18      	it	ne
 8006832:	81a3      	strhne	r3, [r4, #12]
 8006834:	bd10      	pop	{r4, pc}

08006836 <__sclose>:
 8006836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800683a:	f000 b80d 	b.w	8006858 <_close_r>

0800683e <memset>:
 800683e:	4402      	add	r2, r0
 8006840:	4603      	mov	r3, r0
 8006842:	4293      	cmp	r3, r2
 8006844:	d100      	bne.n	8006848 <memset+0xa>
 8006846:	4770      	bx	lr
 8006848:	f803 1b01 	strb.w	r1, [r3], #1
 800684c:	e7f9      	b.n	8006842 <memset+0x4>
	...

08006850 <_localeconv_r>:
 8006850:	4800      	ldr	r0, [pc, #0]	@ (8006854 <_localeconv_r+0x4>)
 8006852:	4770      	bx	lr
 8006854:	20000158 	.word	0x20000158

08006858 <_close_r>:
 8006858:	b538      	push	{r3, r4, r5, lr}
 800685a:	4d06      	ldr	r5, [pc, #24]	@ (8006874 <_close_r+0x1c>)
 800685c:	2300      	movs	r3, #0
 800685e:	4604      	mov	r4, r0
 8006860:	4608      	mov	r0, r1
 8006862:	602b      	str	r3, [r5, #0]
 8006864:	f7fa fe0a 	bl	800147c <_close>
 8006868:	1c43      	adds	r3, r0, #1
 800686a:	d102      	bne.n	8006872 <_close_r+0x1a>
 800686c:	682b      	ldr	r3, [r5, #0]
 800686e:	b103      	cbz	r3, 8006872 <_close_r+0x1a>
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	bd38      	pop	{r3, r4, r5, pc}
 8006874:	2000045c 	.word	0x2000045c

08006878 <_lseek_r>:
 8006878:	b538      	push	{r3, r4, r5, lr}
 800687a:	4d07      	ldr	r5, [pc, #28]	@ (8006898 <_lseek_r+0x20>)
 800687c:	4604      	mov	r4, r0
 800687e:	4608      	mov	r0, r1
 8006880:	4611      	mov	r1, r2
 8006882:	2200      	movs	r2, #0
 8006884:	602a      	str	r2, [r5, #0]
 8006886:	461a      	mov	r2, r3
 8006888:	f7fa fe1f 	bl	80014ca <_lseek>
 800688c:	1c43      	adds	r3, r0, #1
 800688e:	d102      	bne.n	8006896 <_lseek_r+0x1e>
 8006890:	682b      	ldr	r3, [r5, #0]
 8006892:	b103      	cbz	r3, 8006896 <_lseek_r+0x1e>
 8006894:	6023      	str	r3, [r4, #0]
 8006896:	bd38      	pop	{r3, r4, r5, pc}
 8006898:	2000045c 	.word	0x2000045c

0800689c <_read_r>:
 800689c:	b538      	push	{r3, r4, r5, lr}
 800689e:	4d07      	ldr	r5, [pc, #28]	@ (80068bc <_read_r+0x20>)
 80068a0:	4604      	mov	r4, r0
 80068a2:	4608      	mov	r0, r1
 80068a4:	4611      	mov	r1, r2
 80068a6:	2200      	movs	r2, #0
 80068a8:	602a      	str	r2, [r5, #0]
 80068aa:	461a      	mov	r2, r3
 80068ac:	f7fa fdad 	bl	800140a <_read>
 80068b0:	1c43      	adds	r3, r0, #1
 80068b2:	d102      	bne.n	80068ba <_read_r+0x1e>
 80068b4:	682b      	ldr	r3, [r5, #0]
 80068b6:	b103      	cbz	r3, 80068ba <_read_r+0x1e>
 80068b8:	6023      	str	r3, [r4, #0]
 80068ba:	bd38      	pop	{r3, r4, r5, pc}
 80068bc:	2000045c 	.word	0x2000045c

080068c0 <_write_r>:
 80068c0:	b538      	push	{r3, r4, r5, lr}
 80068c2:	4d07      	ldr	r5, [pc, #28]	@ (80068e0 <_write_r+0x20>)
 80068c4:	4604      	mov	r4, r0
 80068c6:	4608      	mov	r0, r1
 80068c8:	4611      	mov	r1, r2
 80068ca:	2200      	movs	r2, #0
 80068cc:	602a      	str	r2, [r5, #0]
 80068ce:	461a      	mov	r2, r3
 80068d0:	f7fa fdb8 	bl	8001444 <_write>
 80068d4:	1c43      	adds	r3, r0, #1
 80068d6:	d102      	bne.n	80068de <_write_r+0x1e>
 80068d8:	682b      	ldr	r3, [r5, #0]
 80068da:	b103      	cbz	r3, 80068de <_write_r+0x1e>
 80068dc:	6023      	str	r3, [r4, #0]
 80068de:	bd38      	pop	{r3, r4, r5, pc}
 80068e0:	2000045c 	.word	0x2000045c

080068e4 <__errno>:
 80068e4:	4b01      	ldr	r3, [pc, #4]	@ (80068ec <__errno+0x8>)
 80068e6:	6818      	ldr	r0, [r3, #0]
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop
 80068ec:	20000018 	.word	0x20000018

080068f0 <__libc_init_array>:
 80068f0:	b570      	push	{r4, r5, r6, lr}
 80068f2:	4d0d      	ldr	r5, [pc, #52]	@ (8006928 <__libc_init_array+0x38>)
 80068f4:	4c0d      	ldr	r4, [pc, #52]	@ (800692c <__libc_init_array+0x3c>)
 80068f6:	1b64      	subs	r4, r4, r5
 80068f8:	10a4      	asrs	r4, r4, #2
 80068fa:	2600      	movs	r6, #0
 80068fc:	42a6      	cmp	r6, r4
 80068fe:	d109      	bne.n	8006914 <__libc_init_array+0x24>
 8006900:	4d0b      	ldr	r5, [pc, #44]	@ (8006930 <__libc_init_array+0x40>)
 8006902:	4c0c      	ldr	r4, [pc, #48]	@ (8006934 <__libc_init_array+0x44>)
 8006904:	f001 febc 	bl	8008680 <_init>
 8006908:	1b64      	subs	r4, r4, r5
 800690a:	10a4      	asrs	r4, r4, #2
 800690c:	2600      	movs	r6, #0
 800690e:	42a6      	cmp	r6, r4
 8006910:	d105      	bne.n	800691e <__libc_init_array+0x2e>
 8006912:	bd70      	pop	{r4, r5, r6, pc}
 8006914:	f855 3b04 	ldr.w	r3, [r5], #4
 8006918:	4798      	blx	r3
 800691a:	3601      	adds	r6, #1
 800691c:	e7ee      	b.n	80068fc <__libc_init_array+0xc>
 800691e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006922:	4798      	blx	r3
 8006924:	3601      	adds	r6, #1
 8006926:	e7f2      	b.n	800690e <__libc_init_array+0x1e>
 8006928:	08008a68 	.word	0x08008a68
 800692c:	08008a68 	.word	0x08008a68
 8006930:	08008a68 	.word	0x08008a68
 8006934:	08008a6c 	.word	0x08008a6c

08006938 <__retarget_lock_init_recursive>:
 8006938:	4770      	bx	lr

0800693a <__retarget_lock_acquire_recursive>:
 800693a:	4770      	bx	lr

0800693c <__retarget_lock_release_recursive>:
 800693c:	4770      	bx	lr

0800693e <quorem>:
 800693e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006942:	6903      	ldr	r3, [r0, #16]
 8006944:	690c      	ldr	r4, [r1, #16]
 8006946:	42a3      	cmp	r3, r4
 8006948:	4607      	mov	r7, r0
 800694a:	db7e      	blt.n	8006a4a <quorem+0x10c>
 800694c:	3c01      	subs	r4, #1
 800694e:	f101 0814 	add.w	r8, r1, #20
 8006952:	00a3      	lsls	r3, r4, #2
 8006954:	f100 0514 	add.w	r5, r0, #20
 8006958:	9300      	str	r3, [sp, #0]
 800695a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800695e:	9301      	str	r3, [sp, #4]
 8006960:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006964:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006968:	3301      	adds	r3, #1
 800696a:	429a      	cmp	r2, r3
 800696c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006970:	fbb2 f6f3 	udiv	r6, r2, r3
 8006974:	d32e      	bcc.n	80069d4 <quorem+0x96>
 8006976:	f04f 0a00 	mov.w	sl, #0
 800697a:	46c4      	mov	ip, r8
 800697c:	46ae      	mov	lr, r5
 800697e:	46d3      	mov	fp, sl
 8006980:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006984:	b298      	uxth	r0, r3
 8006986:	fb06 a000 	mla	r0, r6, r0, sl
 800698a:	0c02      	lsrs	r2, r0, #16
 800698c:	0c1b      	lsrs	r3, r3, #16
 800698e:	fb06 2303 	mla	r3, r6, r3, r2
 8006992:	f8de 2000 	ldr.w	r2, [lr]
 8006996:	b280      	uxth	r0, r0
 8006998:	b292      	uxth	r2, r2
 800699a:	1a12      	subs	r2, r2, r0
 800699c:	445a      	add	r2, fp
 800699e:	f8de 0000 	ldr.w	r0, [lr]
 80069a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80069ac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80069b0:	b292      	uxth	r2, r2
 80069b2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80069b6:	45e1      	cmp	r9, ip
 80069b8:	f84e 2b04 	str.w	r2, [lr], #4
 80069bc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80069c0:	d2de      	bcs.n	8006980 <quorem+0x42>
 80069c2:	9b00      	ldr	r3, [sp, #0]
 80069c4:	58eb      	ldr	r3, [r5, r3]
 80069c6:	b92b      	cbnz	r3, 80069d4 <quorem+0x96>
 80069c8:	9b01      	ldr	r3, [sp, #4]
 80069ca:	3b04      	subs	r3, #4
 80069cc:	429d      	cmp	r5, r3
 80069ce:	461a      	mov	r2, r3
 80069d0:	d32f      	bcc.n	8006a32 <quorem+0xf4>
 80069d2:	613c      	str	r4, [r7, #16]
 80069d4:	4638      	mov	r0, r7
 80069d6:	f001 f979 	bl	8007ccc <__mcmp>
 80069da:	2800      	cmp	r0, #0
 80069dc:	db25      	blt.n	8006a2a <quorem+0xec>
 80069de:	4629      	mov	r1, r5
 80069e0:	2000      	movs	r0, #0
 80069e2:	f858 2b04 	ldr.w	r2, [r8], #4
 80069e6:	f8d1 c000 	ldr.w	ip, [r1]
 80069ea:	fa1f fe82 	uxth.w	lr, r2
 80069ee:	fa1f f38c 	uxth.w	r3, ip
 80069f2:	eba3 030e 	sub.w	r3, r3, lr
 80069f6:	4403      	add	r3, r0
 80069f8:	0c12      	lsrs	r2, r2, #16
 80069fa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80069fe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a08:	45c1      	cmp	r9, r8
 8006a0a:	f841 3b04 	str.w	r3, [r1], #4
 8006a0e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a12:	d2e6      	bcs.n	80069e2 <quorem+0xa4>
 8006a14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a1c:	b922      	cbnz	r2, 8006a28 <quorem+0xea>
 8006a1e:	3b04      	subs	r3, #4
 8006a20:	429d      	cmp	r5, r3
 8006a22:	461a      	mov	r2, r3
 8006a24:	d30b      	bcc.n	8006a3e <quorem+0x100>
 8006a26:	613c      	str	r4, [r7, #16]
 8006a28:	3601      	adds	r6, #1
 8006a2a:	4630      	mov	r0, r6
 8006a2c:	b003      	add	sp, #12
 8006a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a32:	6812      	ldr	r2, [r2, #0]
 8006a34:	3b04      	subs	r3, #4
 8006a36:	2a00      	cmp	r2, #0
 8006a38:	d1cb      	bne.n	80069d2 <quorem+0x94>
 8006a3a:	3c01      	subs	r4, #1
 8006a3c:	e7c6      	b.n	80069cc <quorem+0x8e>
 8006a3e:	6812      	ldr	r2, [r2, #0]
 8006a40:	3b04      	subs	r3, #4
 8006a42:	2a00      	cmp	r2, #0
 8006a44:	d1ef      	bne.n	8006a26 <quorem+0xe8>
 8006a46:	3c01      	subs	r4, #1
 8006a48:	e7ea      	b.n	8006a20 <quorem+0xe2>
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	e7ee      	b.n	8006a2c <quorem+0xee>
	...

08006a50 <_dtoa_r>:
 8006a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a54:	69c7      	ldr	r7, [r0, #28]
 8006a56:	b099      	sub	sp, #100	@ 0x64
 8006a58:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006a5c:	ec55 4b10 	vmov	r4, r5, d0
 8006a60:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006a62:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a64:	4683      	mov	fp, r0
 8006a66:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a6a:	b97f      	cbnz	r7, 8006a8c <_dtoa_r+0x3c>
 8006a6c:	2010      	movs	r0, #16
 8006a6e:	f000 fdfd 	bl	800766c <malloc>
 8006a72:	4602      	mov	r2, r0
 8006a74:	f8cb 001c 	str.w	r0, [fp, #28]
 8006a78:	b920      	cbnz	r0, 8006a84 <_dtoa_r+0x34>
 8006a7a:	4ba7      	ldr	r3, [pc, #668]	@ (8006d18 <_dtoa_r+0x2c8>)
 8006a7c:	21ef      	movs	r1, #239	@ 0xef
 8006a7e:	48a7      	ldr	r0, [pc, #668]	@ (8006d1c <_dtoa_r+0x2cc>)
 8006a80:	f001 faf6 	bl	8008070 <__assert_func>
 8006a84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006a88:	6007      	str	r7, [r0, #0]
 8006a8a:	60c7      	str	r7, [r0, #12]
 8006a8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006a90:	6819      	ldr	r1, [r3, #0]
 8006a92:	b159      	cbz	r1, 8006aac <_dtoa_r+0x5c>
 8006a94:	685a      	ldr	r2, [r3, #4]
 8006a96:	604a      	str	r2, [r1, #4]
 8006a98:	2301      	movs	r3, #1
 8006a9a:	4093      	lsls	r3, r2
 8006a9c:	608b      	str	r3, [r1, #8]
 8006a9e:	4658      	mov	r0, fp
 8006aa0:	f000 feda 	bl	8007858 <_Bfree>
 8006aa4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	601a      	str	r2, [r3, #0]
 8006aac:	1e2b      	subs	r3, r5, #0
 8006aae:	bfb9      	ittee	lt
 8006ab0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006ab4:	9303      	strlt	r3, [sp, #12]
 8006ab6:	2300      	movge	r3, #0
 8006ab8:	6033      	strge	r3, [r6, #0]
 8006aba:	9f03      	ldr	r7, [sp, #12]
 8006abc:	4b98      	ldr	r3, [pc, #608]	@ (8006d20 <_dtoa_r+0x2d0>)
 8006abe:	bfbc      	itt	lt
 8006ac0:	2201      	movlt	r2, #1
 8006ac2:	6032      	strlt	r2, [r6, #0]
 8006ac4:	43bb      	bics	r3, r7
 8006ac6:	d112      	bne.n	8006aee <_dtoa_r+0x9e>
 8006ac8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006aca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ad4:	4323      	orrs	r3, r4
 8006ad6:	f000 854d 	beq.w	8007574 <_dtoa_r+0xb24>
 8006ada:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006adc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006d34 <_dtoa_r+0x2e4>
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	f000 854f 	beq.w	8007584 <_dtoa_r+0xb34>
 8006ae6:	f10a 0303 	add.w	r3, sl, #3
 8006aea:	f000 bd49 	b.w	8007580 <_dtoa_r+0xb30>
 8006aee:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006af2:	2200      	movs	r2, #0
 8006af4:	ec51 0b17 	vmov	r0, r1, d7
 8006af8:	2300      	movs	r3, #0
 8006afa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006afe:	f7f9 ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b02:	4680      	mov	r8, r0
 8006b04:	b158      	cbz	r0, 8006b1e <_dtoa_r+0xce>
 8006b06:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b08:	2301      	movs	r3, #1
 8006b0a:	6013      	str	r3, [r2, #0]
 8006b0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b0e:	b113      	cbz	r3, 8006b16 <_dtoa_r+0xc6>
 8006b10:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b12:	4b84      	ldr	r3, [pc, #528]	@ (8006d24 <_dtoa_r+0x2d4>)
 8006b14:	6013      	str	r3, [r2, #0]
 8006b16:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006d38 <_dtoa_r+0x2e8>
 8006b1a:	f000 bd33 	b.w	8007584 <_dtoa_r+0xb34>
 8006b1e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006b22:	aa16      	add	r2, sp, #88	@ 0x58
 8006b24:	a917      	add	r1, sp, #92	@ 0x5c
 8006b26:	4658      	mov	r0, fp
 8006b28:	f001 f980 	bl	8007e2c <__d2b>
 8006b2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006b30:	4681      	mov	r9, r0
 8006b32:	2e00      	cmp	r6, #0
 8006b34:	d077      	beq.n	8006c26 <_dtoa_r+0x1d6>
 8006b36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b38:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006b48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006b4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006b50:	4619      	mov	r1, r3
 8006b52:	2200      	movs	r2, #0
 8006b54:	4b74      	ldr	r3, [pc, #464]	@ (8006d28 <_dtoa_r+0x2d8>)
 8006b56:	f7f9 fb97 	bl	8000288 <__aeabi_dsub>
 8006b5a:	a369      	add	r3, pc, #420	@ (adr r3, 8006d00 <_dtoa_r+0x2b0>)
 8006b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b60:	f7f9 fd4a 	bl	80005f8 <__aeabi_dmul>
 8006b64:	a368      	add	r3, pc, #416	@ (adr r3, 8006d08 <_dtoa_r+0x2b8>)
 8006b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6a:	f7f9 fb8f 	bl	800028c <__adddf3>
 8006b6e:	4604      	mov	r4, r0
 8006b70:	4630      	mov	r0, r6
 8006b72:	460d      	mov	r5, r1
 8006b74:	f7f9 fcd6 	bl	8000524 <__aeabi_i2d>
 8006b78:	a365      	add	r3, pc, #404	@ (adr r3, 8006d10 <_dtoa_r+0x2c0>)
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	f7f9 fd3b 	bl	80005f8 <__aeabi_dmul>
 8006b82:	4602      	mov	r2, r0
 8006b84:	460b      	mov	r3, r1
 8006b86:	4620      	mov	r0, r4
 8006b88:	4629      	mov	r1, r5
 8006b8a:	f7f9 fb7f 	bl	800028c <__adddf3>
 8006b8e:	4604      	mov	r4, r0
 8006b90:	460d      	mov	r5, r1
 8006b92:	f7f9 ffe1 	bl	8000b58 <__aeabi_d2iz>
 8006b96:	2200      	movs	r2, #0
 8006b98:	4607      	mov	r7, r0
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	4629      	mov	r1, r5
 8006ba0:	f7f9 ff9c 	bl	8000adc <__aeabi_dcmplt>
 8006ba4:	b140      	cbz	r0, 8006bb8 <_dtoa_r+0x168>
 8006ba6:	4638      	mov	r0, r7
 8006ba8:	f7f9 fcbc 	bl	8000524 <__aeabi_i2d>
 8006bac:	4622      	mov	r2, r4
 8006bae:	462b      	mov	r3, r5
 8006bb0:	f7f9 ff8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bb4:	b900      	cbnz	r0, 8006bb8 <_dtoa_r+0x168>
 8006bb6:	3f01      	subs	r7, #1
 8006bb8:	2f16      	cmp	r7, #22
 8006bba:	d851      	bhi.n	8006c60 <_dtoa_r+0x210>
 8006bbc:	4b5b      	ldr	r3, [pc, #364]	@ (8006d2c <_dtoa_r+0x2dc>)
 8006bbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bca:	f7f9 ff87 	bl	8000adc <__aeabi_dcmplt>
 8006bce:	2800      	cmp	r0, #0
 8006bd0:	d048      	beq.n	8006c64 <_dtoa_r+0x214>
 8006bd2:	3f01      	subs	r7, #1
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	9312      	str	r3, [sp, #72]	@ 0x48
 8006bd8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006bda:	1b9b      	subs	r3, r3, r6
 8006bdc:	1e5a      	subs	r2, r3, #1
 8006bde:	bf44      	itt	mi
 8006be0:	f1c3 0801 	rsbmi	r8, r3, #1
 8006be4:	2300      	movmi	r3, #0
 8006be6:	9208      	str	r2, [sp, #32]
 8006be8:	bf54      	ite	pl
 8006bea:	f04f 0800 	movpl.w	r8, #0
 8006bee:	9308      	strmi	r3, [sp, #32]
 8006bf0:	2f00      	cmp	r7, #0
 8006bf2:	db39      	blt.n	8006c68 <_dtoa_r+0x218>
 8006bf4:	9b08      	ldr	r3, [sp, #32]
 8006bf6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006bf8:	443b      	add	r3, r7
 8006bfa:	9308      	str	r3, [sp, #32]
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c02:	2b09      	cmp	r3, #9
 8006c04:	d864      	bhi.n	8006cd0 <_dtoa_r+0x280>
 8006c06:	2b05      	cmp	r3, #5
 8006c08:	bfc4      	itt	gt
 8006c0a:	3b04      	subgt	r3, #4
 8006c0c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c10:	f1a3 0302 	sub.w	r3, r3, #2
 8006c14:	bfcc      	ite	gt
 8006c16:	2400      	movgt	r4, #0
 8006c18:	2401      	movle	r4, #1
 8006c1a:	2b03      	cmp	r3, #3
 8006c1c:	d863      	bhi.n	8006ce6 <_dtoa_r+0x296>
 8006c1e:	e8df f003 	tbb	[pc, r3]
 8006c22:	372a      	.short	0x372a
 8006c24:	5535      	.short	0x5535
 8006c26:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006c2a:	441e      	add	r6, r3
 8006c2c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006c30:	2b20      	cmp	r3, #32
 8006c32:	bfc1      	itttt	gt
 8006c34:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006c38:	409f      	lslgt	r7, r3
 8006c3a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006c3e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006c42:	bfd6      	itet	le
 8006c44:	f1c3 0320 	rsble	r3, r3, #32
 8006c48:	ea47 0003 	orrgt.w	r0, r7, r3
 8006c4c:	fa04 f003 	lslle.w	r0, r4, r3
 8006c50:	f7f9 fc58 	bl	8000504 <__aeabi_ui2d>
 8006c54:	2201      	movs	r2, #1
 8006c56:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006c5a:	3e01      	subs	r6, #1
 8006c5c:	9214      	str	r2, [sp, #80]	@ 0x50
 8006c5e:	e777      	b.n	8006b50 <_dtoa_r+0x100>
 8006c60:	2301      	movs	r3, #1
 8006c62:	e7b8      	b.n	8006bd6 <_dtoa_r+0x186>
 8006c64:	9012      	str	r0, [sp, #72]	@ 0x48
 8006c66:	e7b7      	b.n	8006bd8 <_dtoa_r+0x188>
 8006c68:	427b      	negs	r3, r7
 8006c6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	eba8 0807 	sub.w	r8, r8, r7
 8006c72:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006c74:	e7c4      	b.n	8006c00 <_dtoa_r+0x1b0>
 8006c76:	2300      	movs	r3, #0
 8006c78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	dc35      	bgt.n	8006cec <_dtoa_r+0x29c>
 8006c80:	2301      	movs	r3, #1
 8006c82:	9300      	str	r3, [sp, #0]
 8006c84:	9307      	str	r3, [sp, #28]
 8006c86:	461a      	mov	r2, r3
 8006c88:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c8a:	e00b      	b.n	8006ca4 <_dtoa_r+0x254>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e7f3      	b.n	8006c78 <_dtoa_r+0x228>
 8006c90:	2300      	movs	r3, #0
 8006c92:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c96:	18fb      	adds	r3, r7, r3
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	9307      	str	r3, [sp, #28]
 8006ca0:	bfb8      	it	lt
 8006ca2:	2301      	movlt	r3, #1
 8006ca4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006ca8:	2100      	movs	r1, #0
 8006caa:	2204      	movs	r2, #4
 8006cac:	f102 0514 	add.w	r5, r2, #20
 8006cb0:	429d      	cmp	r5, r3
 8006cb2:	d91f      	bls.n	8006cf4 <_dtoa_r+0x2a4>
 8006cb4:	6041      	str	r1, [r0, #4]
 8006cb6:	4658      	mov	r0, fp
 8006cb8:	f000 fd8e 	bl	80077d8 <_Balloc>
 8006cbc:	4682      	mov	sl, r0
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	d13c      	bne.n	8006d3c <_dtoa_r+0x2ec>
 8006cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8006d30 <_dtoa_r+0x2e0>)
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	f240 11af 	movw	r1, #431	@ 0x1af
 8006cca:	e6d8      	b.n	8006a7e <_dtoa_r+0x2e>
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e7e0      	b.n	8006c92 <_dtoa_r+0x242>
 8006cd0:	2401      	movs	r4, #1
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cd6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	9307      	str	r3, [sp, #28]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	2312      	movs	r3, #18
 8006ce4:	e7d0      	b.n	8006c88 <_dtoa_r+0x238>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cea:	e7f5      	b.n	8006cd8 <_dtoa_r+0x288>
 8006cec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cee:	9300      	str	r3, [sp, #0]
 8006cf0:	9307      	str	r3, [sp, #28]
 8006cf2:	e7d7      	b.n	8006ca4 <_dtoa_r+0x254>
 8006cf4:	3101      	adds	r1, #1
 8006cf6:	0052      	lsls	r2, r2, #1
 8006cf8:	e7d8      	b.n	8006cac <_dtoa_r+0x25c>
 8006cfa:	bf00      	nop
 8006cfc:	f3af 8000 	nop.w
 8006d00:	636f4361 	.word	0x636f4361
 8006d04:	3fd287a7 	.word	0x3fd287a7
 8006d08:	8b60c8b3 	.word	0x8b60c8b3
 8006d0c:	3fc68a28 	.word	0x3fc68a28
 8006d10:	509f79fb 	.word	0x509f79fb
 8006d14:	3fd34413 	.word	0x3fd34413
 8006d18:	0800872d 	.word	0x0800872d
 8006d1c:	08008744 	.word	0x08008744
 8006d20:	7ff00000 	.word	0x7ff00000
 8006d24:	080086fd 	.word	0x080086fd
 8006d28:	3ff80000 	.word	0x3ff80000
 8006d2c:	08008840 	.word	0x08008840
 8006d30:	0800879c 	.word	0x0800879c
 8006d34:	08008729 	.word	0x08008729
 8006d38:	080086fc 	.word	0x080086fc
 8006d3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006d40:	6018      	str	r0, [r3, #0]
 8006d42:	9b07      	ldr	r3, [sp, #28]
 8006d44:	2b0e      	cmp	r3, #14
 8006d46:	f200 80a4 	bhi.w	8006e92 <_dtoa_r+0x442>
 8006d4a:	2c00      	cmp	r4, #0
 8006d4c:	f000 80a1 	beq.w	8006e92 <_dtoa_r+0x442>
 8006d50:	2f00      	cmp	r7, #0
 8006d52:	dd33      	ble.n	8006dbc <_dtoa_r+0x36c>
 8006d54:	4bad      	ldr	r3, [pc, #692]	@ (800700c <_dtoa_r+0x5bc>)
 8006d56:	f007 020f 	and.w	r2, r7, #15
 8006d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d5e:	ed93 7b00 	vldr	d7, [r3]
 8006d62:	05f8      	lsls	r0, r7, #23
 8006d64:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006d68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006d6c:	d516      	bpl.n	8006d9c <_dtoa_r+0x34c>
 8006d6e:	4ba8      	ldr	r3, [pc, #672]	@ (8007010 <_dtoa_r+0x5c0>)
 8006d70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d78:	f7f9 fd68 	bl	800084c <__aeabi_ddiv>
 8006d7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d80:	f004 040f 	and.w	r4, r4, #15
 8006d84:	2603      	movs	r6, #3
 8006d86:	4da2      	ldr	r5, [pc, #648]	@ (8007010 <_dtoa_r+0x5c0>)
 8006d88:	b954      	cbnz	r4, 8006da0 <_dtoa_r+0x350>
 8006d8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d92:	f7f9 fd5b 	bl	800084c <__aeabi_ddiv>
 8006d96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d9a:	e028      	b.n	8006dee <_dtoa_r+0x39e>
 8006d9c:	2602      	movs	r6, #2
 8006d9e:	e7f2      	b.n	8006d86 <_dtoa_r+0x336>
 8006da0:	07e1      	lsls	r1, r4, #31
 8006da2:	d508      	bpl.n	8006db6 <_dtoa_r+0x366>
 8006da4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006da8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006dac:	f7f9 fc24 	bl	80005f8 <__aeabi_dmul>
 8006db0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006db4:	3601      	adds	r6, #1
 8006db6:	1064      	asrs	r4, r4, #1
 8006db8:	3508      	adds	r5, #8
 8006dba:	e7e5      	b.n	8006d88 <_dtoa_r+0x338>
 8006dbc:	f000 80d2 	beq.w	8006f64 <_dtoa_r+0x514>
 8006dc0:	427c      	negs	r4, r7
 8006dc2:	4b92      	ldr	r3, [pc, #584]	@ (800700c <_dtoa_r+0x5bc>)
 8006dc4:	4d92      	ldr	r5, [pc, #584]	@ (8007010 <_dtoa_r+0x5c0>)
 8006dc6:	f004 020f 	and.w	r2, r4, #15
 8006dca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dd6:	f7f9 fc0f 	bl	80005f8 <__aeabi_dmul>
 8006dda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dde:	1124      	asrs	r4, r4, #4
 8006de0:	2300      	movs	r3, #0
 8006de2:	2602      	movs	r6, #2
 8006de4:	2c00      	cmp	r4, #0
 8006de6:	f040 80b2 	bne.w	8006f4e <_dtoa_r+0x4fe>
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1d3      	bne.n	8006d96 <_dtoa_r+0x346>
 8006dee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006df0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f000 80b7 	beq.w	8006f68 <_dtoa_r+0x518>
 8006dfa:	4b86      	ldr	r3, [pc, #536]	@ (8007014 <_dtoa_r+0x5c4>)
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	4620      	mov	r0, r4
 8006e00:	4629      	mov	r1, r5
 8006e02:	f7f9 fe6b 	bl	8000adc <__aeabi_dcmplt>
 8006e06:	2800      	cmp	r0, #0
 8006e08:	f000 80ae 	beq.w	8006f68 <_dtoa_r+0x518>
 8006e0c:	9b07      	ldr	r3, [sp, #28]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	f000 80aa 	beq.w	8006f68 <_dtoa_r+0x518>
 8006e14:	9b00      	ldr	r3, [sp, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	dd37      	ble.n	8006e8a <_dtoa_r+0x43a>
 8006e1a:	1e7b      	subs	r3, r7, #1
 8006e1c:	9304      	str	r3, [sp, #16]
 8006e1e:	4620      	mov	r0, r4
 8006e20:	4b7d      	ldr	r3, [pc, #500]	@ (8007018 <_dtoa_r+0x5c8>)
 8006e22:	2200      	movs	r2, #0
 8006e24:	4629      	mov	r1, r5
 8006e26:	f7f9 fbe7 	bl	80005f8 <__aeabi_dmul>
 8006e2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e2e:	9c00      	ldr	r4, [sp, #0]
 8006e30:	3601      	adds	r6, #1
 8006e32:	4630      	mov	r0, r6
 8006e34:	f7f9 fb76 	bl	8000524 <__aeabi_i2d>
 8006e38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e3c:	f7f9 fbdc 	bl	80005f8 <__aeabi_dmul>
 8006e40:	4b76      	ldr	r3, [pc, #472]	@ (800701c <_dtoa_r+0x5cc>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	f7f9 fa22 	bl	800028c <__adddf3>
 8006e48:	4605      	mov	r5, r0
 8006e4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006e4e:	2c00      	cmp	r4, #0
 8006e50:	f040 808d 	bne.w	8006f6e <_dtoa_r+0x51e>
 8006e54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e58:	4b71      	ldr	r3, [pc, #452]	@ (8007020 <_dtoa_r+0x5d0>)
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f7f9 fa14 	bl	8000288 <__aeabi_dsub>
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e68:	462a      	mov	r2, r5
 8006e6a:	4633      	mov	r3, r6
 8006e6c:	f7f9 fe54 	bl	8000b18 <__aeabi_dcmpgt>
 8006e70:	2800      	cmp	r0, #0
 8006e72:	f040 828b 	bne.w	800738c <_dtoa_r+0x93c>
 8006e76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e7a:	462a      	mov	r2, r5
 8006e7c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006e80:	f7f9 fe2c 	bl	8000adc <__aeabi_dcmplt>
 8006e84:	2800      	cmp	r0, #0
 8006e86:	f040 8128 	bne.w	80070da <_dtoa_r+0x68a>
 8006e8a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006e8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006e92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f2c0 815a 	blt.w	800714e <_dtoa_r+0x6fe>
 8006e9a:	2f0e      	cmp	r7, #14
 8006e9c:	f300 8157 	bgt.w	800714e <_dtoa_r+0x6fe>
 8006ea0:	4b5a      	ldr	r3, [pc, #360]	@ (800700c <_dtoa_r+0x5bc>)
 8006ea2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ea6:	ed93 7b00 	vldr	d7, [r3]
 8006eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	ed8d 7b00 	vstr	d7, [sp]
 8006eb2:	da03      	bge.n	8006ebc <_dtoa_r+0x46c>
 8006eb4:	9b07      	ldr	r3, [sp, #28]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f340 8101 	ble.w	80070be <_dtoa_r+0x66e>
 8006ebc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ec0:	4656      	mov	r6, sl
 8006ec2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	4629      	mov	r1, r5
 8006eca:	f7f9 fcbf 	bl	800084c <__aeabi_ddiv>
 8006ece:	f7f9 fe43 	bl	8000b58 <__aeabi_d2iz>
 8006ed2:	4680      	mov	r8, r0
 8006ed4:	f7f9 fb26 	bl	8000524 <__aeabi_i2d>
 8006ed8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006edc:	f7f9 fb8c 	bl	80005f8 <__aeabi_dmul>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	460b      	mov	r3, r1
 8006ee4:	4620      	mov	r0, r4
 8006ee6:	4629      	mov	r1, r5
 8006ee8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006eec:	f7f9 f9cc 	bl	8000288 <__aeabi_dsub>
 8006ef0:	f806 4b01 	strb.w	r4, [r6], #1
 8006ef4:	9d07      	ldr	r5, [sp, #28]
 8006ef6:	eba6 040a 	sub.w	r4, r6, sl
 8006efa:	42a5      	cmp	r5, r4
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	f040 8117 	bne.w	8007132 <_dtoa_r+0x6e2>
 8006f04:	f7f9 f9c2 	bl	800028c <__adddf3>
 8006f08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f0c:	4604      	mov	r4, r0
 8006f0e:	460d      	mov	r5, r1
 8006f10:	f7f9 fe02 	bl	8000b18 <__aeabi_dcmpgt>
 8006f14:	2800      	cmp	r0, #0
 8006f16:	f040 80f9 	bne.w	800710c <_dtoa_r+0x6bc>
 8006f1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f1e:	4620      	mov	r0, r4
 8006f20:	4629      	mov	r1, r5
 8006f22:	f7f9 fdd1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f26:	b118      	cbz	r0, 8006f30 <_dtoa_r+0x4e0>
 8006f28:	f018 0f01 	tst.w	r8, #1
 8006f2c:	f040 80ee 	bne.w	800710c <_dtoa_r+0x6bc>
 8006f30:	4649      	mov	r1, r9
 8006f32:	4658      	mov	r0, fp
 8006f34:	f000 fc90 	bl	8007858 <_Bfree>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	7033      	strb	r3, [r6, #0]
 8006f3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f3e:	3701      	adds	r7, #1
 8006f40:	601f      	str	r7, [r3, #0]
 8006f42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f000 831d 	beq.w	8007584 <_dtoa_r+0xb34>
 8006f4a:	601e      	str	r6, [r3, #0]
 8006f4c:	e31a      	b.n	8007584 <_dtoa_r+0xb34>
 8006f4e:	07e2      	lsls	r2, r4, #31
 8006f50:	d505      	bpl.n	8006f5e <_dtoa_r+0x50e>
 8006f52:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f56:	f7f9 fb4f 	bl	80005f8 <__aeabi_dmul>
 8006f5a:	3601      	adds	r6, #1
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	1064      	asrs	r4, r4, #1
 8006f60:	3508      	adds	r5, #8
 8006f62:	e73f      	b.n	8006de4 <_dtoa_r+0x394>
 8006f64:	2602      	movs	r6, #2
 8006f66:	e742      	b.n	8006dee <_dtoa_r+0x39e>
 8006f68:	9c07      	ldr	r4, [sp, #28]
 8006f6a:	9704      	str	r7, [sp, #16]
 8006f6c:	e761      	b.n	8006e32 <_dtoa_r+0x3e2>
 8006f6e:	4b27      	ldr	r3, [pc, #156]	@ (800700c <_dtoa_r+0x5bc>)
 8006f70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f7a:	4454      	add	r4, sl
 8006f7c:	2900      	cmp	r1, #0
 8006f7e:	d053      	beq.n	8007028 <_dtoa_r+0x5d8>
 8006f80:	4928      	ldr	r1, [pc, #160]	@ (8007024 <_dtoa_r+0x5d4>)
 8006f82:	2000      	movs	r0, #0
 8006f84:	f7f9 fc62 	bl	800084c <__aeabi_ddiv>
 8006f88:	4633      	mov	r3, r6
 8006f8a:	462a      	mov	r2, r5
 8006f8c:	f7f9 f97c 	bl	8000288 <__aeabi_dsub>
 8006f90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f94:	4656      	mov	r6, sl
 8006f96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f9a:	f7f9 fddd 	bl	8000b58 <__aeabi_d2iz>
 8006f9e:	4605      	mov	r5, r0
 8006fa0:	f7f9 fac0 	bl	8000524 <__aeabi_i2d>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fac:	f7f9 f96c 	bl	8000288 <__aeabi_dsub>
 8006fb0:	3530      	adds	r5, #48	@ 0x30
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fba:	f806 5b01 	strb.w	r5, [r6], #1
 8006fbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fc2:	f7f9 fd8b 	bl	8000adc <__aeabi_dcmplt>
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	d171      	bne.n	80070ae <_dtoa_r+0x65e>
 8006fca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fce:	4911      	ldr	r1, [pc, #68]	@ (8007014 <_dtoa_r+0x5c4>)
 8006fd0:	2000      	movs	r0, #0
 8006fd2:	f7f9 f959 	bl	8000288 <__aeabi_dsub>
 8006fd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fda:	f7f9 fd7f 	bl	8000adc <__aeabi_dcmplt>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	f040 8095 	bne.w	800710e <_dtoa_r+0x6be>
 8006fe4:	42a6      	cmp	r6, r4
 8006fe6:	f43f af50 	beq.w	8006e8a <_dtoa_r+0x43a>
 8006fea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006fee:	4b0a      	ldr	r3, [pc, #40]	@ (8007018 <_dtoa_r+0x5c8>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f7f9 fb01 	bl	80005f8 <__aeabi_dmul>
 8006ff6:	4b08      	ldr	r3, [pc, #32]	@ (8007018 <_dtoa_r+0x5c8>)
 8006ff8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007002:	f7f9 faf9 	bl	80005f8 <__aeabi_dmul>
 8007006:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800700a:	e7c4      	b.n	8006f96 <_dtoa_r+0x546>
 800700c:	08008840 	.word	0x08008840
 8007010:	08008818 	.word	0x08008818
 8007014:	3ff00000 	.word	0x3ff00000
 8007018:	40240000 	.word	0x40240000
 800701c:	401c0000 	.word	0x401c0000
 8007020:	40140000 	.word	0x40140000
 8007024:	3fe00000 	.word	0x3fe00000
 8007028:	4631      	mov	r1, r6
 800702a:	4628      	mov	r0, r5
 800702c:	f7f9 fae4 	bl	80005f8 <__aeabi_dmul>
 8007030:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007034:	9415      	str	r4, [sp, #84]	@ 0x54
 8007036:	4656      	mov	r6, sl
 8007038:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800703c:	f7f9 fd8c 	bl	8000b58 <__aeabi_d2iz>
 8007040:	4605      	mov	r5, r0
 8007042:	f7f9 fa6f 	bl	8000524 <__aeabi_i2d>
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800704e:	f7f9 f91b 	bl	8000288 <__aeabi_dsub>
 8007052:	3530      	adds	r5, #48	@ 0x30
 8007054:	f806 5b01 	strb.w	r5, [r6], #1
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	42a6      	cmp	r6, r4
 800705e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007062:	f04f 0200 	mov.w	r2, #0
 8007066:	d124      	bne.n	80070b2 <_dtoa_r+0x662>
 8007068:	4bac      	ldr	r3, [pc, #688]	@ (800731c <_dtoa_r+0x8cc>)
 800706a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800706e:	f7f9 f90d 	bl	800028c <__adddf3>
 8007072:	4602      	mov	r2, r0
 8007074:	460b      	mov	r3, r1
 8007076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800707a:	f7f9 fd4d 	bl	8000b18 <__aeabi_dcmpgt>
 800707e:	2800      	cmp	r0, #0
 8007080:	d145      	bne.n	800710e <_dtoa_r+0x6be>
 8007082:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007086:	49a5      	ldr	r1, [pc, #660]	@ (800731c <_dtoa_r+0x8cc>)
 8007088:	2000      	movs	r0, #0
 800708a:	f7f9 f8fd 	bl	8000288 <__aeabi_dsub>
 800708e:	4602      	mov	r2, r0
 8007090:	460b      	mov	r3, r1
 8007092:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007096:	f7f9 fd21 	bl	8000adc <__aeabi_dcmplt>
 800709a:	2800      	cmp	r0, #0
 800709c:	f43f aef5 	beq.w	8006e8a <_dtoa_r+0x43a>
 80070a0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80070a2:	1e73      	subs	r3, r6, #1
 80070a4:	9315      	str	r3, [sp, #84]	@ 0x54
 80070a6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80070aa:	2b30      	cmp	r3, #48	@ 0x30
 80070ac:	d0f8      	beq.n	80070a0 <_dtoa_r+0x650>
 80070ae:	9f04      	ldr	r7, [sp, #16]
 80070b0:	e73e      	b.n	8006f30 <_dtoa_r+0x4e0>
 80070b2:	4b9b      	ldr	r3, [pc, #620]	@ (8007320 <_dtoa_r+0x8d0>)
 80070b4:	f7f9 faa0 	bl	80005f8 <__aeabi_dmul>
 80070b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070bc:	e7bc      	b.n	8007038 <_dtoa_r+0x5e8>
 80070be:	d10c      	bne.n	80070da <_dtoa_r+0x68a>
 80070c0:	4b98      	ldr	r3, [pc, #608]	@ (8007324 <_dtoa_r+0x8d4>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070c8:	f7f9 fa96 	bl	80005f8 <__aeabi_dmul>
 80070cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070d0:	f7f9 fd18 	bl	8000b04 <__aeabi_dcmpge>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	f000 8157 	beq.w	8007388 <_dtoa_r+0x938>
 80070da:	2400      	movs	r4, #0
 80070dc:	4625      	mov	r5, r4
 80070de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070e0:	43db      	mvns	r3, r3
 80070e2:	9304      	str	r3, [sp, #16]
 80070e4:	4656      	mov	r6, sl
 80070e6:	2700      	movs	r7, #0
 80070e8:	4621      	mov	r1, r4
 80070ea:	4658      	mov	r0, fp
 80070ec:	f000 fbb4 	bl	8007858 <_Bfree>
 80070f0:	2d00      	cmp	r5, #0
 80070f2:	d0dc      	beq.n	80070ae <_dtoa_r+0x65e>
 80070f4:	b12f      	cbz	r7, 8007102 <_dtoa_r+0x6b2>
 80070f6:	42af      	cmp	r7, r5
 80070f8:	d003      	beq.n	8007102 <_dtoa_r+0x6b2>
 80070fa:	4639      	mov	r1, r7
 80070fc:	4658      	mov	r0, fp
 80070fe:	f000 fbab 	bl	8007858 <_Bfree>
 8007102:	4629      	mov	r1, r5
 8007104:	4658      	mov	r0, fp
 8007106:	f000 fba7 	bl	8007858 <_Bfree>
 800710a:	e7d0      	b.n	80070ae <_dtoa_r+0x65e>
 800710c:	9704      	str	r7, [sp, #16]
 800710e:	4633      	mov	r3, r6
 8007110:	461e      	mov	r6, r3
 8007112:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007116:	2a39      	cmp	r2, #57	@ 0x39
 8007118:	d107      	bne.n	800712a <_dtoa_r+0x6da>
 800711a:	459a      	cmp	sl, r3
 800711c:	d1f8      	bne.n	8007110 <_dtoa_r+0x6c0>
 800711e:	9a04      	ldr	r2, [sp, #16]
 8007120:	3201      	adds	r2, #1
 8007122:	9204      	str	r2, [sp, #16]
 8007124:	2230      	movs	r2, #48	@ 0x30
 8007126:	f88a 2000 	strb.w	r2, [sl]
 800712a:	781a      	ldrb	r2, [r3, #0]
 800712c:	3201      	adds	r2, #1
 800712e:	701a      	strb	r2, [r3, #0]
 8007130:	e7bd      	b.n	80070ae <_dtoa_r+0x65e>
 8007132:	4b7b      	ldr	r3, [pc, #492]	@ (8007320 <_dtoa_r+0x8d0>)
 8007134:	2200      	movs	r2, #0
 8007136:	f7f9 fa5f 	bl	80005f8 <__aeabi_dmul>
 800713a:	2200      	movs	r2, #0
 800713c:	2300      	movs	r3, #0
 800713e:	4604      	mov	r4, r0
 8007140:	460d      	mov	r5, r1
 8007142:	f7f9 fcc1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007146:	2800      	cmp	r0, #0
 8007148:	f43f aebb 	beq.w	8006ec2 <_dtoa_r+0x472>
 800714c:	e6f0      	b.n	8006f30 <_dtoa_r+0x4e0>
 800714e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007150:	2a00      	cmp	r2, #0
 8007152:	f000 80db 	beq.w	800730c <_dtoa_r+0x8bc>
 8007156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007158:	2a01      	cmp	r2, #1
 800715a:	f300 80bf 	bgt.w	80072dc <_dtoa_r+0x88c>
 800715e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007160:	2a00      	cmp	r2, #0
 8007162:	f000 80b7 	beq.w	80072d4 <_dtoa_r+0x884>
 8007166:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800716a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800716c:	4646      	mov	r6, r8
 800716e:	9a08      	ldr	r2, [sp, #32]
 8007170:	2101      	movs	r1, #1
 8007172:	441a      	add	r2, r3
 8007174:	4658      	mov	r0, fp
 8007176:	4498      	add	r8, r3
 8007178:	9208      	str	r2, [sp, #32]
 800717a:	f000 fc21 	bl	80079c0 <__i2b>
 800717e:	4605      	mov	r5, r0
 8007180:	b15e      	cbz	r6, 800719a <_dtoa_r+0x74a>
 8007182:	9b08      	ldr	r3, [sp, #32]
 8007184:	2b00      	cmp	r3, #0
 8007186:	dd08      	ble.n	800719a <_dtoa_r+0x74a>
 8007188:	42b3      	cmp	r3, r6
 800718a:	9a08      	ldr	r2, [sp, #32]
 800718c:	bfa8      	it	ge
 800718e:	4633      	movge	r3, r6
 8007190:	eba8 0803 	sub.w	r8, r8, r3
 8007194:	1af6      	subs	r6, r6, r3
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	9308      	str	r3, [sp, #32]
 800719a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800719c:	b1f3      	cbz	r3, 80071dc <_dtoa_r+0x78c>
 800719e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f000 80b7 	beq.w	8007314 <_dtoa_r+0x8c4>
 80071a6:	b18c      	cbz	r4, 80071cc <_dtoa_r+0x77c>
 80071a8:	4629      	mov	r1, r5
 80071aa:	4622      	mov	r2, r4
 80071ac:	4658      	mov	r0, fp
 80071ae:	f000 fcc7 	bl	8007b40 <__pow5mult>
 80071b2:	464a      	mov	r2, r9
 80071b4:	4601      	mov	r1, r0
 80071b6:	4605      	mov	r5, r0
 80071b8:	4658      	mov	r0, fp
 80071ba:	f000 fc17 	bl	80079ec <__multiply>
 80071be:	4649      	mov	r1, r9
 80071c0:	9004      	str	r0, [sp, #16]
 80071c2:	4658      	mov	r0, fp
 80071c4:	f000 fb48 	bl	8007858 <_Bfree>
 80071c8:	9b04      	ldr	r3, [sp, #16]
 80071ca:	4699      	mov	r9, r3
 80071cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071ce:	1b1a      	subs	r2, r3, r4
 80071d0:	d004      	beq.n	80071dc <_dtoa_r+0x78c>
 80071d2:	4649      	mov	r1, r9
 80071d4:	4658      	mov	r0, fp
 80071d6:	f000 fcb3 	bl	8007b40 <__pow5mult>
 80071da:	4681      	mov	r9, r0
 80071dc:	2101      	movs	r1, #1
 80071de:	4658      	mov	r0, fp
 80071e0:	f000 fbee 	bl	80079c0 <__i2b>
 80071e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071e6:	4604      	mov	r4, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f000 81cf 	beq.w	800758c <_dtoa_r+0xb3c>
 80071ee:	461a      	mov	r2, r3
 80071f0:	4601      	mov	r1, r0
 80071f2:	4658      	mov	r0, fp
 80071f4:	f000 fca4 	bl	8007b40 <__pow5mult>
 80071f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	4604      	mov	r4, r0
 80071fe:	f300 8095 	bgt.w	800732c <_dtoa_r+0x8dc>
 8007202:	9b02      	ldr	r3, [sp, #8]
 8007204:	2b00      	cmp	r3, #0
 8007206:	f040 8087 	bne.w	8007318 <_dtoa_r+0x8c8>
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007210:	2b00      	cmp	r3, #0
 8007212:	f040 8089 	bne.w	8007328 <_dtoa_r+0x8d8>
 8007216:	9b03      	ldr	r3, [sp, #12]
 8007218:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800721c:	0d1b      	lsrs	r3, r3, #20
 800721e:	051b      	lsls	r3, r3, #20
 8007220:	b12b      	cbz	r3, 800722e <_dtoa_r+0x7de>
 8007222:	9b08      	ldr	r3, [sp, #32]
 8007224:	3301      	adds	r3, #1
 8007226:	9308      	str	r3, [sp, #32]
 8007228:	f108 0801 	add.w	r8, r8, #1
 800722c:	2301      	movs	r3, #1
 800722e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007230:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 81b0 	beq.w	8007598 <_dtoa_r+0xb48>
 8007238:	6923      	ldr	r3, [r4, #16]
 800723a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800723e:	6918      	ldr	r0, [r3, #16]
 8007240:	f000 fb72 	bl	8007928 <__hi0bits>
 8007244:	f1c0 0020 	rsb	r0, r0, #32
 8007248:	9b08      	ldr	r3, [sp, #32]
 800724a:	4418      	add	r0, r3
 800724c:	f010 001f 	ands.w	r0, r0, #31
 8007250:	d077      	beq.n	8007342 <_dtoa_r+0x8f2>
 8007252:	f1c0 0320 	rsb	r3, r0, #32
 8007256:	2b04      	cmp	r3, #4
 8007258:	dd6b      	ble.n	8007332 <_dtoa_r+0x8e2>
 800725a:	9b08      	ldr	r3, [sp, #32]
 800725c:	f1c0 001c 	rsb	r0, r0, #28
 8007260:	4403      	add	r3, r0
 8007262:	4480      	add	r8, r0
 8007264:	4406      	add	r6, r0
 8007266:	9308      	str	r3, [sp, #32]
 8007268:	f1b8 0f00 	cmp.w	r8, #0
 800726c:	dd05      	ble.n	800727a <_dtoa_r+0x82a>
 800726e:	4649      	mov	r1, r9
 8007270:	4642      	mov	r2, r8
 8007272:	4658      	mov	r0, fp
 8007274:	f000 fcbe 	bl	8007bf4 <__lshift>
 8007278:	4681      	mov	r9, r0
 800727a:	9b08      	ldr	r3, [sp, #32]
 800727c:	2b00      	cmp	r3, #0
 800727e:	dd05      	ble.n	800728c <_dtoa_r+0x83c>
 8007280:	4621      	mov	r1, r4
 8007282:	461a      	mov	r2, r3
 8007284:	4658      	mov	r0, fp
 8007286:	f000 fcb5 	bl	8007bf4 <__lshift>
 800728a:	4604      	mov	r4, r0
 800728c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800728e:	2b00      	cmp	r3, #0
 8007290:	d059      	beq.n	8007346 <_dtoa_r+0x8f6>
 8007292:	4621      	mov	r1, r4
 8007294:	4648      	mov	r0, r9
 8007296:	f000 fd19 	bl	8007ccc <__mcmp>
 800729a:	2800      	cmp	r0, #0
 800729c:	da53      	bge.n	8007346 <_dtoa_r+0x8f6>
 800729e:	1e7b      	subs	r3, r7, #1
 80072a0:	9304      	str	r3, [sp, #16]
 80072a2:	4649      	mov	r1, r9
 80072a4:	2300      	movs	r3, #0
 80072a6:	220a      	movs	r2, #10
 80072a8:	4658      	mov	r0, fp
 80072aa:	f000 faf7 	bl	800789c <__multadd>
 80072ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072b0:	4681      	mov	r9, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f000 8172 	beq.w	800759c <_dtoa_r+0xb4c>
 80072b8:	2300      	movs	r3, #0
 80072ba:	4629      	mov	r1, r5
 80072bc:	220a      	movs	r2, #10
 80072be:	4658      	mov	r0, fp
 80072c0:	f000 faec 	bl	800789c <__multadd>
 80072c4:	9b00      	ldr	r3, [sp, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	4605      	mov	r5, r0
 80072ca:	dc67      	bgt.n	800739c <_dtoa_r+0x94c>
 80072cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	dc41      	bgt.n	8007356 <_dtoa_r+0x906>
 80072d2:	e063      	b.n	800739c <_dtoa_r+0x94c>
 80072d4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80072d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80072da:	e746      	b.n	800716a <_dtoa_r+0x71a>
 80072dc:	9b07      	ldr	r3, [sp, #28]
 80072de:	1e5c      	subs	r4, r3, #1
 80072e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072e2:	42a3      	cmp	r3, r4
 80072e4:	bfbf      	itttt	lt
 80072e6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80072e8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80072ea:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80072ec:	1ae3      	sublt	r3, r4, r3
 80072ee:	bfb4      	ite	lt
 80072f0:	18d2      	addlt	r2, r2, r3
 80072f2:	1b1c      	subge	r4, r3, r4
 80072f4:	9b07      	ldr	r3, [sp, #28]
 80072f6:	bfbc      	itt	lt
 80072f8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80072fa:	2400      	movlt	r4, #0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	bfb5      	itete	lt
 8007300:	eba8 0603 	sublt.w	r6, r8, r3
 8007304:	9b07      	ldrge	r3, [sp, #28]
 8007306:	2300      	movlt	r3, #0
 8007308:	4646      	movge	r6, r8
 800730a:	e730      	b.n	800716e <_dtoa_r+0x71e>
 800730c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800730e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007310:	4646      	mov	r6, r8
 8007312:	e735      	b.n	8007180 <_dtoa_r+0x730>
 8007314:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007316:	e75c      	b.n	80071d2 <_dtoa_r+0x782>
 8007318:	2300      	movs	r3, #0
 800731a:	e788      	b.n	800722e <_dtoa_r+0x7de>
 800731c:	3fe00000 	.word	0x3fe00000
 8007320:	40240000 	.word	0x40240000
 8007324:	40140000 	.word	0x40140000
 8007328:	9b02      	ldr	r3, [sp, #8]
 800732a:	e780      	b.n	800722e <_dtoa_r+0x7de>
 800732c:	2300      	movs	r3, #0
 800732e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007330:	e782      	b.n	8007238 <_dtoa_r+0x7e8>
 8007332:	d099      	beq.n	8007268 <_dtoa_r+0x818>
 8007334:	9a08      	ldr	r2, [sp, #32]
 8007336:	331c      	adds	r3, #28
 8007338:	441a      	add	r2, r3
 800733a:	4498      	add	r8, r3
 800733c:	441e      	add	r6, r3
 800733e:	9208      	str	r2, [sp, #32]
 8007340:	e792      	b.n	8007268 <_dtoa_r+0x818>
 8007342:	4603      	mov	r3, r0
 8007344:	e7f6      	b.n	8007334 <_dtoa_r+0x8e4>
 8007346:	9b07      	ldr	r3, [sp, #28]
 8007348:	9704      	str	r7, [sp, #16]
 800734a:	2b00      	cmp	r3, #0
 800734c:	dc20      	bgt.n	8007390 <_dtoa_r+0x940>
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007352:	2b02      	cmp	r3, #2
 8007354:	dd1e      	ble.n	8007394 <_dtoa_r+0x944>
 8007356:	9b00      	ldr	r3, [sp, #0]
 8007358:	2b00      	cmp	r3, #0
 800735a:	f47f aec0 	bne.w	80070de <_dtoa_r+0x68e>
 800735e:	4621      	mov	r1, r4
 8007360:	2205      	movs	r2, #5
 8007362:	4658      	mov	r0, fp
 8007364:	f000 fa9a 	bl	800789c <__multadd>
 8007368:	4601      	mov	r1, r0
 800736a:	4604      	mov	r4, r0
 800736c:	4648      	mov	r0, r9
 800736e:	f000 fcad 	bl	8007ccc <__mcmp>
 8007372:	2800      	cmp	r0, #0
 8007374:	f77f aeb3 	ble.w	80070de <_dtoa_r+0x68e>
 8007378:	4656      	mov	r6, sl
 800737a:	2331      	movs	r3, #49	@ 0x31
 800737c:	f806 3b01 	strb.w	r3, [r6], #1
 8007380:	9b04      	ldr	r3, [sp, #16]
 8007382:	3301      	adds	r3, #1
 8007384:	9304      	str	r3, [sp, #16]
 8007386:	e6ae      	b.n	80070e6 <_dtoa_r+0x696>
 8007388:	9c07      	ldr	r4, [sp, #28]
 800738a:	9704      	str	r7, [sp, #16]
 800738c:	4625      	mov	r5, r4
 800738e:	e7f3      	b.n	8007378 <_dtoa_r+0x928>
 8007390:	9b07      	ldr	r3, [sp, #28]
 8007392:	9300      	str	r3, [sp, #0]
 8007394:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007396:	2b00      	cmp	r3, #0
 8007398:	f000 8104 	beq.w	80075a4 <_dtoa_r+0xb54>
 800739c:	2e00      	cmp	r6, #0
 800739e:	dd05      	ble.n	80073ac <_dtoa_r+0x95c>
 80073a0:	4629      	mov	r1, r5
 80073a2:	4632      	mov	r2, r6
 80073a4:	4658      	mov	r0, fp
 80073a6:	f000 fc25 	bl	8007bf4 <__lshift>
 80073aa:	4605      	mov	r5, r0
 80073ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d05a      	beq.n	8007468 <_dtoa_r+0xa18>
 80073b2:	6869      	ldr	r1, [r5, #4]
 80073b4:	4658      	mov	r0, fp
 80073b6:	f000 fa0f 	bl	80077d8 <_Balloc>
 80073ba:	4606      	mov	r6, r0
 80073bc:	b928      	cbnz	r0, 80073ca <_dtoa_r+0x97a>
 80073be:	4b84      	ldr	r3, [pc, #528]	@ (80075d0 <_dtoa_r+0xb80>)
 80073c0:	4602      	mov	r2, r0
 80073c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80073c6:	f7ff bb5a 	b.w	8006a7e <_dtoa_r+0x2e>
 80073ca:	692a      	ldr	r2, [r5, #16]
 80073cc:	3202      	adds	r2, #2
 80073ce:	0092      	lsls	r2, r2, #2
 80073d0:	f105 010c 	add.w	r1, r5, #12
 80073d4:	300c      	adds	r0, #12
 80073d6:	f000 fe3d 	bl	8008054 <memcpy>
 80073da:	2201      	movs	r2, #1
 80073dc:	4631      	mov	r1, r6
 80073de:	4658      	mov	r0, fp
 80073e0:	f000 fc08 	bl	8007bf4 <__lshift>
 80073e4:	f10a 0301 	add.w	r3, sl, #1
 80073e8:	9307      	str	r3, [sp, #28]
 80073ea:	9b00      	ldr	r3, [sp, #0]
 80073ec:	4453      	add	r3, sl
 80073ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073f0:	9b02      	ldr	r3, [sp, #8]
 80073f2:	f003 0301 	and.w	r3, r3, #1
 80073f6:	462f      	mov	r7, r5
 80073f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80073fa:	4605      	mov	r5, r0
 80073fc:	9b07      	ldr	r3, [sp, #28]
 80073fe:	4621      	mov	r1, r4
 8007400:	3b01      	subs	r3, #1
 8007402:	4648      	mov	r0, r9
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	f7ff fa9a 	bl	800693e <quorem>
 800740a:	4639      	mov	r1, r7
 800740c:	9002      	str	r0, [sp, #8]
 800740e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007412:	4648      	mov	r0, r9
 8007414:	f000 fc5a 	bl	8007ccc <__mcmp>
 8007418:	462a      	mov	r2, r5
 800741a:	9008      	str	r0, [sp, #32]
 800741c:	4621      	mov	r1, r4
 800741e:	4658      	mov	r0, fp
 8007420:	f000 fc70 	bl	8007d04 <__mdiff>
 8007424:	68c2      	ldr	r2, [r0, #12]
 8007426:	4606      	mov	r6, r0
 8007428:	bb02      	cbnz	r2, 800746c <_dtoa_r+0xa1c>
 800742a:	4601      	mov	r1, r0
 800742c:	4648      	mov	r0, r9
 800742e:	f000 fc4d 	bl	8007ccc <__mcmp>
 8007432:	4602      	mov	r2, r0
 8007434:	4631      	mov	r1, r6
 8007436:	4658      	mov	r0, fp
 8007438:	920e      	str	r2, [sp, #56]	@ 0x38
 800743a:	f000 fa0d 	bl	8007858 <_Bfree>
 800743e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007440:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007442:	9e07      	ldr	r6, [sp, #28]
 8007444:	ea43 0102 	orr.w	r1, r3, r2
 8007448:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800744a:	4319      	orrs	r1, r3
 800744c:	d110      	bne.n	8007470 <_dtoa_r+0xa20>
 800744e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007452:	d029      	beq.n	80074a8 <_dtoa_r+0xa58>
 8007454:	9b08      	ldr	r3, [sp, #32]
 8007456:	2b00      	cmp	r3, #0
 8007458:	dd02      	ble.n	8007460 <_dtoa_r+0xa10>
 800745a:	9b02      	ldr	r3, [sp, #8]
 800745c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007460:	9b00      	ldr	r3, [sp, #0]
 8007462:	f883 8000 	strb.w	r8, [r3]
 8007466:	e63f      	b.n	80070e8 <_dtoa_r+0x698>
 8007468:	4628      	mov	r0, r5
 800746a:	e7bb      	b.n	80073e4 <_dtoa_r+0x994>
 800746c:	2201      	movs	r2, #1
 800746e:	e7e1      	b.n	8007434 <_dtoa_r+0x9e4>
 8007470:	9b08      	ldr	r3, [sp, #32]
 8007472:	2b00      	cmp	r3, #0
 8007474:	db04      	blt.n	8007480 <_dtoa_r+0xa30>
 8007476:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007478:	430b      	orrs	r3, r1
 800747a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800747c:	430b      	orrs	r3, r1
 800747e:	d120      	bne.n	80074c2 <_dtoa_r+0xa72>
 8007480:	2a00      	cmp	r2, #0
 8007482:	dded      	ble.n	8007460 <_dtoa_r+0xa10>
 8007484:	4649      	mov	r1, r9
 8007486:	2201      	movs	r2, #1
 8007488:	4658      	mov	r0, fp
 800748a:	f000 fbb3 	bl	8007bf4 <__lshift>
 800748e:	4621      	mov	r1, r4
 8007490:	4681      	mov	r9, r0
 8007492:	f000 fc1b 	bl	8007ccc <__mcmp>
 8007496:	2800      	cmp	r0, #0
 8007498:	dc03      	bgt.n	80074a2 <_dtoa_r+0xa52>
 800749a:	d1e1      	bne.n	8007460 <_dtoa_r+0xa10>
 800749c:	f018 0f01 	tst.w	r8, #1
 80074a0:	d0de      	beq.n	8007460 <_dtoa_r+0xa10>
 80074a2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80074a6:	d1d8      	bne.n	800745a <_dtoa_r+0xa0a>
 80074a8:	9a00      	ldr	r2, [sp, #0]
 80074aa:	2339      	movs	r3, #57	@ 0x39
 80074ac:	7013      	strb	r3, [r2, #0]
 80074ae:	4633      	mov	r3, r6
 80074b0:	461e      	mov	r6, r3
 80074b2:	3b01      	subs	r3, #1
 80074b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80074b8:	2a39      	cmp	r2, #57	@ 0x39
 80074ba:	d052      	beq.n	8007562 <_dtoa_r+0xb12>
 80074bc:	3201      	adds	r2, #1
 80074be:	701a      	strb	r2, [r3, #0]
 80074c0:	e612      	b.n	80070e8 <_dtoa_r+0x698>
 80074c2:	2a00      	cmp	r2, #0
 80074c4:	dd07      	ble.n	80074d6 <_dtoa_r+0xa86>
 80074c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80074ca:	d0ed      	beq.n	80074a8 <_dtoa_r+0xa58>
 80074cc:	9a00      	ldr	r2, [sp, #0]
 80074ce:	f108 0301 	add.w	r3, r8, #1
 80074d2:	7013      	strb	r3, [r2, #0]
 80074d4:	e608      	b.n	80070e8 <_dtoa_r+0x698>
 80074d6:	9b07      	ldr	r3, [sp, #28]
 80074d8:	9a07      	ldr	r2, [sp, #28]
 80074da:	f803 8c01 	strb.w	r8, [r3, #-1]
 80074de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d028      	beq.n	8007536 <_dtoa_r+0xae6>
 80074e4:	4649      	mov	r1, r9
 80074e6:	2300      	movs	r3, #0
 80074e8:	220a      	movs	r2, #10
 80074ea:	4658      	mov	r0, fp
 80074ec:	f000 f9d6 	bl	800789c <__multadd>
 80074f0:	42af      	cmp	r7, r5
 80074f2:	4681      	mov	r9, r0
 80074f4:	f04f 0300 	mov.w	r3, #0
 80074f8:	f04f 020a 	mov.w	r2, #10
 80074fc:	4639      	mov	r1, r7
 80074fe:	4658      	mov	r0, fp
 8007500:	d107      	bne.n	8007512 <_dtoa_r+0xac2>
 8007502:	f000 f9cb 	bl	800789c <__multadd>
 8007506:	4607      	mov	r7, r0
 8007508:	4605      	mov	r5, r0
 800750a:	9b07      	ldr	r3, [sp, #28]
 800750c:	3301      	adds	r3, #1
 800750e:	9307      	str	r3, [sp, #28]
 8007510:	e774      	b.n	80073fc <_dtoa_r+0x9ac>
 8007512:	f000 f9c3 	bl	800789c <__multadd>
 8007516:	4629      	mov	r1, r5
 8007518:	4607      	mov	r7, r0
 800751a:	2300      	movs	r3, #0
 800751c:	220a      	movs	r2, #10
 800751e:	4658      	mov	r0, fp
 8007520:	f000 f9bc 	bl	800789c <__multadd>
 8007524:	4605      	mov	r5, r0
 8007526:	e7f0      	b.n	800750a <_dtoa_r+0xaba>
 8007528:	9b00      	ldr	r3, [sp, #0]
 800752a:	2b00      	cmp	r3, #0
 800752c:	bfcc      	ite	gt
 800752e:	461e      	movgt	r6, r3
 8007530:	2601      	movle	r6, #1
 8007532:	4456      	add	r6, sl
 8007534:	2700      	movs	r7, #0
 8007536:	4649      	mov	r1, r9
 8007538:	2201      	movs	r2, #1
 800753a:	4658      	mov	r0, fp
 800753c:	f000 fb5a 	bl	8007bf4 <__lshift>
 8007540:	4621      	mov	r1, r4
 8007542:	4681      	mov	r9, r0
 8007544:	f000 fbc2 	bl	8007ccc <__mcmp>
 8007548:	2800      	cmp	r0, #0
 800754a:	dcb0      	bgt.n	80074ae <_dtoa_r+0xa5e>
 800754c:	d102      	bne.n	8007554 <_dtoa_r+0xb04>
 800754e:	f018 0f01 	tst.w	r8, #1
 8007552:	d1ac      	bne.n	80074ae <_dtoa_r+0xa5e>
 8007554:	4633      	mov	r3, r6
 8007556:	461e      	mov	r6, r3
 8007558:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800755c:	2a30      	cmp	r2, #48	@ 0x30
 800755e:	d0fa      	beq.n	8007556 <_dtoa_r+0xb06>
 8007560:	e5c2      	b.n	80070e8 <_dtoa_r+0x698>
 8007562:	459a      	cmp	sl, r3
 8007564:	d1a4      	bne.n	80074b0 <_dtoa_r+0xa60>
 8007566:	9b04      	ldr	r3, [sp, #16]
 8007568:	3301      	adds	r3, #1
 800756a:	9304      	str	r3, [sp, #16]
 800756c:	2331      	movs	r3, #49	@ 0x31
 800756e:	f88a 3000 	strb.w	r3, [sl]
 8007572:	e5b9      	b.n	80070e8 <_dtoa_r+0x698>
 8007574:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007576:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80075d4 <_dtoa_r+0xb84>
 800757a:	b11b      	cbz	r3, 8007584 <_dtoa_r+0xb34>
 800757c:	f10a 0308 	add.w	r3, sl, #8
 8007580:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007582:	6013      	str	r3, [r2, #0]
 8007584:	4650      	mov	r0, sl
 8007586:	b019      	add	sp, #100	@ 0x64
 8007588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800758c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800758e:	2b01      	cmp	r3, #1
 8007590:	f77f ae37 	ble.w	8007202 <_dtoa_r+0x7b2>
 8007594:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007596:	930a      	str	r3, [sp, #40]	@ 0x28
 8007598:	2001      	movs	r0, #1
 800759a:	e655      	b.n	8007248 <_dtoa_r+0x7f8>
 800759c:	9b00      	ldr	r3, [sp, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	f77f aed6 	ble.w	8007350 <_dtoa_r+0x900>
 80075a4:	4656      	mov	r6, sl
 80075a6:	4621      	mov	r1, r4
 80075a8:	4648      	mov	r0, r9
 80075aa:	f7ff f9c8 	bl	800693e <quorem>
 80075ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80075b2:	f806 8b01 	strb.w	r8, [r6], #1
 80075b6:	9b00      	ldr	r3, [sp, #0]
 80075b8:	eba6 020a 	sub.w	r2, r6, sl
 80075bc:	4293      	cmp	r3, r2
 80075be:	ddb3      	ble.n	8007528 <_dtoa_r+0xad8>
 80075c0:	4649      	mov	r1, r9
 80075c2:	2300      	movs	r3, #0
 80075c4:	220a      	movs	r2, #10
 80075c6:	4658      	mov	r0, fp
 80075c8:	f000 f968 	bl	800789c <__multadd>
 80075cc:	4681      	mov	r9, r0
 80075ce:	e7ea      	b.n	80075a6 <_dtoa_r+0xb56>
 80075d0:	0800879c 	.word	0x0800879c
 80075d4:	08008720 	.word	0x08008720

080075d8 <_free_r>:
 80075d8:	b538      	push	{r3, r4, r5, lr}
 80075da:	4605      	mov	r5, r0
 80075dc:	2900      	cmp	r1, #0
 80075de:	d041      	beq.n	8007664 <_free_r+0x8c>
 80075e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075e4:	1f0c      	subs	r4, r1, #4
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	bfb8      	it	lt
 80075ea:	18e4      	addlt	r4, r4, r3
 80075ec:	f000 f8e8 	bl	80077c0 <__malloc_lock>
 80075f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007668 <_free_r+0x90>)
 80075f2:	6813      	ldr	r3, [r2, #0]
 80075f4:	b933      	cbnz	r3, 8007604 <_free_r+0x2c>
 80075f6:	6063      	str	r3, [r4, #4]
 80075f8:	6014      	str	r4, [r2, #0]
 80075fa:	4628      	mov	r0, r5
 80075fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007600:	f000 b8e4 	b.w	80077cc <__malloc_unlock>
 8007604:	42a3      	cmp	r3, r4
 8007606:	d908      	bls.n	800761a <_free_r+0x42>
 8007608:	6820      	ldr	r0, [r4, #0]
 800760a:	1821      	adds	r1, r4, r0
 800760c:	428b      	cmp	r3, r1
 800760e:	bf01      	itttt	eq
 8007610:	6819      	ldreq	r1, [r3, #0]
 8007612:	685b      	ldreq	r3, [r3, #4]
 8007614:	1809      	addeq	r1, r1, r0
 8007616:	6021      	streq	r1, [r4, #0]
 8007618:	e7ed      	b.n	80075f6 <_free_r+0x1e>
 800761a:	461a      	mov	r2, r3
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	b10b      	cbz	r3, 8007624 <_free_r+0x4c>
 8007620:	42a3      	cmp	r3, r4
 8007622:	d9fa      	bls.n	800761a <_free_r+0x42>
 8007624:	6811      	ldr	r1, [r2, #0]
 8007626:	1850      	adds	r0, r2, r1
 8007628:	42a0      	cmp	r0, r4
 800762a:	d10b      	bne.n	8007644 <_free_r+0x6c>
 800762c:	6820      	ldr	r0, [r4, #0]
 800762e:	4401      	add	r1, r0
 8007630:	1850      	adds	r0, r2, r1
 8007632:	4283      	cmp	r3, r0
 8007634:	6011      	str	r1, [r2, #0]
 8007636:	d1e0      	bne.n	80075fa <_free_r+0x22>
 8007638:	6818      	ldr	r0, [r3, #0]
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	6053      	str	r3, [r2, #4]
 800763e:	4408      	add	r0, r1
 8007640:	6010      	str	r0, [r2, #0]
 8007642:	e7da      	b.n	80075fa <_free_r+0x22>
 8007644:	d902      	bls.n	800764c <_free_r+0x74>
 8007646:	230c      	movs	r3, #12
 8007648:	602b      	str	r3, [r5, #0]
 800764a:	e7d6      	b.n	80075fa <_free_r+0x22>
 800764c:	6820      	ldr	r0, [r4, #0]
 800764e:	1821      	adds	r1, r4, r0
 8007650:	428b      	cmp	r3, r1
 8007652:	bf04      	itt	eq
 8007654:	6819      	ldreq	r1, [r3, #0]
 8007656:	685b      	ldreq	r3, [r3, #4]
 8007658:	6063      	str	r3, [r4, #4]
 800765a:	bf04      	itt	eq
 800765c:	1809      	addeq	r1, r1, r0
 800765e:	6021      	streq	r1, [r4, #0]
 8007660:	6054      	str	r4, [r2, #4]
 8007662:	e7ca      	b.n	80075fa <_free_r+0x22>
 8007664:	bd38      	pop	{r3, r4, r5, pc}
 8007666:	bf00      	nop
 8007668:	20000468 	.word	0x20000468

0800766c <malloc>:
 800766c:	4b02      	ldr	r3, [pc, #8]	@ (8007678 <malloc+0xc>)
 800766e:	4601      	mov	r1, r0
 8007670:	6818      	ldr	r0, [r3, #0]
 8007672:	f000 b825 	b.w	80076c0 <_malloc_r>
 8007676:	bf00      	nop
 8007678:	20000018 	.word	0x20000018

0800767c <sbrk_aligned>:
 800767c:	b570      	push	{r4, r5, r6, lr}
 800767e:	4e0f      	ldr	r6, [pc, #60]	@ (80076bc <sbrk_aligned+0x40>)
 8007680:	460c      	mov	r4, r1
 8007682:	6831      	ldr	r1, [r6, #0]
 8007684:	4605      	mov	r5, r0
 8007686:	b911      	cbnz	r1, 800768e <sbrk_aligned+0x12>
 8007688:	f000 fcd4 	bl	8008034 <_sbrk_r>
 800768c:	6030      	str	r0, [r6, #0]
 800768e:	4621      	mov	r1, r4
 8007690:	4628      	mov	r0, r5
 8007692:	f000 fccf 	bl	8008034 <_sbrk_r>
 8007696:	1c43      	adds	r3, r0, #1
 8007698:	d103      	bne.n	80076a2 <sbrk_aligned+0x26>
 800769a:	f04f 34ff 	mov.w	r4, #4294967295
 800769e:	4620      	mov	r0, r4
 80076a0:	bd70      	pop	{r4, r5, r6, pc}
 80076a2:	1cc4      	adds	r4, r0, #3
 80076a4:	f024 0403 	bic.w	r4, r4, #3
 80076a8:	42a0      	cmp	r0, r4
 80076aa:	d0f8      	beq.n	800769e <sbrk_aligned+0x22>
 80076ac:	1a21      	subs	r1, r4, r0
 80076ae:	4628      	mov	r0, r5
 80076b0:	f000 fcc0 	bl	8008034 <_sbrk_r>
 80076b4:	3001      	adds	r0, #1
 80076b6:	d1f2      	bne.n	800769e <sbrk_aligned+0x22>
 80076b8:	e7ef      	b.n	800769a <sbrk_aligned+0x1e>
 80076ba:	bf00      	nop
 80076bc:	20000464 	.word	0x20000464

080076c0 <_malloc_r>:
 80076c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076c4:	1ccd      	adds	r5, r1, #3
 80076c6:	f025 0503 	bic.w	r5, r5, #3
 80076ca:	3508      	adds	r5, #8
 80076cc:	2d0c      	cmp	r5, #12
 80076ce:	bf38      	it	cc
 80076d0:	250c      	movcc	r5, #12
 80076d2:	2d00      	cmp	r5, #0
 80076d4:	4606      	mov	r6, r0
 80076d6:	db01      	blt.n	80076dc <_malloc_r+0x1c>
 80076d8:	42a9      	cmp	r1, r5
 80076da:	d904      	bls.n	80076e6 <_malloc_r+0x26>
 80076dc:	230c      	movs	r3, #12
 80076de:	6033      	str	r3, [r6, #0]
 80076e0:	2000      	movs	r0, #0
 80076e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80077bc <_malloc_r+0xfc>
 80076ea:	f000 f869 	bl	80077c0 <__malloc_lock>
 80076ee:	f8d8 3000 	ldr.w	r3, [r8]
 80076f2:	461c      	mov	r4, r3
 80076f4:	bb44      	cbnz	r4, 8007748 <_malloc_r+0x88>
 80076f6:	4629      	mov	r1, r5
 80076f8:	4630      	mov	r0, r6
 80076fa:	f7ff ffbf 	bl	800767c <sbrk_aligned>
 80076fe:	1c43      	adds	r3, r0, #1
 8007700:	4604      	mov	r4, r0
 8007702:	d158      	bne.n	80077b6 <_malloc_r+0xf6>
 8007704:	f8d8 4000 	ldr.w	r4, [r8]
 8007708:	4627      	mov	r7, r4
 800770a:	2f00      	cmp	r7, #0
 800770c:	d143      	bne.n	8007796 <_malloc_r+0xd6>
 800770e:	2c00      	cmp	r4, #0
 8007710:	d04b      	beq.n	80077aa <_malloc_r+0xea>
 8007712:	6823      	ldr	r3, [r4, #0]
 8007714:	4639      	mov	r1, r7
 8007716:	4630      	mov	r0, r6
 8007718:	eb04 0903 	add.w	r9, r4, r3
 800771c:	f000 fc8a 	bl	8008034 <_sbrk_r>
 8007720:	4581      	cmp	r9, r0
 8007722:	d142      	bne.n	80077aa <_malloc_r+0xea>
 8007724:	6821      	ldr	r1, [r4, #0]
 8007726:	1a6d      	subs	r5, r5, r1
 8007728:	4629      	mov	r1, r5
 800772a:	4630      	mov	r0, r6
 800772c:	f7ff ffa6 	bl	800767c <sbrk_aligned>
 8007730:	3001      	adds	r0, #1
 8007732:	d03a      	beq.n	80077aa <_malloc_r+0xea>
 8007734:	6823      	ldr	r3, [r4, #0]
 8007736:	442b      	add	r3, r5
 8007738:	6023      	str	r3, [r4, #0]
 800773a:	f8d8 3000 	ldr.w	r3, [r8]
 800773e:	685a      	ldr	r2, [r3, #4]
 8007740:	bb62      	cbnz	r2, 800779c <_malloc_r+0xdc>
 8007742:	f8c8 7000 	str.w	r7, [r8]
 8007746:	e00f      	b.n	8007768 <_malloc_r+0xa8>
 8007748:	6822      	ldr	r2, [r4, #0]
 800774a:	1b52      	subs	r2, r2, r5
 800774c:	d420      	bmi.n	8007790 <_malloc_r+0xd0>
 800774e:	2a0b      	cmp	r2, #11
 8007750:	d917      	bls.n	8007782 <_malloc_r+0xc2>
 8007752:	1961      	adds	r1, r4, r5
 8007754:	42a3      	cmp	r3, r4
 8007756:	6025      	str	r5, [r4, #0]
 8007758:	bf18      	it	ne
 800775a:	6059      	strne	r1, [r3, #4]
 800775c:	6863      	ldr	r3, [r4, #4]
 800775e:	bf08      	it	eq
 8007760:	f8c8 1000 	streq.w	r1, [r8]
 8007764:	5162      	str	r2, [r4, r5]
 8007766:	604b      	str	r3, [r1, #4]
 8007768:	4630      	mov	r0, r6
 800776a:	f000 f82f 	bl	80077cc <__malloc_unlock>
 800776e:	f104 000b 	add.w	r0, r4, #11
 8007772:	1d23      	adds	r3, r4, #4
 8007774:	f020 0007 	bic.w	r0, r0, #7
 8007778:	1ac2      	subs	r2, r0, r3
 800777a:	bf1c      	itt	ne
 800777c:	1a1b      	subne	r3, r3, r0
 800777e:	50a3      	strne	r3, [r4, r2]
 8007780:	e7af      	b.n	80076e2 <_malloc_r+0x22>
 8007782:	6862      	ldr	r2, [r4, #4]
 8007784:	42a3      	cmp	r3, r4
 8007786:	bf0c      	ite	eq
 8007788:	f8c8 2000 	streq.w	r2, [r8]
 800778c:	605a      	strne	r2, [r3, #4]
 800778e:	e7eb      	b.n	8007768 <_malloc_r+0xa8>
 8007790:	4623      	mov	r3, r4
 8007792:	6864      	ldr	r4, [r4, #4]
 8007794:	e7ae      	b.n	80076f4 <_malloc_r+0x34>
 8007796:	463c      	mov	r4, r7
 8007798:	687f      	ldr	r7, [r7, #4]
 800779a:	e7b6      	b.n	800770a <_malloc_r+0x4a>
 800779c:	461a      	mov	r2, r3
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	42a3      	cmp	r3, r4
 80077a2:	d1fb      	bne.n	800779c <_malloc_r+0xdc>
 80077a4:	2300      	movs	r3, #0
 80077a6:	6053      	str	r3, [r2, #4]
 80077a8:	e7de      	b.n	8007768 <_malloc_r+0xa8>
 80077aa:	230c      	movs	r3, #12
 80077ac:	6033      	str	r3, [r6, #0]
 80077ae:	4630      	mov	r0, r6
 80077b0:	f000 f80c 	bl	80077cc <__malloc_unlock>
 80077b4:	e794      	b.n	80076e0 <_malloc_r+0x20>
 80077b6:	6005      	str	r5, [r0, #0]
 80077b8:	e7d6      	b.n	8007768 <_malloc_r+0xa8>
 80077ba:	bf00      	nop
 80077bc:	20000468 	.word	0x20000468

080077c0 <__malloc_lock>:
 80077c0:	4801      	ldr	r0, [pc, #4]	@ (80077c8 <__malloc_lock+0x8>)
 80077c2:	f7ff b8ba 	b.w	800693a <__retarget_lock_acquire_recursive>
 80077c6:	bf00      	nop
 80077c8:	20000460 	.word	0x20000460

080077cc <__malloc_unlock>:
 80077cc:	4801      	ldr	r0, [pc, #4]	@ (80077d4 <__malloc_unlock+0x8>)
 80077ce:	f7ff b8b5 	b.w	800693c <__retarget_lock_release_recursive>
 80077d2:	bf00      	nop
 80077d4:	20000460 	.word	0x20000460

080077d8 <_Balloc>:
 80077d8:	b570      	push	{r4, r5, r6, lr}
 80077da:	69c6      	ldr	r6, [r0, #28]
 80077dc:	4604      	mov	r4, r0
 80077de:	460d      	mov	r5, r1
 80077e0:	b976      	cbnz	r6, 8007800 <_Balloc+0x28>
 80077e2:	2010      	movs	r0, #16
 80077e4:	f7ff ff42 	bl	800766c <malloc>
 80077e8:	4602      	mov	r2, r0
 80077ea:	61e0      	str	r0, [r4, #28]
 80077ec:	b920      	cbnz	r0, 80077f8 <_Balloc+0x20>
 80077ee:	4b18      	ldr	r3, [pc, #96]	@ (8007850 <_Balloc+0x78>)
 80077f0:	4818      	ldr	r0, [pc, #96]	@ (8007854 <_Balloc+0x7c>)
 80077f2:	216b      	movs	r1, #107	@ 0x6b
 80077f4:	f000 fc3c 	bl	8008070 <__assert_func>
 80077f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077fc:	6006      	str	r6, [r0, #0]
 80077fe:	60c6      	str	r6, [r0, #12]
 8007800:	69e6      	ldr	r6, [r4, #28]
 8007802:	68f3      	ldr	r3, [r6, #12]
 8007804:	b183      	cbz	r3, 8007828 <_Balloc+0x50>
 8007806:	69e3      	ldr	r3, [r4, #28]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800780e:	b9b8      	cbnz	r0, 8007840 <_Balloc+0x68>
 8007810:	2101      	movs	r1, #1
 8007812:	fa01 f605 	lsl.w	r6, r1, r5
 8007816:	1d72      	adds	r2, r6, #5
 8007818:	0092      	lsls	r2, r2, #2
 800781a:	4620      	mov	r0, r4
 800781c:	f000 fc46 	bl	80080ac <_calloc_r>
 8007820:	b160      	cbz	r0, 800783c <_Balloc+0x64>
 8007822:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007826:	e00e      	b.n	8007846 <_Balloc+0x6e>
 8007828:	2221      	movs	r2, #33	@ 0x21
 800782a:	2104      	movs	r1, #4
 800782c:	4620      	mov	r0, r4
 800782e:	f000 fc3d 	bl	80080ac <_calloc_r>
 8007832:	69e3      	ldr	r3, [r4, #28]
 8007834:	60f0      	str	r0, [r6, #12]
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1e4      	bne.n	8007806 <_Balloc+0x2e>
 800783c:	2000      	movs	r0, #0
 800783e:	bd70      	pop	{r4, r5, r6, pc}
 8007840:	6802      	ldr	r2, [r0, #0]
 8007842:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007846:	2300      	movs	r3, #0
 8007848:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800784c:	e7f7      	b.n	800783e <_Balloc+0x66>
 800784e:	bf00      	nop
 8007850:	0800872d 	.word	0x0800872d
 8007854:	080087ad 	.word	0x080087ad

08007858 <_Bfree>:
 8007858:	b570      	push	{r4, r5, r6, lr}
 800785a:	69c6      	ldr	r6, [r0, #28]
 800785c:	4605      	mov	r5, r0
 800785e:	460c      	mov	r4, r1
 8007860:	b976      	cbnz	r6, 8007880 <_Bfree+0x28>
 8007862:	2010      	movs	r0, #16
 8007864:	f7ff ff02 	bl	800766c <malloc>
 8007868:	4602      	mov	r2, r0
 800786a:	61e8      	str	r0, [r5, #28]
 800786c:	b920      	cbnz	r0, 8007878 <_Bfree+0x20>
 800786e:	4b09      	ldr	r3, [pc, #36]	@ (8007894 <_Bfree+0x3c>)
 8007870:	4809      	ldr	r0, [pc, #36]	@ (8007898 <_Bfree+0x40>)
 8007872:	218f      	movs	r1, #143	@ 0x8f
 8007874:	f000 fbfc 	bl	8008070 <__assert_func>
 8007878:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800787c:	6006      	str	r6, [r0, #0]
 800787e:	60c6      	str	r6, [r0, #12]
 8007880:	b13c      	cbz	r4, 8007892 <_Bfree+0x3a>
 8007882:	69eb      	ldr	r3, [r5, #28]
 8007884:	6862      	ldr	r2, [r4, #4]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800788c:	6021      	str	r1, [r4, #0]
 800788e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007892:	bd70      	pop	{r4, r5, r6, pc}
 8007894:	0800872d 	.word	0x0800872d
 8007898:	080087ad 	.word	0x080087ad

0800789c <__multadd>:
 800789c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078a0:	690d      	ldr	r5, [r1, #16]
 80078a2:	4607      	mov	r7, r0
 80078a4:	460c      	mov	r4, r1
 80078a6:	461e      	mov	r6, r3
 80078a8:	f101 0c14 	add.w	ip, r1, #20
 80078ac:	2000      	movs	r0, #0
 80078ae:	f8dc 3000 	ldr.w	r3, [ip]
 80078b2:	b299      	uxth	r1, r3
 80078b4:	fb02 6101 	mla	r1, r2, r1, r6
 80078b8:	0c1e      	lsrs	r6, r3, #16
 80078ba:	0c0b      	lsrs	r3, r1, #16
 80078bc:	fb02 3306 	mla	r3, r2, r6, r3
 80078c0:	b289      	uxth	r1, r1
 80078c2:	3001      	adds	r0, #1
 80078c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078c8:	4285      	cmp	r5, r0
 80078ca:	f84c 1b04 	str.w	r1, [ip], #4
 80078ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078d2:	dcec      	bgt.n	80078ae <__multadd+0x12>
 80078d4:	b30e      	cbz	r6, 800791a <__multadd+0x7e>
 80078d6:	68a3      	ldr	r3, [r4, #8]
 80078d8:	42ab      	cmp	r3, r5
 80078da:	dc19      	bgt.n	8007910 <__multadd+0x74>
 80078dc:	6861      	ldr	r1, [r4, #4]
 80078de:	4638      	mov	r0, r7
 80078e0:	3101      	adds	r1, #1
 80078e2:	f7ff ff79 	bl	80077d8 <_Balloc>
 80078e6:	4680      	mov	r8, r0
 80078e8:	b928      	cbnz	r0, 80078f6 <__multadd+0x5a>
 80078ea:	4602      	mov	r2, r0
 80078ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007920 <__multadd+0x84>)
 80078ee:	480d      	ldr	r0, [pc, #52]	@ (8007924 <__multadd+0x88>)
 80078f0:	21ba      	movs	r1, #186	@ 0xba
 80078f2:	f000 fbbd 	bl	8008070 <__assert_func>
 80078f6:	6922      	ldr	r2, [r4, #16]
 80078f8:	3202      	adds	r2, #2
 80078fa:	f104 010c 	add.w	r1, r4, #12
 80078fe:	0092      	lsls	r2, r2, #2
 8007900:	300c      	adds	r0, #12
 8007902:	f000 fba7 	bl	8008054 <memcpy>
 8007906:	4621      	mov	r1, r4
 8007908:	4638      	mov	r0, r7
 800790a:	f7ff ffa5 	bl	8007858 <_Bfree>
 800790e:	4644      	mov	r4, r8
 8007910:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007914:	3501      	adds	r5, #1
 8007916:	615e      	str	r6, [r3, #20]
 8007918:	6125      	str	r5, [r4, #16]
 800791a:	4620      	mov	r0, r4
 800791c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007920:	0800879c 	.word	0x0800879c
 8007924:	080087ad 	.word	0x080087ad

08007928 <__hi0bits>:
 8007928:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800792c:	4603      	mov	r3, r0
 800792e:	bf36      	itet	cc
 8007930:	0403      	lslcc	r3, r0, #16
 8007932:	2000      	movcs	r0, #0
 8007934:	2010      	movcc	r0, #16
 8007936:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800793a:	bf3c      	itt	cc
 800793c:	021b      	lslcc	r3, r3, #8
 800793e:	3008      	addcc	r0, #8
 8007940:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007944:	bf3c      	itt	cc
 8007946:	011b      	lslcc	r3, r3, #4
 8007948:	3004      	addcc	r0, #4
 800794a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800794e:	bf3c      	itt	cc
 8007950:	009b      	lslcc	r3, r3, #2
 8007952:	3002      	addcc	r0, #2
 8007954:	2b00      	cmp	r3, #0
 8007956:	db05      	blt.n	8007964 <__hi0bits+0x3c>
 8007958:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800795c:	f100 0001 	add.w	r0, r0, #1
 8007960:	bf08      	it	eq
 8007962:	2020      	moveq	r0, #32
 8007964:	4770      	bx	lr

08007966 <__lo0bits>:
 8007966:	6803      	ldr	r3, [r0, #0]
 8007968:	4602      	mov	r2, r0
 800796a:	f013 0007 	ands.w	r0, r3, #7
 800796e:	d00b      	beq.n	8007988 <__lo0bits+0x22>
 8007970:	07d9      	lsls	r1, r3, #31
 8007972:	d421      	bmi.n	80079b8 <__lo0bits+0x52>
 8007974:	0798      	lsls	r0, r3, #30
 8007976:	bf49      	itett	mi
 8007978:	085b      	lsrmi	r3, r3, #1
 800797a:	089b      	lsrpl	r3, r3, #2
 800797c:	2001      	movmi	r0, #1
 800797e:	6013      	strmi	r3, [r2, #0]
 8007980:	bf5c      	itt	pl
 8007982:	6013      	strpl	r3, [r2, #0]
 8007984:	2002      	movpl	r0, #2
 8007986:	4770      	bx	lr
 8007988:	b299      	uxth	r1, r3
 800798a:	b909      	cbnz	r1, 8007990 <__lo0bits+0x2a>
 800798c:	0c1b      	lsrs	r3, r3, #16
 800798e:	2010      	movs	r0, #16
 8007990:	b2d9      	uxtb	r1, r3
 8007992:	b909      	cbnz	r1, 8007998 <__lo0bits+0x32>
 8007994:	3008      	adds	r0, #8
 8007996:	0a1b      	lsrs	r3, r3, #8
 8007998:	0719      	lsls	r1, r3, #28
 800799a:	bf04      	itt	eq
 800799c:	091b      	lsreq	r3, r3, #4
 800799e:	3004      	addeq	r0, #4
 80079a0:	0799      	lsls	r1, r3, #30
 80079a2:	bf04      	itt	eq
 80079a4:	089b      	lsreq	r3, r3, #2
 80079a6:	3002      	addeq	r0, #2
 80079a8:	07d9      	lsls	r1, r3, #31
 80079aa:	d403      	bmi.n	80079b4 <__lo0bits+0x4e>
 80079ac:	085b      	lsrs	r3, r3, #1
 80079ae:	f100 0001 	add.w	r0, r0, #1
 80079b2:	d003      	beq.n	80079bc <__lo0bits+0x56>
 80079b4:	6013      	str	r3, [r2, #0]
 80079b6:	4770      	bx	lr
 80079b8:	2000      	movs	r0, #0
 80079ba:	4770      	bx	lr
 80079bc:	2020      	movs	r0, #32
 80079be:	4770      	bx	lr

080079c0 <__i2b>:
 80079c0:	b510      	push	{r4, lr}
 80079c2:	460c      	mov	r4, r1
 80079c4:	2101      	movs	r1, #1
 80079c6:	f7ff ff07 	bl	80077d8 <_Balloc>
 80079ca:	4602      	mov	r2, r0
 80079cc:	b928      	cbnz	r0, 80079da <__i2b+0x1a>
 80079ce:	4b05      	ldr	r3, [pc, #20]	@ (80079e4 <__i2b+0x24>)
 80079d0:	4805      	ldr	r0, [pc, #20]	@ (80079e8 <__i2b+0x28>)
 80079d2:	f240 1145 	movw	r1, #325	@ 0x145
 80079d6:	f000 fb4b 	bl	8008070 <__assert_func>
 80079da:	2301      	movs	r3, #1
 80079dc:	6144      	str	r4, [r0, #20]
 80079de:	6103      	str	r3, [r0, #16]
 80079e0:	bd10      	pop	{r4, pc}
 80079e2:	bf00      	nop
 80079e4:	0800879c 	.word	0x0800879c
 80079e8:	080087ad 	.word	0x080087ad

080079ec <__multiply>:
 80079ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f0:	4614      	mov	r4, r2
 80079f2:	690a      	ldr	r2, [r1, #16]
 80079f4:	6923      	ldr	r3, [r4, #16]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	bfa8      	it	ge
 80079fa:	4623      	movge	r3, r4
 80079fc:	460f      	mov	r7, r1
 80079fe:	bfa4      	itt	ge
 8007a00:	460c      	movge	r4, r1
 8007a02:	461f      	movge	r7, r3
 8007a04:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007a08:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007a0c:	68a3      	ldr	r3, [r4, #8]
 8007a0e:	6861      	ldr	r1, [r4, #4]
 8007a10:	eb0a 0609 	add.w	r6, sl, r9
 8007a14:	42b3      	cmp	r3, r6
 8007a16:	b085      	sub	sp, #20
 8007a18:	bfb8      	it	lt
 8007a1a:	3101      	addlt	r1, #1
 8007a1c:	f7ff fedc 	bl	80077d8 <_Balloc>
 8007a20:	b930      	cbnz	r0, 8007a30 <__multiply+0x44>
 8007a22:	4602      	mov	r2, r0
 8007a24:	4b44      	ldr	r3, [pc, #272]	@ (8007b38 <__multiply+0x14c>)
 8007a26:	4845      	ldr	r0, [pc, #276]	@ (8007b3c <__multiply+0x150>)
 8007a28:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a2c:	f000 fb20 	bl	8008070 <__assert_func>
 8007a30:	f100 0514 	add.w	r5, r0, #20
 8007a34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a38:	462b      	mov	r3, r5
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	4543      	cmp	r3, r8
 8007a3e:	d321      	bcc.n	8007a84 <__multiply+0x98>
 8007a40:	f107 0114 	add.w	r1, r7, #20
 8007a44:	f104 0214 	add.w	r2, r4, #20
 8007a48:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007a4c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007a50:	9302      	str	r3, [sp, #8]
 8007a52:	1b13      	subs	r3, r2, r4
 8007a54:	3b15      	subs	r3, #21
 8007a56:	f023 0303 	bic.w	r3, r3, #3
 8007a5a:	3304      	adds	r3, #4
 8007a5c:	f104 0715 	add.w	r7, r4, #21
 8007a60:	42ba      	cmp	r2, r7
 8007a62:	bf38      	it	cc
 8007a64:	2304      	movcc	r3, #4
 8007a66:	9301      	str	r3, [sp, #4]
 8007a68:	9b02      	ldr	r3, [sp, #8]
 8007a6a:	9103      	str	r1, [sp, #12]
 8007a6c:	428b      	cmp	r3, r1
 8007a6e:	d80c      	bhi.n	8007a8a <__multiply+0x9e>
 8007a70:	2e00      	cmp	r6, #0
 8007a72:	dd03      	ble.n	8007a7c <__multiply+0x90>
 8007a74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d05b      	beq.n	8007b34 <__multiply+0x148>
 8007a7c:	6106      	str	r6, [r0, #16]
 8007a7e:	b005      	add	sp, #20
 8007a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a84:	f843 2b04 	str.w	r2, [r3], #4
 8007a88:	e7d8      	b.n	8007a3c <__multiply+0x50>
 8007a8a:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a8e:	f1ba 0f00 	cmp.w	sl, #0
 8007a92:	d024      	beq.n	8007ade <__multiply+0xf2>
 8007a94:	f104 0e14 	add.w	lr, r4, #20
 8007a98:	46a9      	mov	r9, r5
 8007a9a:	f04f 0c00 	mov.w	ip, #0
 8007a9e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007aa2:	f8d9 3000 	ldr.w	r3, [r9]
 8007aa6:	fa1f fb87 	uxth.w	fp, r7
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ab0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007ab4:	f8d9 7000 	ldr.w	r7, [r9]
 8007ab8:	4463      	add	r3, ip
 8007aba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007abe:	fb0a c70b 	mla	r7, sl, fp, ip
 8007ac2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007acc:	4572      	cmp	r2, lr
 8007ace:	f849 3b04 	str.w	r3, [r9], #4
 8007ad2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ad6:	d8e2      	bhi.n	8007a9e <__multiply+0xb2>
 8007ad8:	9b01      	ldr	r3, [sp, #4]
 8007ada:	f845 c003 	str.w	ip, [r5, r3]
 8007ade:	9b03      	ldr	r3, [sp, #12]
 8007ae0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007ae4:	3104      	adds	r1, #4
 8007ae6:	f1b9 0f00 	cmp.w	r9, #0
 8007aea:	d021      	beq.n	8007b30 <__multiply+0x144>
 8007aec:	682b      	ldr	r3, [r5, #0]
 8007aee:	f104 0c14 	add.w	ip, r4, #20
 8007af2:	46ae      	mov	lr, r5
 8007af4:	f04f 0a00 	mov.w	sl, #0
 8007af8:	f8bc b000 	ldrh.w	fp, [ip]
 8007afc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007b00:	fb09 770b 	mla	r7, r9, fp, r7
 8007b04:	4457      	add	r7, sl
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b0c:	f84e 3b04 	str.w	r3, [lr], #4
 8007b10:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b18:	f8be 3000 	ldrh.w	r3, [lr]
 8007b1c:	fb09 330a 	mla	r3, r9, sl, r3
 8007b20:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007b24:	4562      	cmp	r2, ip
 8007b26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b2a:	d8e5      	bhi.n	8007af8 <__multiply+0x10c>
 8007b2c:	9f01      	ldr	r7, [sp, #4]
 8007b2e:	51eb      	str	r3, [r5, r7]
 8007b30:	3504      	adds	r5, #4
 8007b32:	e799      	b.n	8007a68 <__multiply+0x7c>
 8007b34:	3e01      	subs	r6, #1
 8007b36:	e79b      	b.n	8007a70 <__multiply+0x84>
 8007b38:	0800879c 	.word	0x0800879c
 8007b3c:	080087ad 	.word	0x080087ad

08007b40 <__pow5mult>:
 8007b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b44:	4615      	mov	r5, r2
 8007b46:	f012 0203 	ands.w	r2, r2, #3
 8007b4a:	4607      	mov	r7, r0
 8007b4c:	460e      	mov	r6, r1
 8007b4e:	d007      	beq.n	8007b60 <__pow5mult+0x20>
 8007b50:	4c25      	ldr	r4, [pc, #148]	@ (8007be8 <__pow5mult+0xa8>)
 8007b52:	3a01      	subs	r2, #1
 8007b54:	2300      	movs	r3, #0
 8007b56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b5a:	f7ff fe9f 	bl	800789c <__multadd>
 8007b5e:	4606      	mov	r6, r0
 8007b60:	10ad      	asrs	r5, r5, #2
 8007b62:	d03d      	beq.n	8007be0 <__pow5mult+0xa0>
 8007b64:	69fc      	ldr	r4, [r7, #28]
 8007b66:	b97c      	cbnz	r4, 8007b88 <__pow5mult+0x48>
 8007b68:	2010      	movs	r0, #16
 8007b6a:	f7ff fd7f 	bl	800766c <malloc>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	61f8      	str	r0, [r7, #28]
 8007b72:	b928      	cbnz	r0, 8007b80 <__pow5mult+0x40>
 8007b74:	4b1d      	ldr	r3, [pc, #116]	@ (8007bec <__pow5mult+0xac>)
 8007b76:	481e      	ldr	r0, [pc, #120]	@ (8007bf0 <__pow5mult+0xb0>)
 8007b78:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b7c:	f000 fa78 	bl	8008070 <__assert_func>
 8007b80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b84:	6004      	str	r4, [r0, #0]
 8007b86:	60c4      	str	r4, [r0, #12]
 8007b88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b90:	b94c      	cbnz	r4, 8007ba6 <__pow5mult+0x66>
 8007b92:	f240 2171 	movw	r1, #625	@ 0x271
 8007b96:	4638      	mov	r0, r7
 8007b98:	f7ff ff12 	bl	80079c0 <__i2b>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	6003      	str	r3, [r0, #0]
 8007ba6:	f04f 0900 	mov.w	r9, #0
 8007baa:	07eb      	lsls	r3, r5, #31
 8007bac:	d50a      	bpl.n	8007bc4 <__pow5mult+0x84>
 8007bae:	4631      	mov	r1, r6
 8007bb0:	4622      	mov	r2, r4
 8007bb2:	4638      	mov	r0, r7
 8007bb4:	f7ff ff1a 	bl	80079ec <__multiply>
 8007bb8:	4631      	mov	r1, r6
 8007bba:	4680      	mov	r8, r0
 8007bbc:	4638      	mov	r0, r7
 8007bbe:	f7ff fe4b 	bl	8007858 <_Bfree>
 8007bc2:	4646      	mov	r6, r8
 8007bc4:	106d      	asrs	r5, r5, #1
 8007bc6:	d00b      	beq.n	8007be0 <__pow5mult+0xa0>
 8007bc8:	6820      	ldr	r0, [r4, #0]
 8007bca:	b938      	cbnz	r0, 8007bdc <__pow5mult+0x9c>
 8007bcc:	4622      	mov	r2, r4
 8007bce:	4621      	mov	r1, r4
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f7ff ff0b 	bl	80079ec <__multiply>
 8007bd6:	6020      	str	r0, [r4, #0]
 8007bd8:	f8c0 9000 	str.w	r9, [r0]
 8007bdc:	4604      	mov	r4, r0
 8007bde:	e7e4      	b.n	8007baa <__pow5mult+0x6a>
 8007be0:	4630      	mov	r0, r6
 8007be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007be6:	bf00      	nop
 8007be8:	08008808 	.word	0x08008808
 8007bec:	0800872d 	.word	0x0800872d
 8007bf0:	080087ad 	.word	0x080087ad

08007bf4 <__lshift>:
 8007bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bf8:	460c      	mov	r4, r1
 8007bfa:	6849      	ldr	r1, [r1, #4]
 8007bfc:	6923      	ldr	r3, [r4, #16]
 8007bfe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c02:	68a3      	ldr	r3, [r4, #8]
 8007c04:	4607      	mov	r7, r0
 8007c06:	4691      	mov	r9, r2
 8007c08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c0c:	f108 0601 	add.w	r6, r8, #1
 8007c10:	42b3      	cmp	r3, r6
 8007c12:	db0b      	blt.n	8007c2c <__lshift+0x38>
 8007c14:	4638      	mov	r0, r7
 8007c16:	f7ff fddf 	bl	80077d8 <_Balloc>
 8007c1a:	4605      	mov	r5, r0
 8007c1c:	b948      	cbnz	r0, 8007c32 <__lshift+0x3e>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	4b28      	ldr	r3, [pc, #160]	@ (8007cc4 <__lshift+0xd0>)
 8007c22:	4829      	ldr	r0, [pc, #164]	@ (8007cc8 <__lshift+0xd4>)
 8007c24:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c28:	f000 fa22 	bl	8008070 <__assert_func>
 8007c2c:	3101      	adds	r1, #1
 8007c2e:	005b      	lsls	r3, r3, #1
 8007c30:	e7ee      	b.n	8007c10 <__lshift+0x1c>
 8007c32:	2300      	movs	r3, #0
 8007c34:	f100 0114 	add.w	r1, r0, #20
 8007c38:	f100 0210 	add.w	r2, r0, #16
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	4553      	cmp	r3, sl
 8007c40:	db33      	blt.n	8007caa <__lshift+0xb6>
 8007c42:	6920      	ldr	r0, [r4, #16]
 8007c44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c48:	f104 0314 	add.w	r3, r4, #20
 8007c4c:	f019 091f 	ands.w	r9, r9, #31
 8007c50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c58:	d02b      	beq.n	8007cb2 <__lshift+0xbe>
 8007c5a:	f1c9 0e20 	rsb	lr, r9, #32
 8007c5e:	468a      	mov	sl, r1
 8007c60:	2200      	movs	r2, #0
 8007c62:	6818      	ldr	r0, [r3, #0]
 8007c64:	fa00 f009 	lsl.w	r0, r0, r9
 8007c68:	4310      	orrs	r0, r2
 8007c6a:	f84a 0b04 	str.w	r0, [sl], #4
 8007c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c72:	459c      	cmp	ip, r3
 8007c74:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c78:	d8f3      	bhi.n	8007c62 <__lshift+0x6e>
 8007c7a:	ebac 0304 	sub.w	r3, ip, r4
 8007c7e:	3b15      	subs	r3, #21
 8007c80:	f023 0303 	bic.w	r3, r3, #3
 8007c84:	3304      	adds	r3, #4
 8007c86:	f104 0015 	add.w	r0, r4, #21
 8007c8a:	4584      	cmp	ip, r0
 8007c8c:	bf38      	it	cc
 8007c8e:	2304      	movcc	r3, #4
 8007c90:	50ca      	str	r2, [r1, r3]
 8007c92:	b10a      	cbz	r2, 8007c98 <__lshift+0xa4>
 8007c94:	f108 0602 	add.w	r6, r8, #2
 8007c98:	3e01      	subs	r6, #1
 8007c9a:	4638      	mov	r0, r7
 8007c9c:	612e      	str	r6, [r5, #16]
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	f7ff fdda 	bl	8007858 <_Bfree>
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007caa:	f842 0f04 	str.w	r0, [r2, #4]!
 8007cae:	3301      	adds	r3, #1
 8007cb0:	e7c5      	b.n	8007c3e <__lshift+0x4a>
 8007cb2:	3904      	subs	r1, #4
 8007cb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cb8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cbc:	459c      	cmp	ip, r3
 8007cbe:	d8f9      	bhi.n	8007cb4 <__lshift+0xc0>
 8007cc0:	e7ea      	b.n	8007c98 <__lshift+0xa4>
 8007cc2:	bf00      	nop
 8007cc4:	0800879c 	.word	0x0800879c
 8007cc8:	080087ad 	.word	0x080087ad

08007ccc <__mcmp>:
 8007ccc:	690a      	ldr	r2, [r1, #16]
 8007cce:	4603      	mov	r3, r0
 8007cd0:	6900      	ldr	r0, [r0, #16]
 8007cd2:	1a80      	subs	r0, r0, r2
 8007cd4:	b530      	push	{r4, r5, lr}
 8007cd6:	d10e      	bne.n	8007cf6 <__mcmp+0x2a>
 8007cd8:	3314      	adds	r3, #20
 8007cda:	3114      	adds	r1, #20
 8007cdc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ce0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ce4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ce8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007cec:	4295      	cmp	r5, r2
 8007cee:	d003      	beq.n	8007cf8 <__mcmp+0x2c>
 8007cf0:	d205      	bcs.n	8007cfe <__mcmp+0x32>
 8007cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf6:	bd30      	pop	{r4, r5, pc}
 8007cf8:	42a3      	cmp	r3, r4
 8007cfa:	d3f3      	bcc.n	8007ce4 <__mcmp+0x18>
 8007cfc:	e7fb      	b.n	8007cf6 <__mcmp+0x2a>
 8007cfe:	2001      	movs	r0, #1
 8007d00:	e7f9      	b.n	8007cf6 <__mcmp+0x2a>
	...

08007d04 <__mdiff>:
 8007d04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d08:	4689      	mov	r9, r1
 8007d0a:	4606      	mov	r6, r0
 8007d0c:	4611      	mov	r1, r2
 8007d0e:	4648      	mov	r0, r9
 8007d10:	4614      	mov	r4, r2
 8007d12:	f7ff ffdb 	bl	8007ccc <__mcmp>
 8007d16:	1e05      	subs	r5, r0, #0
 8007d18:	d112      	bne.n	8007d40 <__mdiff+0x3c>
 8007d1a:	4629      	mov	r1, r5
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f7ff fd5b 	bl	80077d8 <_Balloc>
 8007d22:	4602      	mov	r2, r0
 8007d24:	b928      	cbnz	r0, 8007d32 <__mdiff+0x2e>
 8007d26:	4b3f      	ldr	r3, [pc, #252]	@ (8007e24 <__mdiff+0x120>)
 8007d28:	f240 2137 	movw	r1, #567	@ 0x237
 8007d2c:	483e      	ldr	r0, [pc, #248]	@ (8007e28 <__mdiff+0x124>)
 8007d2e:	f000 f99f 	bl	8008070 <__assert_func>
 8007d32:	2301      	movs	r3, #1
 8007d34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d38:	4610      	mov	r0, r2
 8007d3a:	b003      	add	sp, #12
 8007d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d40:	bfbc      	itt	lt
 8007d42:	464b      	movlt	r3, r9
 8007d44:	46a1      	movlt	r9, r4
 8007d46:	4630      	mov	r0, r6
 8007d48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d4c:	bfba      	itte	lt
 8007d4e:	461c      	movlt	r4, r3
 8007d50:	2501      	movlt	r5, #1
 8007d52:	2500      	movge	r5, #0
 8007d54:	f7ff fd40 	bl	80077d8 <_Balloc>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	b918      	cbnz	r0, 8007d64 <__mdiff+0x60>
 8007d5c:	4b31      	ldr	r3, [pc, #196]	@ (8007e24 <__mdiff+0x120>)
 8007d5e:	f240 2145 	movw	r1, #581	@ 0x245
 8007d62:	e7e3      	b.n	8007d2c <__mdiff+0x28>
 8007d64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d68:	6926      	ldr	r6, [r4, #16]
 8007d6a:	60c5      	str	r5, [r0, #12]
 8007d6c:	f109 0310 	add.w	r3, r9, #16
 8007d70:	f109 0514 	add.w	r5, r9, #20
 8007d74:	f104 0e14 	add.w	lr, r4, #20
 8007d78:	f100 0b14 	add.w	fp, r0, #20
 8007d7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d84:	9301      	str	r3, [sp, #4]
 8007d86:	46d9      	mov	r9, fp
 8007d88:	f04f 0c00 	mov.w	ip, #0
 8007d8c:	9b01      	ldr	r3, [sp, #4]
 8007d8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d92:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007d96:	9301      	str	r3, [sp, #4]
 8007d98:	fa1f f38a 	uxth.w	r3, sl
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	b283      	uxth	r3, r0
 8007da0:	1acb      	subs	r3, r1, r3
 8007da2:	0c00      	lsrs	r0, r0, #16
 8007da4:	4463      	add	r3, ip
 8007da6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007daa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007db4:	4576      	cmp	r6, lr
 8007db6:	f849 3b04 	str.w	r3, [r9], #4
 8007dba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007dbe:	d8e5      	bhi.n	8007d8c <__mdiff+0x88>
 8007dc0:	1b33      	subs	r3, r6, r4
 8007dc2:	3b15      	subs	r3, #21
 8007dc4:	f023 0303 	bic.w	r3, r3, #3
 8007dc8:	3415      	adds	r4, #21
 8007dca:	3304      	adds	r3, #4
 8007dcc:	42a6      	cmp	r6, r4
 8007dce:	bf38      	it	cc
 8007dd0:	2304      	movcc	r3, #4
 8007dd2:	441d      	add	r5, r3
 8007dd4:	445b      	add	r3, fp
 8007dd6:	461e      	mov	r6, r3
 8007dd8:	462c      	mov	r4, r5
 8007dda:	4544      	cmp	r4, r8
 8007ddc:	d30e      	bcc.n	8007dfc <__mdiff+0xf8>
 8007dde:	f108 0103 	add.w	r1, r8, #3
 8007de2:	1b49      	subs	r1, r1, r5
 8007de4:	f021 0103 	bic.w	r1, r1, #3
 8007de8:	3d03      	subs	r5, #3
 8007dea:	45a8      	cmp	r8, r5
 8007dec:	bf38      	it	cc
 8007dee:	2100      	movcc	r1, #0
 8007df0:	440b      	add	r3, r1
 8007df2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007df6:	b191      	cbz	r1, 8007e1e <__mdiff+0x11a>
 8007df8:	6117      	str	r7, [r2, #16]
 8007dfa:	e79d      	b.n	8007d38 <__mdiff+0x34>
 8007dfc:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e00:	46e6      	mov	lr, ip
 8007e02:	0c08      	lsrs	r0, r1, #16
 8007e04:	fa1c fc81 	uxtah	ip, ip, r1
 8007e08:	4471      	add	r1, lr
 8007e0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e0e:	b289      	uxth	r1, r1
 8007e10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e14:	f846 1b04 	str.w	r1, [r6], #4
 8007e18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e1c:	e7dd      	b.n	8007dda <__mdiff+0xd6>
 8007e1e:	3f01      	subs	r7, #1
 8007e20:	e7e7      	b.n	8007df2 <__mdiff+0xee>
 8007e22:	bf00      	nop
 8007e24:	0800879c 	.word	0x0800879c
 8007e28:	080087ad 	.word	0x080087ad

08007e2c <__d2b>:
 8007e2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e30:	460f      	mov	r7, r1
 8007e32:	2101      	movs	r1, #1
 8007e34:	ec59 8b10 	vmov	r8, r9, d0
 8007e38:	4616      	mov	r6, r2
 8007e3a:	f7ff fccd 	bl	80077d8 <_Balloc>
 8007e3e:	4604      	mov	r4, r0
 8007e40:	b930      	cbnz	r0, 8007e50 <__d2b+0x24>
 8007e42:	4602      	mov	r2, r0
 8007e44:	4b23      	ldr	r3, [pc, #140]	@ (8007ed4 <__d2b+0xa8>)
 8007e46:	4824      	ldr	r0, [pc, #144]	@ (8007ed8 <__d2b+0xac>)
 8007e48:	f240 310f 	movw	r1, #783	@ 0x30f
 8007e4c:	f000 f910 	bl	8008070 <__assert_func>
 8007e50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007e54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e58:	b10d      	cbz	r5, 8007e5e <__d2b+0x32>
 8007e5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e5e:	9301      	str	r3, [sp, #4]
 8007e60:	f1b8 0300 	subs.w	r3, r8, #0
 8007e64:	d023      	beq.n	8007eae <__d2b+0x82>
 8007e66:	4668      	mov	r0, sp
 8007e68:	9300      	str	r3, [sp, #0]
 8007e6a:	f7ff fd7c 	bl	8007966 <__lo0bits>
 8007e6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007e72:	b1d0      	cbz	r0, 8007eaa <__d2b+0x7e>
 8007e74:	f1c0 0320 	rsb	r3, r0, #32
 8007e78:	fa02 f303 	lsl.w	r3, r2, r3
 8007e7c:	430b      	orrs	r3, r1
 8007e7e:	40c2      	lsrs	r2, r0
 8007e80:	6163      	str	r3, [r4, #20]
 8007e82:	9201      	str	r2, [sp, #4]
 8007e84:	9b01      	ldr	r3, [sp, #4]
 8007e86:	61a3      	str	r3, [r4, #24]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	bf0c      	ite	eq
 8007e8c:	2201      	moveq	r2, #1
 8007e8e:	2202      	movne	r2, #2
 8007e90:	6122      	str	r2, [r4, #16]
 8007e92:	b1a5      	cbz	r5, 8007ebe <__d2b+0x92>
 8007e94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007e98:	4405      	add	r5, r0
 8007e9a:	603d      	str	r5, [r7, #0]
 8007e9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ea0:	6030      	str	r0, [r6, #0]
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	b003      	add	sp, #12
 8007ea6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007eaa:	6161      	str	r1, [r4, #20]
 8007eac:	e7ea      	b.n	8007e84 <__d2b+0x58>
 8007eae:	a801      	add	r0, sp, #4
 8007eb0:	f7ff fd59 	bl	8007966 <__lo0bits>
 8007eb4:	9b01      	ldr	r3, [sp, #4]
 8007eb6:	6163      	str	r3, [r4, #20]
 8007eb8:	3020      	adds	r0, #32
 8007eba:	2201      	movs	r2, #1
 8007ebc:	e7e8      	b.n	8007e90 <__d2b+0x64>
 8007ebe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ec2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007ec6:	6038      	str	r0, [r7, #0]
 8007ec8:	6918      	ldr	r0, [r3, #16]
 8007eca:	f7ff fd2d 	bl	8007928 <__hi0bits>
 8007ece:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ed2:	e7e5      	b.n	8007ea0 <__d2b+0x74>
 8007ed4:	0800879c 	.word	0x0800879c
 8007ed8:	080087ad 	.word	0x080087ad

08007edc <__sflush_r>:
 8007edc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee4:	0716      	lsls	r6, r2, #28
 8007ee6:	4605      	mov	r5, r0
 8007ee8:	460c      	mov	r4, r1
 8007eea:	d454      	bmi.n	8007f96 <__sflush_r+0xba>
 8007eec:	684b      	ldr	r3, [r1, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	dc02      	bgt.n	8007ef8 <__sflush_r+0x1c>
 8007ef2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	dd48      	ble.n	8007f8a <__sflush_r+0xae>
 8007ef8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007efa:	2e00      	cmp	r6, #0
 8007efc:	d045      	beq.n	8007f8a <__sflush_r+0xae>
 8007efe:	2300      	movs	r3, #0
 8007f00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f04:	682f      	ldr	r7, [r5, #0]
 8007f06:	6a21      	ldr	r1, [r4, #32]
 8007f08:	602b      	str	r3, [r5, #0]
 8007f0a:	d030      	beq.n	8007f6e <__sflush_r+0x92>
 8007f0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f0e:	89a3      	ldrh	r3, [r4, #12]
 8007f10:	0759      	lsls	r1, r3, #29
 8007f12:	d505      	bpl.n	8007f20 <__sflush_r+0x44>
 8007f14:	6863      	ldr	r3, [r4, #4]
 8007f16:	1ad2      	subs	r2, r2, r3
 8007f18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f1a:	b10b      	cbz	r3, 8007f20 <__sflush_r+0x44>
 8007f1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f1e:	1ad2      	subs	r2, r2, r3
 8007f20:	2300      	movs	r3, #0
 8007f22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f24:	6a21      	ldr	r1, [r4, #32]
 8007f26:	4628      	mov	r0, r5
 8007f28:	47b0      	blx	r6
 8007f2a:	1c43      	adds	r3, r0, #1
 8007f2c:	89a3      	ldrh	r3, [r4, #12]
 8007f2e:	d106      	bne.n	8007f3e <__sflush_r+0x62>
 8007f30:	6829      	ldr	r1, [r5, #0]
 8007f32:	291d      	cmp	r1, #29
 8007f34:	d82b      	bhi.n	8007f8e <__sflush_r+0xb2>
 8007f36:	4a2a      	ldr	r2, [pc, #168]	@ (8007fe0 <__sflush_r+0x104>)
 8007f38:	410a      	asrs	r2, r1
 8007f3a:	07d6      	lsls	r6, r2, #31
 8007f3c:	d427      	bmi.n	8007f8e <__sflush_r+0xb2>
 8007f3e:	2200      	movs	r2, #0
 8007f40:	6062      	str	r2, [r4, #4]
 8007f42:	04d9      	lsls	r1, r3, #19
 8007f44:	6922      	ldr	r2, [r4, #16]
 8007f46:	6022      	str	r2, [r4, #0]
 8007f48:	d504      	bpl.n	8007f54 <__sflush_r+0x78>
 8007f4a:	1c42      	adds	r2, r0, #1
 8007f4c:	d101      	bne.n	8007f52 <__sflush_r+0x76>
 8007f4e:	682b      	ldr	r3, [r5, #0]
 8007f50:	b903      	cbnz	r3, 8007f54 <__sflush_r+0x78>
 8007f52:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f56:	602f      	str	r7, [r5, #0]
 8007f58:	b1b9      	cbz	r1, 8007f8a <__sflush_r+0xae>
 8007f5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f5e:	4299      	cmp	r1, r3
 8007f60:	d002      	beq.n	8007f68 <__sflush_r+0x8c>
 8007f62:	4628      	mov	r0, r5
 8007f64:	f7ff fb38 	bl	80075d8 <_free_r>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f6c:	e00d      	b.n	8007f8a <__sflush_r+0xae>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	4628      	mov	r0, r5
 8007f72:	47b0      	blx	r6
 8007f74:	4602      	mov	r2, r0
 8007f76:	1c50      	adds	r0, r2, #1
 8007f78:	d1c9      	bne.n	8007f0e <__sflush_r+0x32>
 8007f7a:	682b      	ldr	r3, [r5, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d0c6      	beq.n	8007f0e <__sflush_r+0x32>
 8007f80:	2b1d      	cmp	r3, #29
 8007f82:	d001      	beq.n	8007f88 <__sflush_r+0xac>
 8007f84:	2b16      	cmp	r3, #22
 8007f86:	d11e      	bne.n	8007fc6 <__sflush_r+0xea>
 8007f88:	602f      	str	r7, [r5, #0]
 8007f8a:	2000      	movs	r0, #0
 8007f8c:	e022      	b.n	8007fd4 <__sflush_r+0xf8>
 8007f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f92:	b21b      	sxth	r3, r3
 8007f94:	e01b      	b.n	8007fce <__sflush_r+0xf2>
 8007f96:	690f      	ldr	r7, [r1, #16]
 8007f98:	2f00      	cmp	r7, #0
 8007f9a:	d0f6      	beq.n	8007f8a <__sflush_r+0xae>
 8007f9c:	0793      	lsls	r3, r2, #30
 8007f9e:	680e      	ldr	r6, [r1, #0]
 8007fa0:	bf08      	it	eq
 8007fa2:	694b      	ldreq	r3, [r1, #20]
 8007fa4:	600f      	str	r7, [r1, #0]
 8007fa6:	bf18      	it	ne
 8007fa8:	2300      	movne	r3, #0
 8007faa:	eba6 0807 	sub.w	r8, r6, r7
 8007fae:	608b      	str	r3, [r1, #8]
 8007fb0:	f1b8 0f00 	cmp.w	r8, #0
 8007fb4:	dde9      	ble.n	8007f8a <__sflush_r+0xae>
 8007fb6:	6a21      	ldr	r1, [r4, #32]
 8007fb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007fba:	4643      	mov	r3, r8
 8007fbc:	463a      	mov	r2, r7
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	47b0      	blx	r6
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	dc08      	bgt.n	8007fd8 <__sflush_r+0xfc>
 8007fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fce:	81a3      	strh	r3, [r4, #12]
 8007fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fd8:	4407      	add	r7, r0
 8007fda:	eba8 0800 	sub.w	r8, r8, r0
 8007fde:	e7e7      	b.n	8007fb0 <__sflush_r+0xd4>
 8007fe0:	dfbffffe 	.word	0xdfbffffe

08007fe4 <_fflush_r>:
 8007fe4:	b538      	push	{r3, r4, r5, lr}
 8007fe6:	690b      	ldr	r3, [r1, #16]
 8007fe8:	4605      	mov	r5, r0
 8007fea:	460c      	mov	r4, r1
 8007fec:	b913      	cbnz	r3, 8007ff4 <_fflush_r+0x10>
 8007fee:	2500      	movs	r5, #0
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	b118      	cbz	r0, 8007ffe <_fflush_r+0x1a>
 8007ff6:	6a03      	ldr	r3, [r0, #32]
 8007ff8:	b90b      	cbnz	r3, 8007ffe <_fflush_r+0x1a>
 8007ffa:	f7fe fba7 	bl	800674c <__sinit>
 8007ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d0f3      	beq.n	8007fee <_fflush_r+0xa>
 8008006:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008008:	07d0      	lsls	r0, r2, #31
 800800a:	d404      	bmi.n	8008016 <_fflush_r+0x32>
 800800c:	0599      	lsls	r1, r3, #22
 800800e:	d402      	bmi.n	8008016 <_fflush_r+0x32>
 8008010:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008012:	f7fe fc92 	bl	800693a <__retarget_lock_acquire_recursive>
 8008016:	4628      	mov	r0, r5
 8008018:	4621      	mov	r1, r4
 800801a:	f7ff ff5f 	bl	8007edc <__sflush_r>
 800801e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008020:	07da      	lsls	r2, r3, #31
 8008022:	4605      	mov	r5, r0
 8008024:	d4e4      	bmi.n	8007ff0 <_fflush_r+0xc>
 8008026:	89a3      	ldrh	r3, [r4, #12]
 8008028:	059b      	lsls	r3, r3, #22
 800802a:	d4e1      	bmi.n	8007ff0 <_fflush_r+0xc>
 800802c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800802e:	f7fe fc85 	bl	800693c <__retarget_lock_release_recursive>
 8008032:	e7dd      	b.n	8007ff0 <_fflush_r+0xc>

08008034 <_sbrk_r>:
 8008034:	b538      	push	{r3, r4, r5, lr}
 8008036:	4d06      	ldr	r5, [pc, #24]	@ (8008050 <_sbrk_r+0x1c>)
 8008038:	2300      	movs	r3, #0
 800803a:	4604      	mov	r4, r0
 800803c:	4608      	mov	r0, r1
 800803e:	602b      	str	r3, [r5, #0]
 8008040:	f7f9 fa50 	bl	80014e4 <_sbrk>
 8008044:	1c43      	adds	r3, r0, #1
 8008046:	d102      	bne.n	800804e <_sbrk_r+0x1a>
 8008048:	682b      	ldr	r3, [r5, #0]
 800804a:	b103      	cbz	r3, 800804e <_sbrk_r+0x1a>
 800804c:	6023      	str	r3, [r4, #0]
 800804e:	bd38      	pop	{r3, r4, r5, pc}
 8008050:	2000045c 	.word	0x2000045c

08008054 <memcpy>:
 8008054:	440a      	add	r2, r1
 8008056:	4291      	cmp	r1, r2
 8008058:	f100 33ff 	add.w	r3, r0, #4294967295
 800805c:	d100      	bne.n	8008060 <memcpy+0xc>
 800805e:	4770      	bx	lr
 8008060:	b510      	push	{r4, lr}
 8008062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008066:	f803 4f01 	strb.w	r4, [r3, #1]!
 800806a:	4291      	cmp	r1, r2
 800806c:	d1f9      	bne.n	8008062 <memcpy+0xe>
 800806e:	bd10      	pop	{r4, pc}

08008070 <__assert_func>:
 8008070:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008072:	4614      	mov	r4, r2
 8008074:	461a      	mov	r2, r3
 8008076:	4b09      	ldr	r3, [pc, #36]	@ (800809c <__assert_func+0x2c>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4605      	mov	r5, r0
 800807c:	68d8      	ldr	r0, [r3, #12]
 800807e:	b954      	cbnz	r4, 8008096 <__assert_func+0x26>
 8008080:	4b07      	ldr	r3, [pc, #28]	@ (80080a0 <__assert_func+0x30>)
 8008082:	461c      	mov	r4, r3
 8008084:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008088:	9100      	str	r1, [sp, #0]
 800808a:	462b      	mov	r3, r5
 800808c:	4905      	ldr	r1, [pc, #20]	@ (80080a4 <__assert_func+0x34>)
 800808e:	f000 f841 	bl	8008114 <fiprintf>
 8008092:	f000 f851 	bl	8008138 <abort>
 8008096:	4b04      	ldr	r3, [pc, #16]	@ (80080a8 <__assert_func+0x38>)
 8008098:	e7f4      	b.n	8008084 <__assert_func+0x14>
 800809a:	bf00      	nop
 800809c:	20000018 	.word	0x20000018
 80080a0:	0800894d 	.word	0x0800894d
 80080a4:	0800891f 	.word	0x0800891f
 80080a8:	08008912 	.word	0x08008912

080080ac <_calloc_r>:
 80080ac:	b570      	push	{r4, r5, r6, lr}
 80080ae:	fba1 5402 	umull	r5, r4, r1, r2
 80080b2:	b93c      	cbnz	r4, 80080c4 <_calloc_r+0x18>
 80080b4:	4629      	mov	r1, r5
 80080b6:	f7ff fb03 	bl	80076c0 <_malloc_r>
 80080ba:	4606      	mov	r6, r0
 80080bc:	b928      	cbnz	r0, 80080ca <_calloc_r+0x1e>
 80080be:	2600      	movs	r6, #0
 80080c0:	4630      	mov	r0, r6
 80080c2:	bd70      	pop	{r4, r5, r6, pc}
 80080c4:	220c      	movs	r2, #12
 80080c6:	6002      	str	r2, [r0, #0]
 80080c8:	e7f9      	b.n	80080be <_calloc_r+0x12>
 80080ca:	462a      	mov	r2, r5
 80080cc:	4621      	mov	r1, r4
 80080ce:	f7fe fbb6 	bl	800683e <memset>
 80080d2:	e7f5      	b.n	80080c0 <_calloc_r+0x14>

080080d4 <__ascii_mbtowc>:
 80080d4:	b082      	sub	sp, #8
 80080d6:	b901      	cbnz	r1, 80080da <__ascii_mbtowc+0x6>
 80080d8:	a901      	add	r1, sp, #4
 80080da:	b142      	cbz	r2, 80080ee <__ascii_mbtowc+0x1a>
 80080dc:	b14b      	cbz	r3, 80080f2 <__ascii_mbtowc+0x1e>
 80080de:	7813      	ldrb	r3, [r2, #0]
 80080e0:	600b      	str	r3, [r1, #0]
 80080e2:	7812      	ldrb	r2, [r2, #0]
 80080e4:	1e10      	subs	r0, r2, #0
 80080e6:	bf18      	it	ne
 80080e8:	2001      	movne	r0, #1
 80080ea:	b002      	add	sp, #8
 80080ec:	4770      	bx	lr
 80080ee:	4610      	mov	r0, r2
 80080f0:	e7fb      	b.n	80080ea <__ascii_mbtowc+0x16>
 80080f2:	f06f 0001 	mvn.w	r0, #1
 80080f6:	e7f8      	b.n	80080ea <__ascii_mbtowc+0x16>

080080f8 <__ascii_wctomb>:
 80080f8:	4603      	mov	r3, r0
 80080fa:	4608      	mov	r0, r1
 80080fc:	b141      	cbz	r1, 8008110 <__ascii_wctomb+0x18>
 80080fe:	2aff      	cmp	r2, #255	@ 0xff
 8008100:	d904      	bls.n	800810c <__ascii_wctomb+0x14>
 8008102:	228a      	movs	r2, #138	@ 0x8a
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	f04f 30ff 	mov.w	r0, #4294967295
 800810a:	4770      	bx	lr
 800810c:	700a      	strb	r2, [r1, #0]
 800810e:	2001      	movs	r0, #1
 8008110:	4770      	bx	lr
	...

08008114 <fiprintf>:
 8008114:	b40e      	push	{r1, r2, r3}
 8008116:	b503      	push	{r0, r1, lr}
 8008118:	4601      	mov	r1, r0
 800811a:	ab03      	add	r3, sp, #12
 800811c:	4805      	ldr	r0, [pc, #20]	@ (8008134 <fiprintf+0x20>)
 800811e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008122:	6800      	ldr	r0, [r0, #0]
 8008124:	9301      	str	r3, [sp, #4]
 8008126:	f000 f837 	bl	8008198 <_vfiprintf_r>
 800812a:	b002      	add	sp, #8
 800812c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008130:	b003      	add	sp, #12
 8008132:	4770      	bx	lr
 8008134:	20000018 	.word	0x20000018

08008138 <abort>:
 8008138:	b508      	push	{r3, lr}
 800813a:	2006      	movs	r0, #6
 800813c:	f000 fa00 	bl	8008540 <raise>
 8008140:	2001      	movs	r0, #1
 8008142:	f7f9 f957 	bl	80013f4 <_exit>

08008146 <__sfputc_r>:
 8008146:	6893      	ldr	r3, [r2, #8]
 8008148:	3b01      	subs	r3, #1
 800814a:	2b00      	cmp	r3, #0
 800814c:	b410      	push	{r4}
 800814e:	6093      	str	r3, [r2, #8]
 8008150:	da08      	bge.n	8008164 <__sfputc_r+0x1e>
 8008152:	6994      	ldr	r4, [r2, #24]
 8008154:	42a3      	cmp	r3, r4
 8008156:	db01      	blt.n	800815c <__sfputc_r+0x16>
 8008158:	290a      	cmp	r1, #10
 800815a:	d103      	bne.n	8008164 <__sfputc_r+0x1e>
 800815c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008160:	f000 b932 	b.w	80083c8 <__swbuf_r>
 8008164:	6813      	ldr	r3, [r2, #0]
 8008166:	1c58      	adds	r0, r3, #1
 8008168:	6010      	str	r0, [r2, #0]
 800816a:	7019      	strb	r1, [r3, #0]
 800816c:	4608      	mov	r0, r1
 800816e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008172:	4770      	bx	lr

08008174 <__sfputs_r>:
 8008174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008176:	4606      	mov	r6, r0
 8008178:	460f      	mov	r7, r1
 800817a:	4614      	mov	r4, r2
 800817c:	18d5      	adds	r5, r2, r3
 800817e:	42ac      	cmp	r4, r5
 8008180:	d101      	bne.n	8008186 <__sfputs_r+0x12>
 8008182:	2000      	movs	r0, #0
 8008184:	e007      	b.n	8008196 <__sfputs_r+0x22>
 8008186:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818a:	463a      	mov	r2, r7
 800818c:	4630      	mov	r0, r6
 800818e:	f7ff ffda 	bl	8008146 <__sfputc_r>
 8008192:	1c43      	adds	r3, r0, #1
 8008194:	d1f3      	bne.n	800817e <__sfputs_r+0xa>
 8008196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008198 <_vfiprintf_r>:
 8008198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800819c:	460d      	mov	r5, r1
 800819e:	b09d      	sub	sp, #116	@ 0x74
 80081a0:	4614      	mov	r4, r2
 80081a2:	4698      	mov	r8, r3
 80081a4:	4606      	mov	r6, r0
 80081a6:	b118      	cbz	r0, 80081b0 <_vfiprintf_r+0x18>
 80081a8:	6a03      	ldr	r3, [r0, #32]
 80081aa:	b90b      	cbnz	r3, 80081b0 <_vfiprintf_r+0x18>
 80081ac:	f7fe face 	bl	800674c <__sinit>
 80081b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081b2:	07d9      	lsls	r1, r3, #31
 80081b4:	d405      	bmi.n	80081c2 <_vfiprintf_r+0x2a>
 80081b6:	89ab      	ldrh	r3, [r5, #12]
 80081b8:	059a      	lsls	r2, r3, #22
 80081ba:	d402      	bmi.n	80081c2 <_vfiprintf_r+0x2a>
 80081bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081be:	f7fe fbbc 	bl	800693a <__retarget_lock_acquire_recursive>
 80081c2:	89ab      	ldrh	r3, [r5, #12]
 80081c4:	071b      	lsls	r3, r3, #28
 80081c6:	d501      	bpl.n	80081cc <_vfiprintf_r+0x34>
 80081c8:	692b      	ldr	r3, [r5, #16]
 80081ca:	b99b      	cbnz	r3, 80081f4 <_vfiprintf_r+0x5c>
 80081cc:	4629      	mov	r1, r5
 80081ce:	4630      	mov	r0, r6
 80081d0:	f000 f938 	bl	8008444 <__swsetup_r>
 80081d4:	b170      	cbz	r0, 80081f4 <_vfiprintf_r+0x5c>
 80081d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081d8:	07dc      	lsls	r4, r3, #31
 80081da:	d504      	bpl.n	80081e6 <_vfiprintf_r+0x4e>
 80081dc:	f04f 30ff 	mov.w	r0, #4294967295
 80081e0:	b01d      	add	sp, #116	@ 0x74
 80081e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081e6:	89ab      	ldrh	r3, [r5, #12]
 80081e8:	0598      	lsls	r0, r3, #22
 80081ea:	d4f7      	bmi.n	80081dc <_vfiprintf_r+0x44>
 80081ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081ee:	f7fe fba5 	bl	800693c <__retarget_lock_release_recursive>
 80081f2:	e7f3      	b.n	80081dc <_vfiprintf_r+0x44>
 80081f4:	2300      	movs	r3, #0
 80081f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80081f8:	2320      	movs	r3, #32
 80081fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008202:	2330      	movs	r3, #48	@ 0x30
 8008204:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80083b4 <_vfiprintf_r+0x21c>
 8008208:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800820c:	f04f 0901 	mov.w	r9, #1
 8008210:	4623      	mov	r3, r4
 8008212:	469a      	mov	sl, r3
 8008214:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008218:	b10a      	cbz	r2, 800821e <_vfiprintf_r+0x86>
 800821a:	2a25      	cmp	r2, #37	@ 0x25
 800821c:	d1f9      	bne.n	8008212 <_vfiprintf_r+0x7a>
 800821e:	ebba 0b04 	subs.w	fp, sl, r4
 8008222:	d00b      	beq.n	800823c <_vfiprintf_r+0xa4>
 8008224:	465b      	mov	r3, fp
 8008226:	4622      	mov	r2, r4
 8008228:	4629      	mov	r1, r5
 800822a:	4630      	mov	r0, r6
 800822c:	f7ff ffa2 	bl	8008174 <__sfputs_r>
 8008230:	3001      	adds	r0, #1
 8008232:	f000 80a7 	beq.w	8008384 <_vfiprintf_r+0x1ec>
 8008236:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008238:	445a      	add	r2, fp
 800823a:	9209      	str	r2, [sp, #36]	@ 0x24
 800823c:	f89a 3000 	ldrb.w	r3, [sl]
 8008240:	2b00      	cmp	r3, #0
 8008242:	f000 809f 	beq.w	8008384 <_vfiprintf_r+0x1ec>
 8008246:	2300      	movs	r3, #0
 8008248:	f04f 32ff 	mov.w	r2, #4294967295
 800824c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008250:	f10a 0a01 	add.w	sl, sl, #1
 8008254:	9304      	str	r3, [sp, #16]
 8008256:	9307      	str	r3, [sp, #28]
 8008258:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800825c:	931a      	str	r3, [sp, #104]	@ 0x68
 800825e:	4654      	mov	r4, sl
 8008260:	2205      	movs	r2, #5
 8008262:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008266:	4853      	ldr	r0, [pc, #332]	@ (80083b4 <_vfiprintf_r+0x21c>)
 8008268:	f7f7 ffb2 	bl	80001d0 <memchr>
 800826c:	9a04      	ldr	r2, [sp, #16]
 800826e:	b9d8      	cbnz	r0, 80082a8 <_vfiprintf_r+0x110>
 8008270:	06d1      	lsls	r1, r2, #27
 8008272:	bf44      	itt	mi
 8008274:	2320      	movmi	r3, #32
 8008276:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800827a:	0713      	lsls	r3, r2, #28
 800827c:	bf44      	itt	mi
 800827e:	232b      	movmi	r3, #43	@ 0x2b
 8008280:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008284:	f89a 3000 	ldrb.w	r3, [sl]
 8008288:	2b2a      	cmp	r3, #42	@ 0x2a
 800828a:	d015      	beq.n	80082b8 <_vfiprintf_r+0x120>
 800828c:	9a07      	ldr	r2, [sp, #28]
 800828e:	4654      	mov	r4, sl
 8008290:	2000      	movs	r0, #0
 8008292:	f04f 0c0a 	mov.w	ip, #10
 8008296:	4621      	mov	r1, r4
 8008298:	f811 3b01 	ldrb.w	r3, [r1], #1
 800829c:	3b30      	subs	r3, #48	@ 0x30
 800829e:	2b09      	cmp	r3, #9
 80082a0:	d94b      	bls.n	800833a <_vfiprintf_r+0x1a2>
 80082a2:	b1b0      	cbz	r0, 80082d2 <_vfiprintf_r+0x13a>
 80082a4:	9207      	str	r2, [sp, #28]
 80082a6:	e014      	b.n	80082d2 <_vfiprintf_r+0x13a>
 80082a8:	eba0 0308 	sub.w	r3, r0, r8
 80082ac:	fa09 f303 	lsl.w	r3, r9, r3
 80082b0:	4313      	orrs	r3, r2
 80082b2:	9304      	str	r3, [sp, #16]
 80082b4:	46a2      	mov	sl, r4
 80082b6:	e7d2      	b.n	800825e <_vfiprintf_r+0xc6>
 80082b8:	9b03      	ldr	r3, [sp, #12]
 80082ba:	1d19      	adds	r1, r3, #4
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	9103      	str	r1, [sp, #12]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	bfbb      	ittet	lt
 80082c4:	425b      	neglt	r3, r3
 80082c6:	f042 0202 	orrlt.w	r2, r2, #2
 80082ca:	9307      	strge	r3, [sp, #28]
 80082cc:	9307      	strlt	r3, [sp, #28]
 80082ce:	bfb8      	it	lt
 80082d0:	9204      	strlt	r2, [sp, #16]
 80082d2:	7823      	ldrb	r3, [r4, #0]
 80082d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80082d6:	d10a      	bne.n	80082ee <_vfiprintf_r+0x156>
 80082d8:	7863      	ldrb	r3, [r4, #1]
 80082da:	2b2a      	cmp	r3, #42	@ 0x2a
 80082dc:	d132      	bne.n	8008344 <_vfiprintf_r+0x1ac>
 80082de:	9b03      	ldr	r3, [sp, #12]
 80082e0:	1d1a      	adds	r2, r3, #4
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	9203      	str	r2, [sp, #12]
 80082e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80082ea:	3402      	adds	r4, #2
 80082ec:	9305      	str	r3, [sp, #20]
 80082ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80083c4 <_vfiprintf_r+0x22c>
 80082f2:	7821      	ldrb	r1, [r4, #0]
 80082f4:	2203      	movs	r2, #3
 80082f6:	4650      	mov	r0, sl
 80082f8:	f7f7 ff6a 	bl	80001d0 <memchr>
 80082fc:	b138      	cbz	r0, 800830e <_vfiprintf_r+0x176>
 80082fe:	9b04      	ldr	r3, [sp, #16]
 8008300:	eba0 000a 	sub.w	r0, r0, sl
 8008304:	2240      	movs	r2, #64	@ 0x40
 8008306:	4082      	lsls	r2, r0
 8008308:	4313      	orrs	r3, r2
 800830a:	3401      	adds	r4, #1
 800830c:	9304      	str	r3, [sp, #16]
 800830e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008312:	4829      	ldr	r0, [pc, #164]	@ (80083b8 <_vfiprintf_r+0x220>)
 8008314:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008318:	2206      	movs	r2, #6
 800831a:	f7f7 ff59 	bl	80001d0 <memchr>
 800831e:	2800      	cmp	r0, #0
 8008320:	d03f      	beq.n	80083a2 <_vfiprintf_r+0x20a>
 8008322:	4b26      	ldr	r3, [pc, #152]	@ (80083bc <_vfiprintf_r+0x224>)
 8008324:	bb1b      	cbnz	r3, 800836e <_vfiprintf_r+0x1d6>
 8008326:	9b03      	ldr	r3, [sp, #12]
 8008328:	3307      	adds	r3, #7
 800832a:	f023 0307 	bic.w	r3, r3, #7
 800832e:	3308      	adds	r3, #8
 8008330:	9303      	str	r3, [sp, #12]
 8008332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008334:	443b      	add	r3, r7
 8008336:	9309      	str	r3, [sp, #36]	@ 0x24
 8008338:	e76a      	b.n	8008210 <_vfiprintf_r+0x78>
 800833a:	fb0c 3202 	mla	r2, ip, r2, r3
 800833e:	460c      	mov	r4, r1
 8008340:	2001      	movs	r0, #1
 8008342:	e7a8      	b.n	8008296 <_vfiprintf_r+0xfe>
 8008344:	2300      	movs	r3, #0
 8008346:	3401      	adds	r4, #1
 8008348:	9305      	str	r3, [sp, #20]
 800834a:	4619      	mov	r1, r3
 800834c:	f04f 0c0a 	mov.w	ip, #10
 8008350:	4620      	mov	r0, r4
 8008352:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008356:	3a30      	subs	r2, #48	@ 0x30
 8008358:	2a09      	cmp	r2, #9
 800835a:	d903      	bls.n	8008364 <_vfiprintf_r+0x1cc>
 800835c:	2b00      	cmp	r3, #0
 800835e:	d0c6      	beq.n	80082ee <_vfiprintf_r+0x156>
 8008360:	9105      	str	r1, [sp, #20]
 8008362:	e7c4      	b.n	80082ee <_vfiprintf_r+0x156>
 8008364:	fb0c 2101 	mla	r1, ip, r1, r2
 8008368:	4604      	mov	r4, r0
 800836a:	2301      	movs	r3, #1
 800836c:	e7f0      	b.n	8008350 <_vfiprintf_r+0x1b8>
 800836e:	ab03      	add	r3, sp, #12
 8008370:	9300      	str	r3, [sp, #0]
 8008372:	462a      	mov	r2, r5
 8008374:	4b12      	ldr	r3, [pc, #72]	@ (80083c0 <_vfiprintf_r+0x228>)
 8008376:	a904      	add	r1, sp, #16
 8008378:	4630      	mov	r0, r6
 800837a:	f7fd fda3 	bl	8005ec4 <_printf_float>
 800837e:	4607      	mov	r7, r0
 8008380:	1c78      	adds	r0, r7, #1
 8008382:	d1d6      	bne.n	8008332 <_vfiprintf_r+0x19a>
 8008384:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008386:	07d9      	lsls	r1, r3, #31
 8008388:	d405      	bmi.n	8008396 <_vfiprintf_r+0x1fe>
 800838a:	89ab      	ldrh	r3, [r5, #12]
 800838c:	059a      	lsls	r2, r3, #22
 800838e:	d402      	bmi.n	8008396 <_vfiprintf_r+0x1fe>
 8008390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008392:	f7fe fad3 	bl	800693c <__retarget_lock_release_recursive>
 8008396:	89ab      	ldrh	r3, [r5, #12]
 8008398:	065b      	lsls	r3, r3, #25
 800839a:	f53f af1f 	bmi.w	80081dc <_vfiprintf_r+0x44>
 800839e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083a0:	e71e      	b.n	80081e0 <_vfiprintf_r+0x48>
 80083a2:	ab03      	add	r3, sp, #12
 80083a4:	9300      	str	r3, [sp, #0]
 80083a6:	462a      	mov	r2, r5
 80083a8:	4b05      	ldr	r3, [pc, #20]	@ (80083c0 <_vfiprintf_r+0x228>)
 80083aa:	a904      	add	r1, sp, #16
 80083ac:	4630      	mov	r0, r6
 80083ae:	f7fe f821 	bl	80063f4 <_printf_i>
 80083b2:	e7e4      	b.n	800837e <_vfiprintf_r+0x1e6>
 80083b4:	08008a4f 	.word	0x08008a4f
 80083b8:	08008a59 	.word	0x08008a59
 80083bc:	08005ec5 	.word	0x08005ec5
 80083c0:	08008175 	.word	0x08008175
 80083c4:	08008a55 	.word	0x08008a55

080083c8 <__swbuf_r>:
 80083c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ca:	460e      	mov	r6, r1
 80083cc:	4614      	mov	r4, r2
 80083ce:	4605      	mov	r5, r0
 80083d0:	b118      	cbz	r0, 80083da <__swbuf_r+0x12>
 80083d2:	6a03      	ldr	r3, [r0, #32]
 80083d4:	b90b      	cbnz	r3, 80083da <__swbuf_r+0x12>
 80083d6:	f7fe f9b9 	bl	800674c <__sinit>
 80083da:	69a3      	ldr	r3, [r4, #24]
 80083dc:	60a3      	str	r3, [r4, #8]
 80083de:	89a3      	ldrh	r3, [r4, #12]
 80083e0:	071a      	lsls	r2, r3, #28
 80083e2:	d501      	bpl.n	80083e8 <__swbuf_r+0x20>
 80083e4:	6923      	ldr	r3, [r4, #16]
 80083e6:	b943      	cbnz	r3, 80083fa <__swbuf_r+0x32>
 80083e8:	4621      	mov	r1, r4
 80083ea:	4628      	mov	r0, r5
 80083ec:	f000 f82a 	bl	8008444 <__swsetup_r>
 80083f0:	b118      	cbz	r0, 80083fa <__swbuf_r+0x32>
 80083f2:	f04f 37ff 	mov.w	r7, #4294967295
 80083f6:	4638      	mov	r0, r7
 80083f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083fa:	6823      	ldr	r3, [r4, #0]
 80083fc:	6922      	ldr	r2, [r4, #16]
 80083fe:	1a98      	subs	r0, r3, r2
 8008400:	6963      	ldr	r3, [r4, #20]
 8008402:	b2f6      	uxtb	r6, r6
 8008404:	4283      	cmp	r3, r0
 8008406:	4637      	mov	r7, r6
 8008408:	dc05      	bgt.n	8008416 <__swbuf_r+0x4e>
 800840a:	4621      	mov	r1, r4
 800840c:	4628      	mov	r0, r5
 800840e:	f7ff fde9 	bl	8007fe4 <_fflush_r>
 8008412:	2800      	cmp	r0, #0
 8008414:	d1ed      	bne.n	80083f2 <__swbuf_r+0x2a>
 8008416:	68a3      	ldr	r3, [r4, #8]
 8008418:	3b01      	subs	r3, #1
 800841a:	60a3      	str	r3, [r4, #8]
 800841c:	6823      	ldr	r3, [r4, #0]
 800841e:	1c5a      	adds	r2, r3, #1
 8008420:	6022      	str	r2, [r4, #0]
 8008422:	701e      	strb	r6, [r3, #0]
 8008424:	6962      	ldr	r2, [r4, #20]
 8008426:	1c43      	adds	r3, r0, #1
 8008428:	429a      	cmp	r2, r3
 800842a:	d004      	beq.n	8008436 <__swbuf_r+0x6e>
 800842c:	89a3      	ldrh	r3, [r4, #12]
 800842e:	07db      	lsls	r3, r3, #31
 8008430:	d5e1      	bpl.n	80083f6 <__swbuf_r+0x2e>
 8008432:	2e0a      	cmp	r6, #10
 8008434:	d1df      	bne.n	80083f6 <__swbuf_r+0x2e>
 8008436:	4621      	mov	r1, r4
 8008438:	4628      	mov	r0, r5
 800843a:	f7ff fdd3 	bl	8007fe4 <_fflush_r>
 800843e:	2800      	cmp	r0, #0
 8008440:	d0d9      	beq.n	80083f6 <__swbuf_r+0x2e>
 8008442:	e7d6      	b.n	80083f2 <__swbuf_r+0x2a>

08008444 <__swsetup_r>:
 8008444:	b538      	push	{r3, r4, r5, lr}
 8008446:	4b29      	ldr	r3, [pc, #164]	@ (80084ec <__swsetup_r+0xa8>)
 8008448:	4605      	mov	r5, r0
 800844a:	6818      	ldr	r0, [r3, #0]
 800844c:	460c      	mov	r4, r1
 800844e:	b118      	cbz	r0, 8008458 <__swsetup_r+0x14>
 8008450:	6a03      	ldr	r3, [r0, #32]
 8008452:	b90b      	cbnz	r3, 8008458 <__swsetup_r+0x14>
 8008454:	f7fe f97a 	bl	800674c <__sinit>
 8008458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800845c:	0719      	lsls	r1, r3, #28
 800845e:	d422      	bmi.n	80084a6 <__swsetup_r+0x62>
 8008460:	06da      	lsls	r2, r3, #27
 8008462:	d407      	bmi.n	8008474 <__swsetup_r+0x30>
 8008464:	2209      	movs	r2, #9
 8008466:	602a      	str	r2, [r5, #0]
 8008468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800846c:	81a3      	strh	r3, [r4, #12]
 800846e:	f04f 30ff 	mov.w	r0, #4294967295
 8008472:	e033      	b.n	80084dc <__swsetup_r+0x98>
 8008474:	0758      	lsls	r0, r3, #29
 8008476:	d512      	bpl.n	800849e <__swsetup_r+0x5a>
 8008478:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800847a:	b141      	cbz	r1, 800848e <__swsetup_r+0x4a>
 800847c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008480:	4299      	cmp	r1, r3
 8008482:	d002      	beq.n	800848a <__swsetup_r+0x46>
 8008484:	4628      	mov	r0, r5
 8008486:	f7ff f8a7 	bl	80075d8 <_free_r>
 800848a:	2300      	movs	r3, #0
 800848c:	6363      	str	r3, [r4, #52]	@ 0x34
 800848e:	89a3      	ldrh	r3, [r4, #12]
 8008490:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008494:	81a3      	strh	r3, [r4, #12]
 8008496:	2300      	movs	r3, #0
 8008498:	6063      	str	r3, [r4, #4]
 800849a:	6923      	ldr	r3, [r4, #16]
 800849c:	6023      	str	r3, [r4, #0]
 800849e:	89a3      	ldrh	r3, [r4, #12]
 80084a0:	f043 0308 	orr.w	r3, r3, #8
 80084a4:	81a3      	strh	r3, [r4, #12]
 80084a6:	6923      	ldr	r3, [r4, #16]
 80084a8:	b94b      	cbnz	r3, 80084be <__swsetup_r+0x7a>
 80084aa:	89a3      	ldrh	r3, [r4, #12]
 80084ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80084b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084b4:	d003      	beq.n	80084be <__swsetup_r+0x7a>
 80084b6:	4621      	mov	r1, r4
 80084b8:	4628      	mov	r0, r5
 80084ba:	f000 f883 	bl	80085c4 <__smakebuf_r>
 80084be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084c2:	f013 0201 	ands.w	r2, r3, #1
 80084c6:	d00a      	beq.n	80084de <__swsetup_r+0x9a>
 80084c8:	2200      	movs	r2, #0
 80084ca:	60a2      	str	r2, [r4, #8]
 80084cc:	6962      	ldr	r2, [r4, #20]
 80084ce:	4252      	negs	r2, r2
 80084d0:	61a2      	str	r2, [r4, #24]
 80084d2:	6922      	ldr	r2, [r4, #16]
 80084d4:	b942      	cbnz	r2, 80084e8 <__swsetup_r+0xa4>
 80084d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80084da:	d1c5      	bne.n	8008468 <__swsetup_r+0x24>
 80084dc:	bd38      	pop	{r3, r4, r5, pc}
 80084de:	0799      	lsls	r1, r3, #30
 80084e0:	bf58      	it	pl
 80084e2:	6962      	ldrpl	r2, [r4, #20]
 80084e4:	60a2      	str	r2, [r4, #8]
 80084e6:	e7f4      	b.n	80084d2 <__swsetup_r+0x8e>
 80084e8:	2000      	movs	r0, #0
 80084ea:	e7f7      	b.n	80084dc <__swsetup_r+0x98>
 80084ec:	20000018 	.word	0x20000018

080084f0 <_raise_r>:
 80084f0:	291f      	cmp	r1, #31
 80084f2:	b538      	push	{r3, r4, r5, lr}
 80084f4:	4605      	mov	r5, r0
 80084f6:	460c      	mov	r4, r1
 80084f8:	d904      	bls.n	8008504 <_raise_r+0x14>
 80084fa:	2316      	movs	r3, #22
 80084fc:	6003      	str	r3, [r0, #0]
 80084fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008502:	bd38      	pop	{r3, r4, r5, pc}
 8008504:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008506:	b112      	cbz	r2, 800850e <_raise_r+0x1e>
 8008508:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800850c:	b94b      	cbnz	r3, 8008522 <_raise_r+0x32>
 800850e:	4628      	mov	r0, r5
 8008510:	f000 f830 	bl	8008574 <_getpid_r>
 8008514:	4622      	mov	r2, r4
 8008516:	4601      	mov	r1, r0
 8008518:	4628      	mov	r0, r5
 800851a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800851e:	f000 b817 	b.w	8008550 <_kill_r>
 8008522:	2b01      	cmp	r3, #1
 8008524:	d00a      	beq.n	800853c <_raise_r+0x4c>
 8008526:	1c59      	adds	r1, r3, #1
 8008528:	d103      	bne.n	8008532 <_raise_r+0x42>
 800852a:	2316      	movs	r3, #22
 800852c:	6003      	str	r3, [r0, #0]
 800852e:	2001      	movs	r0, #1
 8008530:	e7e7      	b.n	8008502 <_raise_r+0x12>
 8008532:	2100      	movs	r1, #0
 8008534:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008538:	4620      	mov	r0, r4
 800853a:	4798      	blx	r3
 800853c:	2000      	movs	r0, #0
 800853e:	e7e0      	b.n	8008502 <_raise_r+0x12>

08008540 <raise>:
 8008540:	4b02      	ldr	r3, [pc, #8]	@ (800854c <raise+0xc>)
 8008542:	4601      	mov	r1, r0
 8008544:	6818      	ldr	r0, [r3, #0]
 8008546:	f7ff bfd3 	b.w	80084f0 <_raise_r>
 800854a:	bf00      	nop
 800854c:	20000018 	.word	0x20000018

08008550 <_kill_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4d07      	ldr	r5, [pc, #28]	@ (8008570 <_kill_r+0x20>)
 8008554:	2300      	movs	r3, #0
 8008556:	4604      	mov	r4, r0
 8008558:	4608      	mov	r0, r1
 800855a:	4611      	mov	r1, r2
 800855c:	602b      	str	r3, [r5, #0]
 800855e:	f7f8 ff39 	bl	80013d4 <_kill>
 8008562:	1c43      	adds	r3, r0, #1
 8008564:	d102      	bne.n	800856c <_kill_r+0x1c>
 8008566:	682b      	ldr	r3, [r5, #0]
 8008568:	b103      	cbz	r3, 800856c <_kill_r+0x1c>
 800856a:	6023      	str	r3, [r4, #0]
 800856c:	bd38      	pop	{r3, r4, r5, pc}
 800856e:	bf00      	nop
 8008570:	2000045c 	.word	0x2000045c

08008574 <_getpid_r>:
 8008574:	f7f8 bf26 	b.w	80013c4 <_getpid>

08008578 <__swhatbuf_r>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	460c      	mov	r4, r1
 800857c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008580:	2900      	cmp	r1, #0
 8008582:	b096      	sub	sp, #88	@ 0x58
 8008584:	4615      	mov	r5, r2
 8008586:	461e      	mov	r6, r3
 8008588:	da0d      	bge.n	80085a6 <__swhatbuf_r+0x2e>
 800858a:	89a3      	ldrh	r3, [r4, #12]
 800858c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008590:	f04f 0100 	mov.w	r1, #0
 8008594:	bf14      	ite	ne
 8008596:	2340      	movne	r3, #64	@ 0x40
 8008598:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800859c:	2000      	movs	r0, #0
 800859e:	6031      	str	r1, [r6, #0]
 80085a0:	602b      	str	r3, [r5, #0]
 80085a2:	b016      	add	sp, #88	@ 0x58
 80085a4:	bd70      	pop	{r4, r5, r6, pc}
 80085a6:	466a      	mov	r2, sp
 80085a8:	f000 f848 	bl	800863c <_fstat_r>
 80085ac:	2800      	cmp	r0, #0
 80085ae:	dbec      	blt.n	800858a <__swhatbuf_r+0x12>
 80085b0:	9901      	ldr	r1, [sp, #4]
 80085b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80085b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80085ba:	4259      	negs	r1, r3
 80085bc:	4159      	adcs	r1, r3
 80085be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085c2:	e7eb      	b.n	800859c <__swhatbuf_r+0x24>

080085c4 <__smakebuf_r>:
 80085c4:	898b      	ldrh	r3, [r1, #12]
 80085c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085c8:	079d      	lsls	r5, r3, #30
 80085ca:	4606      	mov	r6, r0
 80085cc:	460c      	mov	r4, r1
 80085ce:	d507      	bpl.n	80085e0 <__smakebuf_r+0x1c>
 80085d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80085d4:	6023      	str	r3, [r4, #0]
 80085d6:	6123      	str	r3, [r4, #16]
 80085d8:	2301      	movs	r3, #1
 80085da:	6163      	str	r3, [r4, #20]
 80085dc:	b003      	add	sp, #12
 80085de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085e0:	ab01      	add	r3, sp, #4
 80085e2:	466a      	mov	r2, sp
 80085e4:	f7ff ffc8 	bl	8008578 <__swhatbuf_r>
 80085e8:	9f00      	ldr	r7, [sp, #0]
 80085ea:	4605      	mov	r5, r0
 80085ec:	4639      	mov	r1, r7
 80085ee:	4630      	mov	r0, r6
 80085f0:	f7ff f866 	bl	80076c0 <_malloc_r>
 80085f4:	b948      	cbnz	r0, 800860a <__smakebuf_r+0x46>
 80085f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085fa:	059a      	lsls	r2, r3, #22
 80085fc:	d4ee      	bmi.n	80085dc <__smakebuf_r+0x18>
 80085fe:	f023 0303 	bic.w	r3, r3, #3
 8008602:	f043 0302 	orr.w	r3, r3, #2
 8008606:	81a3      	strh	r3, [r4, #12]
 8008608:	e7e2      	b.n	80085d0 <__smakebuf_r+0xc>
 800860a:	89a3      	ldrh	r3, [r4, #12]
 800860c:	6020      	str	r0, [r4, #0]
 800860e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008612:	81a3      	strh	r3, [r4, #12]
 8008614:	9b01      	ldr	r3, [sp, #4]
 8008616:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800861a:	b15b      	cbz	r3, 8008634 <__smakebuf_r+0x70>
 800861c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008620:	4630      	mov	r0, r6
 8008622:	f000 f81d 	bl	8008660 <_isatty_r>
 8008626:	b128      	cbz	r0, 8008634 <__smakebuf_r+0x70>
 8008628:	89a3      	ldrh	r3, [r4, #12]
 800862a:	f023 0303 	bic.w	r3, r3, #3
 800862e:	f043 0301 	orr.w	r3, r3, #1
 8008632:	81a3      	strh	r3, [r4, #12]
 8008634:	89a3      	ldrh	r3, [r4, #12]
 8008636:	431d      	orrs	r5, r3
 8008638:	81a5      	strh	r5, [r4, #12]
 800863a:	e7cf      	b.n	80085dc <__smakebuf_r+0x18>

0800863c <_fstat_r>:
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	4d07      	ldr	r5, [pc, #28]	@ (800865c <_fstat_r+0x20>)
 8008640:	2300      	movs	r3, #0
 8008642:	4604      	mov	r4, r0
 8008644:	4608      	mov	r0, r1
 8008646:	4611      	mov	r1, r2
 8008648:	602b      	str	r3, [r5, #0]
 800864a:	f7f8 ff23 	bl	8001494 <_fstat>
 800864e:	1c43      	adds	r3, r0, #1
 8008650:	d102      	bne.n	8008658 <_fstat_r+0x1c>
 8008652:	682b      	ldr	r3, [r5, #0]
 8008654:	b103      	cbz	r3, 8008658 <_fstat_r+0x1c>
 8008656:	6023      	str	r3, [r4, #0]
 8008658:	bd38      	pop	{r3, r4, r5, pc}
 800865a:	bf00      	nop
 800865c:	2000045c 	.word	0x2000045c

08008660 <_isatty_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4d06      	ldr	r5, [pc, #24]	@ (800867c <_isatty_r+0x1c>)
 8008664:	2300      	movs	r3, #0
 8008666:	4604      	mov	r4, r0
 8008668:	4608      	mov	r0, r1
 800866a:	602b      	str	r3, [r5, #0]
 800866c:	f7f8 ff22 	bl	80014b4 <_isatty>
 8008670:	1c43      	adds	r3, r0, #1
 8008672:	d102      	bne.n	800867a <_isatty_r+0x1a>
 8008674:	682b      	ldr	r3, [r5, #0]
 8008676:	b103      	cbz	r3, 800867a <_isatty_r+0x1a>
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	bd38      	pop	{r3, r4, r5, pc}
 800867c:	2000045c 	.word	0x2000045c

08008680 <_init>:
 8008680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008682:	bf00      	nop
 8008684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008686:	bc08      	pop	{r3}
 8008688:	469e      	mov	lr, r3
 800868a:	4770      	bx	lr

0800868c <_fini>:
 800868c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800868e:	bf00      	nop
 8008690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008692:	bc08      	pop	{r3}
 8008694:	469e      	mov	lr, r3
 8008696:	4770      	bx	lr
