/* 8001D32C 0001A26C  94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8001D330 0001A270  7C 08 02 A6 */ mflr r0
/* 8001D334 0001A274  90 01 00 14 */ stw r0, 0x14(r1)
/* 8001D338 0001A278  93 E1 00 0C */ stw r31, 0xc(r1)
/* 8001D33C 0001A27C  93 C1 00 08 */ stw r30, 8(r1)
/* 8001D340 0001A280  7C 7E 1B 78 */ mr r30, r3
/* 8001D344 0001A284  7C 9F 23 78 */ mr r31, r4
/* 8001D348 0001A288  C8 03 00 10 */ lfd f0, 0x10(r3)
/* 8001D34C 0001A28C  FC 40 00 32 */ fmul f2, f0, f0
/* 8001D350 0001A290  C8 03 00 00 */ lfd f0, 0(r3)
/* 8001D354 0001A294  FC 20 00 32 */ fmul f1, f0, f0
/* 8001D358 0001A298  C8 03 00 08 */ lfd f0, 8(r3)
/* 8001D35C 0001A29C  FC 00 00 32 */ fmul f0, f0, f0
/* 8001D360 0001A2A0  FC 01 00 2A */ fadd f0, f1, f0
/* 8001D364 0001A2A4  FC 22 00 2A */ fadd f1, f2, f0
/* 8001D368 0001A2A8  48 34 F6 ED */ bl func_8036CA54
/* 8001D36C 0001A2AC  C8 02 82 18 */ lfd f0, lbl_80451C18-_SDA2_BASE_(r2)
/* 8001D370 0001A2B0  FC 00 08 00 */ fcmpu cr0, f0, f1
/* 8001D374 0001A2B4  41 82 00 38 */ beq lbl_8001D3AC
/* 8001D378 0001A2B8  C8 1E 00 00 */ lfd f0, 0(r30)
/* 8001D37C 0001A2BC  FC 00 08 24 */ fdiv f0, f0, f1
/* 8001D380 0001A2C0  FC 00 00 18 */ frsp f0, f0
/* 8001D384 0001A2C4  D0 1F 00 00 */ stfs f0, 0(r31)
/* 8001D388 0001A2C8  C8 1E 00 08 */ lfd f0, 8(r30)
/* 8001D38C 0001A2CC  FC 00 08 24 */ fdiv f0, f0, f1
/* 8001D390 0001A2D0  FC 00 00 18 */ frsp f0, f0
/* 8001D394 0001A2D4  D0 1F 00 04 */ stfs f0, 4(r31)
/* 8001D398 0001A2D8  C8 1E 00 10 */ lfd f0, 0x10(r30)
/* 8001D39C 0001A2DC  FC 00 08 24 */ fdiv f0, f0, f1
/* 8001D3A0 0001A2E0  FC 00 00 18 */ frsp f0, f0
/* 8001D3A4 0001A2E4  D0 1F 00 08 */ stfs f0, 8(r31)
/* 8001D3A8 0001A2E8  48 00 00 14 */ b lbl_8001D3BC
lbl_8001D3AC:
/* 8001D3AC 0001A2EC  C0 02 82 04 */ lfs f0, lbl_80451C04-_SDA2_BASE_(r2)
/* 8001D3B0 0001A2F0  D0 1F 00 00 */ stfs f0, 0(r31)
/* 8001D3B4 0001A2F4  D0 1F 00 04 */ stfs f0, 4(r31)
/* 8001D3B8 0001A2F8  D0 1F 00 08 */ stfs f0, 8(r31)
lbl_8001D3BC:
/* 8001D3BC 0001A2FC  83 E1 00 0C */ lwz r31, 0xc(r1)
/* 8001D3C0 0001A300  83 C1 00 08 */ lwz r30, 8(r1)
/* 8001D3C4 0001A304  80 01 00 14 */ lwz r0, 0x14(r1)
/* 8001D3C8 0001A308  7C 08 03 A6 */ mtlr r0
/* 8001D3CC 0001A30C  38 21 00 10 */ addi r1, r1, 0x10
/* 8001D3D0 0001A310  4E 80 00 20 */ blr
