Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Apr 14 23:57:20 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/hipaccRun_timing_routed.rpt
| Design       : hipaccRun
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.792        0.000                      0                 6390        0.055        0.000                      0                 6390        2.550        0.000                       0                  2747  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 3.330}        6.660           150.150         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.792        0.000                      0                 6390        0.055        0.000                      0                 6390        2.550        0.000                       0                  2747  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_process_r_fu_18/p_tmp_mid2_reg_2147_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_4_1_1_reg_2385_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (ap_clk rise@6.660ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 0.322ns (5.461%)  route 5.574ns (94.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.156 - 6.660 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2752, unset)         1.550     1.550    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X27Y113        FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/p_tmp_mid2_reg_2147_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.269     1.819 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/p_tmp_mid2_reg_2147_reg[0]/Q
                         net (fo=98, routed)          5.574     7.393    ccGaussianFilterGKer_U0/grp_process_r_fu_18/p_tmp_mid2_reg_2147_reg_n_0_[0]
    SLICE_X5Y124         LUT6 (Prop_lut6_I2_O)        0.053     7.446 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_4_1_1_reg_2385[13]_i_1/O
                         net (fo=1, routed)           0.000     7.446    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_4_1_1_fu_1468_p10[13]
    SLICE_X5Y124         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_4_1_1_reg_2385_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.660     6.660 r  
                                                      0.000     6.660 r  ap_clk (IN)
                         net (fo=2752, unset)         1.496     8.156    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X5Y124         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_4_1_1_reg_2385_reg[13]/C
                         clock pessimism              0.082     8.238    
                         clock uncertainty           -0.035     8.203    
    SLICE_X5Y124         FDRE (Setup_fdre_C_D)        0.035     8.238    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_4_1_1_reg_2385_reg[13]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_4_fu_178_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/ram_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.706%)  route 0.150ns (62.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2752, unset)         0.630     0.630    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X27Y119        FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_4_fu_178_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.091     0.721 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_4_fu_178_reg[29]/Q
                         net (fo=2, routed)           0.150     0.871    ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/win_tmp_4_4_fu_178_reg[31][29]
    RAMB36_X1Y23         RAMB36E1                                     r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/ram_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2752, unset)         0.869     0.869    ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/ap_clk
    RAMB36_X1Y23         RAMB36E1                                     r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.169     0.700    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.117     0.817    ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.330 }
Period(ns):         6.660
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         6.660       3.368      DSP48_X1Y55    ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X44Y120  ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_reg_pp0_iter5_win_2_2_load_reg_2062_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X34Y113  ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_enable_reg_pp0_iter8_reg_srl4___ccGaussianFilterGKer_U0_grp_process_r_fu_18_ap_enable_reg_pp0_iter8_reg_r/CLK



