{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 11:50:38 2012 " "Info: Processing started: Wed Dec 12 11:50:38 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab7 -c QP_Lab7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab7 -c QP_Lab7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|tdo_bypass_reg register sld_hub:auto_hub\|tdo 219.01 MHz 4.566 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 219.01 MHz between source register \"sld_hub:auto_hub\|tdo_bypass_reg\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 4.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.070 ns + Longest register register " "Info: + Longest register to register delay is 2.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo_bypass_reg 1 REG LCFF_X40_Y28_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y28_N9; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.438 ns) 0.949 ns sld_hub:auto_hub\|tdo~0 2 COMB LCCOMB_X41_Y28_N2 1 " "Info: 2: + IC(0.511 ns) + CELL(0.438 ns) = 0.949 ns; Loc. = LCCOMB_X41_Y28_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.389 ns) 1.593 ns sld_hub:auto_hub\|tdo~2 3 COMB LCCOMB_X41_Y28_N30 1 " "Info: 3: + IC(0.255 ns) + CELL(0.389 ns) = 1.593 ns; Loc. = LCCOMB_X41_Y28_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.986 ns sld_hub:auto_hub\|tdo~5 4 COMB LCCOMB_X41_Y28_N8 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 1.986 ns; Loc. = LCCOMB_X41_Y28_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.070 ns sld_hub:auto_hub\|tdo 5 REG LCFF_X41_Y28_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.070 ns; Loc. = LCFF_X41_Y28_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 51.26 % ) " "Info: Total cell delay = 1.061 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 48.74 % ) " "Info: Total interconnect delay = 1.009 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.070 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo~0 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.511ns 0.255ns 0.243ns 0.000ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.410 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 4.410 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X41_Y28_N9 2 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 4.410 ns; Loc. = LCFF_X41_Y28_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.873 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.410 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.409 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 4.409 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X40_Y28_N9 3 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 4.409 ns; Loc. = LCFF_X40_Y28_N9; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.872 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.872 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.410 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.070 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo~0 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.511ns 0.255ns 0.243ns 0.000ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.410 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done register L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 89.23 MHz 11.207 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 89.23 MHz between source register \"L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done\" and destination register \"L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0\" (period= 11.207 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.017 ns + Longest register register " "Info: + Longest register to register delay is 11.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done 1 REG LCFF_X34_Y20_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y20_N23; Fanout = 2; REG Node = 'L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 0.902 ns L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[25\]~0 2 COMB LCCOMB_X31_Y20_N14 48 " "Info: 2: + IC(0.752 ns) + CELL(0.150 ns) = 0.902 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 48; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[25\]~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.438 ns) 3.041 ns L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[23\]~34 3 COMB LCCOMB_X32_Y16_N8 1 " "Info: 3: + IC(1.701 ns) + CELL(0.438 ns) = 3.041 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 1; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[23\]~34'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~34 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 3.570 ns L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[23\]~35 4 COMB LCCOMB_X32_Y16_N18 8 " "Info: 4: + IC(0.258 ns) + CELL(0.271 ns) = 3.570 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 8; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[23\]~35'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~34 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 4.472 ns L7Nios:n\|cpu_0:the_cpu_0\|M_mul_src1\[23\]~7 5 COMB LCCOMB_X32_Y15_N30 12 " "Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 4.472 ns; Loc. = LCCOMB_X32_Y15_N30; Fanout = 12; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_mul_src1\[23\]~7'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~35 L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[23]~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6806 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.135 ns) + CELL(0.485 ns) 7.092 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~47 6 COMB LCCOMB_X32_Y19_N30 2 " "Info: 6: + IC(2.135 ns) + CELL(0.485 ns) = 7.092 ns; Loc. = LCCOMB_X32_Y19_N30; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~47'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[23]~7 L7Nios:n|cpu_0:the_cpu_0|Add7~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.163 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~49 7 COMB LCCOMB_X32_Y18_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.163 ns; Loc. = LCCOMB_X32_Y18_N0; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~49'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~47 L7Nios:n|cpu_0:the_cpu_0|Add7~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.234 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~51 8 COMB LCCOMB_X32_Y18_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.234 ns; Loc. = LCCOMB_X32_Y18_N2; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~51'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~49 L7Nios:n|cpu_0:the_cpu_0|Add7~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.305 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~53 9 COMB LCCOMB_X32_Y18_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.305 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~53'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~51 L7Nios:n|cpu_0:the_cpu_0|Add7~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.376 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~55 10 COMB LCCOMB_X32_Y18_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.376 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~55'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~53 L7Nios:n|cpu_0:the_cpu_0|Add7~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.447 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~57 11 COMB LCCOMB_X32_Y18_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.447 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~57'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~55 L7Nios:n|cpu_0:the_cpu_0|Add7~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.518 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~59 12 COMB LCCOMB_X32_Y18_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.518 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~59'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~57 L7Nios:n|cpu_0:the_cpu_0|Add7~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.589 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~61 13 COMB LCCOMB_X32_Y18_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.589 ns; Loc. = LCCOMB_X32_Y18_N12; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~61'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~59 L7Nios:n|cpu_0:the_cpu_0|Add7~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.748 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~63 14 COMB LCCOMB_X32_Y18_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 7.748 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~63'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~61 L7Nios:n|cpu_0:the_cpu_0|Add7~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.158 ns L7Nios:n\|cpu_0:the_cpu_0\|Add7~64 15 COMB LCCOMB_X32_Y18_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 8.158 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 1; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add7~64'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~63 L7Nios:n|cpu_0:the_cpu_0|Add7~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.271 ns) 8.897 ns L7Nios:n\|cpu_0:the_cpu_0\|E_arith_result\[32\]~1 16 COMB LCCOMB_X31_Y18_N20 1 " "Info: 16: + IC(0.468 ns) + CELL(0.271 ns) = 8.897 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 1; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|E_arith_result\[32\]~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { L7Nios:n|cpu_0:the_cpu_0|Add7~64 L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 3594 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 9.423 ns L7Nios:n\|cpu_0:the_cpu_0\|E_br_result~0 17 COMB LCCOMB_X31_Y18_N22 3 " "Info: 17: + IC(0.251 ns) + CELL(0.275 ns) = 9.423 ns; Loc. = LCCOMB_X31_Y18_N22; Fanout = 3; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 3600 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 9.829 ns L7Nios:n\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~6 18 COMB LCCOMB_X31_Y18_N18 4 " "Info: 18: + IC(0.256 ns) + CELL(0.150 ns) = 9.829 ns; Loc. = LCCOMB_X31_Y18_N18; Fanout = 4; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~6'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.366 ns) 11.017 ns L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 19 REG LCFF_X31_Y22_N11 2 " "Info: 19: + IC(0.822 ns) + CELL(0.366 ns) = 11.017 ns; Loc. = LCFF_X31_Y22_N11; Fanout = 2; REG Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.622 ns ( 32.88 % ) " "Info: Total cell delay = 3.622 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.395 ns ( 67.12 % ) " "Info: Total interconnect delay = 7.395 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.017 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~34 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~35 L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[23]~7 L7Nios:n|cpu_0:the_cpu_0|Add7~47 L7Nios:n|cpu_0:the_cpu_0|Add7~49 L7Nios:n|cpu_0:the_cpu_0|Add7~51 L7Nios:n|cpu_0:the_cpu_0|Add7~53 L7Nios:n|cpu_0:the_cpu_0|Add7~55 L7Nios:n|cpu_0:the_cpu_0|Add7~57 L7Nios:n|cpu_0:the_cpu_0|Add7~59 L7Nios:n|cpu_0:the_cpu_0|Add7~61 L7Nios:n|cpu_0:the_cpu_0|Add7~63 L7Nios:n|cpu_0:the_cpu_0|Add7~64 L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "11.017 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~34 {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~35 {} L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[23]~7 {} L7Nios:n|cpu_0:the_cpu_0|Add7~47 {} L7Nios:n|cpu_0:the_cpu_0|Add7~49 {} L7Nios:n|cpu_0:the_cpu_0|Add7~51 {} L7Nios:n|cpu_0:the_cpu_0|Add7~53 {} L7Nios:n|cpu_0:the_cpu_0|Add7~55 {} L7Nios:n|cpu_0:the_cpu_0|Add7~57 {} L7Nios:n|cpu_0:the_cpu_0|Add7~59 {} L7Nios:n|cpu_0:the_cpu_0|Add7~61 {} L7Nios:n|cpu_0:the_cpu_0|Add7~63 {} L7Nios:n|cpu_0:the_cpu_0|Add7~64 {} L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 {} L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 {} L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.752ns 1.701ns 0.258ns 0.752ns 2.135ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.468ns 0.251ns 0.256ns 0.822ns } { 0.000ns 0.150ns 0.438ns 0.271ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.275ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.024 ns - Smallest " "Info: - Smallest clock skew is 0.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2962 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2962; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 3 REG LCFF_X31_Y22_N11 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X31_Y22_N11; Fanout = 2; REG Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.667 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2962 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2962; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done 3 REG LCFF_X34_Y20_N23 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X34_Y20_N23; Fanout = 2; REG Node = 'L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4727 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6567 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.017 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~34 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~35 L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[23]~7 L7Nios:n|cpu_0:the_cpu_0|Add7~47 L7Nios:n|cpu_0:the_cpu_0|Add7~49 L7Nios:n|cpu_0:the_cpu_0|Add7~51 L7Nios:n|cpu_0:the_cpu_0|Add7~53 L7Nios:n|cpu_0:the_cpu_0|Add7~55 L7Nios:n|cpu_0:the_cpu_0|Add7~57 L7Nios:n|cpu_0:the_cpu_0|Add7~59 L7Nios:n|cpu_0:the_cpu_0|Add7~61 L7Nios:n|cpu_0:the_cpu_0|Add7~63 L7Nios:n|cpu_0:the_cpu_0|Add7~64 L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "11.017 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~34 {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~35 {} L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[23]~7 {} L7Nios:n|cpu_0:the_cpu_0|Add7~47 {} L7Nios:n|cpu_0:the_cpu_0|Add7~49 {} L7Nios:n|cpu_0:the_cpu_0|Add7~51 {} L7Nios:n|cpu_0:the_cpu_0|Add7~53 {} L7Nios:n|cpu_0:the_cpu_0|Add7~55 {} L7Nios:n|cpu_0:the_cpu_0|Add7~57 {} L7Nios:n|cpu_0:the_cpu_0|Add7~59 {} L7Nios:n|cpu_0:the_cpu_0|Add7~61 {} L7Nios:n|cpu_0:the_cpu_0|Add7~63 {} L7Nios:n|cpu_0:the_cpu_0|Add7~64 {} L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 {} L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 {} L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.752ns 1.701ns 0.258ns 0.752ns 2.135ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.468ns 0.251ns 0.256ns 0.822ns } { 0.000ns 0.150ns 0.438ns 0.271ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.275ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 0.960 ns register " "Info: tsu for register \"sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.960 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.396 ns + Longest pin register " "Info: + Longest pin to register delay is 5.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.612 ns) + CELL(0.271 ns) 2.883 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X37_Y28_N24 3 " "Info: 2: + IC(2.612 ns) + CELL(0.271 ns) = 2.883 ns; Loc. = LCCOMB_X37_Y28_N24; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.275 ns) 3.853 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~2 3 COMB LCCOMB_X41_Y28_N4 4 " "Info: 3: + IC(0.695 ns) + CELL(0.275 ns) = 3.853 ns; Loc. = LCCOMB_X41_Y28_N4; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.660 ns) 5.396 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] 4 REG LCFF_X36_Y28_N25 1 " "Info: 4: + IC(0.883 ns) + CELL(0.660 ns) = 5.396 ns; Loc. = LCFF_X36_Y28_N25; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 22.35 % ) " "Info: Total cell delay = 1.206 ns ( 22.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.190 ns ( 77.65 % ) " "Info: Total interconnect delay = 4.190 ns ( 77.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "5.396 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~2 {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 2.612ns 0.695ns 0.883ns } { 0.000ns 0.271ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.400 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 4.400 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] 3 REG LCFF_X36_Y28_N25 1 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 4.400 ns; Loc. = LCFF_X36_Y28_N25; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.20 % ) " "Info: Total cell delay = 0.537 ns ( 12.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.863 ns ( 87.80 % ) " "Info: Total interconnect delay = 3.863 ns ( 87.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 2.874ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "5.396 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~2 {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 2.612ns 0.695ns 0.883ns } { 0.000ns 0.271ns 0.275ns 0.660ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 2.874ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 GPIO_0\[6\] L7Nios:n\|spi_0:the_spi_0\|stateZero 10.535 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"GPIO_0\[6\]\" through register \"L7Nios:n\|spi_0:the_spi_0\|stateZero\" is 10.535 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.660 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2962 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2962; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns L7Nios:n\|spi_0:the_spi_0\|stateZero 3 REG LCFF_X23_Y26_N27 1 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X23_Y26_N27; Fanout = 1; REG Node = 'L7Nios:n\|spi_0:the_spi_0\|stateZero'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CLOCK_50~clkctrl L7Nios:n|spi_0:the_spi_0|stateZero } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab7/spi_0.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|spi_0:the_spi_0|stateZero } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|spi_0:the_spi_0|stateZero {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "spi_0.v" "" { Text "H:/QuartusII/Lab7/spi_0.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.625 ns + Longest register pin " "Info: + Longest register to pin delay is 7.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L7Nios:n\|spi_0:the_spi_0\|stateZero 1 REG LCFF_X23_Y26_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y26_N27; Fanout = 1; REG Node = 'L7Nios:n\|spi_0:the_spi_0\|stateZero'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L7Nios:n|spi_0:the_spi_0|stateZero } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab7/spi_0.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.438 ns) 1.250 ns L7Nios:n\|spi_0:the_spi_0\|SS_n~0 2 COMB LCCOMB_X23_Y25_N4 1 " "Info: 2: + IC(0.812 ns) + CELL(0.438 ns) = 1.250 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 1; COMB Node = 'L7Nios:n\|spi_0:the_spi_0\|SS_n~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { L7Nios:n|spi_0:the_spi_0|stateZero L7Nios:n|spi_0:the_spi_0|SS_n~0 } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab7/spi_0.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.743 ns) + CELL(2.632 ns) 7.625 ns GPIO_0\[6\] 3 PIN PIN_J21 0 " "Info: 3: + IC(3.743 ns) + CELL(2.632 ns) = 7.625 ns; Loc. = PIN_J21; Fanout = 0; PIN Node = 'GPIO_0\[6\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { L7Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.070 ns ( 40.26 % ) " "Info: Total cell delay = 3.070 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.555 ns ( 59.74 % ) " "Info: Total interconnect delay = 4.555 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { L7Nios:n|spi_0:the_spi_0|stateZero L7Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { L7Nios:n|spi_0:the_spi_0|stateZero {} L7Nios:n|spi_0:the_spi_0|SS_n~0 {} GPIO_0[6] {} } { 0.000ns 0.812ns 3.743ns } { 0.000ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|spi_0:the_spi_0|stateZero } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|spi_0:the_spi_0|stateZero {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { L7Nios:n|spi_0:the_spi_0|stateZero L7Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { L7Nios:n|spi_0:the_spi_0|stateZero {} L7Nios:n|spi_0:the_spi_0|SS_n~0 {} GPIO_0[6] {} } { 0.000ns 0.812ns 3.743ns } { 0.000ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] LEDR\[16\] 9.765 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"LEDR\[16\]\" is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'SW\[16\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(2.798 ns) 9.765 ns LEDR\[16\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(6.115 ns) + CELL(2.798 ns) = 9.765 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LEDR\[16\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.913 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 37.38 % ) " "Info: Total cell delay = 3.650 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 62.62 % ) " "Info: Total interconnect delay = 6.115 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { SW[16] {} SW[16]~combout {} LEDR[16] {} } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.852ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[5\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.790 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[5\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.790 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.404 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 4.404 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[5\] 3 REG LCFF_X37_Y28_N29 3 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 4.404 ns; Loc. = LCFF_X37_Y28_N29; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[5\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.19 % ) " "Info: Total cell delay = 0.537 ns ( 12.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 87.81 % ) " "Info: Total interconnect delay = 3.867 ns ( 87.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.874ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.880 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.646 ns) + CELL(0.150 ns) 2.796 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~5 2 COMB LCCOMB_X37_Y28_N28 1 " "Info: 2: + IC(2.646 ns) + CELL(0.150 ns) = 2.796 ns; Loc. = LCCOMB_X37_Y28_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.880 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[5\] 3 REG LCFF_X37_Y28_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.880 ns; Loc. = LCFF_X37_Y28_N29; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[5\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~5 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 8.13 % ) " "Info: Total cell delay = 0.234 ns ( 8.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.646 ns ( 91.88 % ) " "Info: Total interconnect delay = 2.646 ns ( 91.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~5 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~5 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.646ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.874ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~5 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~5 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.646ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 11:50:41 2012 " "Info: Processing ended: Wed Dec 12 11:50:41 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
