$date
	Wed Jun 28 08:13:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Counter1Test $end
$var wire 1 ! PREDICTION $end
$var reg 1 " CLOCK $end
$var reg 1 # INIT $end
$var reg 1 $ MISS $end
$var reg 1 % OUTCOME $end
$scope module uut $end
$var wire 1 " CLOCK $end
$var wire 1 # INIT $end
$var wire 1 $ MISS $end
$var wire 1 % OUTCOME $end
$var wire 1 ! PREDICTION $end
$var reg 1 & count $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#5
0"
#10
1"
#15
0"
1#
#20
0!
0&
1"
#25
0"
0%
0$
0#
#30
1"
#35
0"
1$
1%
#40
1!
1&
1"
#45
0"
0$
#50
1"
#55
0"
