

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sun Dec 11 11:07:50 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3979282|  4057962|  3979283|  4057963|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+---------+---------+---------+
        |                     |          |      Latency      |      Interval     | Pipeline|
        |       Instance      |  Module  |   min   |   max   |   min   |   max   |   Type  |
        +---------------------+----------+---------+---------+---------+---------+---------+
        |grp_dut_mfcc_fu_119  |dut_mfcc  |  3602959|  3681639|  3602959|  3681639|   none  |
        +---------------------+----------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  376320|  376320|        30|          -|          -|  12544|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     20|
|FIFO             |        -|      -|       -|      -|
|Instance         |      158|     53|   19778|  22777|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        -|      -|     254|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      190|     53|   20032|  22920|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       67|     24|      18|     43|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-------+-------+
    |               Instance               |              Module              | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------------------+----------------------------------+---------+-------+-------+-------+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U37  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|    205|    390|
    |dut_fdiv_32ns_32ns_32_16_U38          |dut_fdiv_32ns_32ns_32_16          |        0|      0|    761|    994|
    |grp_dut_mfcc_fu_119                   |dut_mfcc                          |      158|     51|  18472|  20839|
    |dut_uitofp_64ns_32_6_U39              |dut_uitofp_64ns_32_6              |        0|      0|    340|    554|
    +--------------------------------------+----------------------------------+---------+-------+-------+-------+
    |Total                                 |                                  |      158|     53|  19778|  22777|
    +--------------------------------------+----------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+------------+---------+---+----+-------+-----+------+-------------+
    |   Memory   |   Module   | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------+------------+---------+---+----+-------+-----+------+-------------+
    |sound_in_U  |dut_mfcc_M  |       32|  0|   0|  12544|   32|     1|       401408|
    +------------+------------+---------+---+----+-------+-----+------+-------------+
    |Total       |            |       32|  0|   0|  12544|   32|     1|       401408|
    +------------+------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_8_fu_159_p2       |     +    |      0|  0|  14|          14|           1|
    |ap_sig_103          |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_153_p2  |   icmp   |      0|  0|   5|          14|          13|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  20|          29|          15|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  60|         34|    1|         34|
    |i_reg_107           |  14|          2|   14|         28|
    |sound_in_address0   |  14|          3|   14|         42|
    |sound_in_ce0        |   1|          3|    1|          3|
    |strm_in_V_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_V_blk_n  |   1|          2|    1|          2|
    |strm_out_V_V_din    |  32|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 123|         49|   64|        207|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  33|   0|   33|          0|
    |ap_reg_grp_dut_mfcc_fu_119_ap_start  |   1|   0|    1|          0|
    |i_8_reg_185                          |  14|   0|   14|          0|
    |i_reg_107                            |  14|   0|   14|          0|
    |tmp_61_reg_211                       |  32|   0|   32|          0|
    |tmp_62_reg_216                       |  32|   0|   32|          0|
    |tmp_V_1_reg_94                       |  32|   0|   32|          0|
    |tmp_V_2_reg_190                      |  32|   0|   32|          0|
    |tmp_V_3_reg_196                      |  32|   0|   32|          0|
    |tmp_s_reg_206                        |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 254|   0|  254|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

