{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645986853232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645986853234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 27 21:34:13 2022 " "Processing started: Sun Feb 27 21:34:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645986853234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645986853234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645986853234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1645986853544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645986853606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645986853606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1645986853643 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 lab2.v(18) " "Verilog HDL Always Construct warning at lab2.v(18): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645986853649 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 lab2.v(31) " "Verilog HDL Always Construct warning at lab2.v(31): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645986853649 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 lab2.v(44) " "Verilog HDL Always Construct warning at lab2.v(44): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645986853649 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 lab2.v(57) " "Verilog HDL Always Construct warning at lab2.v(57): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645986853650 "|lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab2.v(9) " "Output port \"HEX1\" at lab2.v(9) has no driver" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1645986853651 "|lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab2.v(10) " "Output port \"HEX2\" at lab2.v(10) has no driver" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1645986853651 "|lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab2.v(13) " "Output port \"HEX3\" at lab2.v(13) has no driver" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1645986853651 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] lab2.v(57) " "Inferred latch for \"HEX0\[0\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853652 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] lab2.v(57) " "Inferred latch for \"HEX0\[1\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853652 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] lab2.v(57) " "Inferred latch for \"HEX0\[2\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853652 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] lab2.v(57) " "Inferred latch for \"HEX0\[3\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853652 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] lab2.v(57) " "Inferred latch for \"HEX0\[4\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853652 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] lab2.v(57) " "Inferred latch for \"HEX0\[5\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] lab2.v(57) " "Inferred latch for \"HEX0\[6\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] lab2.v(44) " "Inferred latch for \"HEX0\[0\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] lab2.v(44) " "Inferred latch for \"HEX0\[1\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] lab2.v(44) " "Inferred latch for \"HEX0\[2\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] lab2.v(44) " "Inferred latch for \"HEX0\[3\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] lab2.v(44) " "Inferred latch for \"HEX0\[4\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] lab2.v(44) " "Inferred latch for \"HEX0\[5\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] lab2.v(44) " "Inferred latch for \"HEX0\[6\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853653 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] lab2.v(31) " "Inferred latch for \"HEX0\[0\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] lab2.v(31) " "Inferred latch for \"HEX0\[1\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] lab2.v(31) " "Inferred latch for \"HEX0\[2\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] lab2.v(31) " "Inferred latch for \"HEX0\[3\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] lab2.v(31) " "Inferred latch for \"HEX0\[4\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] lab2.v(31) " "Inferred latch for \"HEX0\[5\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] lab2.v(31) " "Inferred latch for \"HEX0\[6\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] lab2.v(18) " "Inferred latch for \"HEX0\[0\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] lab2.v(18) " "Inferred latch for \"HEX0\[1\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853654 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] lab2.v(18) " "Inferred latch for \"HEX0\[2\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853655 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] lab2.v(18) " "Inferred latch for \"HEX0\[3\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853655 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] lab2.v(18) " "Inferred latch for \"HEX0\[4\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853655 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] lab2.v(18) " "Inferred latch for \"HEX0\[5\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853655 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] lab2.v(18) " "Inferred latch for \"HEX0\[6\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853655 "|lab2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[6\] lab2.v(31) " "Can't resolve multiple constant drivers for net \"HEX0\[6\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853656 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lab2.v(18) " "Constant driver at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1645986853656 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[5\] lab2.v(31) " "Can't resolve multiple constant drivers for net \"HEX0\[5\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853656 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[4\] lab2.v(31) " "Can't resolve multiple constant drivers for net \"HEX0\[4\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853656 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[3\] lab2.v(31) " "Can't resolve multiple constant drivers for net \"HEX0\[3\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853656 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[2\] lab2.v(31) " "Can't resolve multiple constant drivers for net \"HEX0\[2\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853656 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[1\] lab2.v(31) " "Can't resolve multiple constant drivers for net \"HEX0\[1\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853657 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[0\] lab2.v(31) " "Can't resolve multiple constant drivers for net \"HEX0\[0\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645986853657 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1645986853659 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645986853769 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 27 21:34:13 2022 " "Processing ended: Sun Feb 27 21:34:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645986853769 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645986853769 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645986853769 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645986853769 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 8 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645986854390 ""}
