{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571668126552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571668126559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 22:28:46 2019 " "Processing started: Mon Oct 21 22:28:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571668126559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668126559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ep5_2 -c ep5_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ep5_2 -c ep5_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668126559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571668126929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571668126930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock " "Found entity 1: my_clock" {  } { { "my_clock.v" "" { Text "F:/FPGA Project/ep5/clock/my_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668135948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668135948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file my_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_hex " "Found entity 1: my_hex" {  } { { "my_hex.v" "" { Text "F:/FPGA Project/ep5/clock/my_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668135949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668135949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_second.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_second " "Found entity 1: clock_second" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668135952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668135952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_minute.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_minute.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_minute " "Found entity 1: clock_minute" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668135953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668135953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_hour.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_hour.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_hour " "Found entity 1: clock_hour" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668135955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668135955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ep5_2.v 1 1 " "Using design file ep5_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ep5_2 " "Found entity 1: ep5_2" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571668136004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ep5_2 " "Elaborating entity \"ep5_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571668136005 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ep5_2.v(21) " "Output port \"LEDR\" at ep5_2.v(21) has no driver" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571668136006 "|ep5_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_second clock_second:clk_sec " "Elaborating entity \"clock_second\" for hierarchy \"clock_second:clk_sec\"" {  } { { "ep5_2.v" "clk_sec" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_second.v(22) " "Verilog HDL assignment warning at clock_second.v(22): truncated value with size 32 to match size of target (4)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136007 "|ep5_2|clock_second:clk_sec"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_second.v(22) " "Verilog HDL warning at clock_second.v(22): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 22 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571668136007 "|ep5_2|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_second.v(23) " "Verilog HDL assignment warning at clock_second.v(23): truncated value with size 32 to match size of target (4)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136007 "|ep5_2|clock_second:clk_sec"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_second.v(23) " "Verilog HDL warning at clock_second.v(23): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 23 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571668136007 "|ep5_2|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_second.v(36) " "Verilog HDL assignment warning at clock_second.v(36): truncated value with size 32 to match size of target (6)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136008 "|ep5_2|clock_second:clk_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock clock_second:clk_sec\|my_clock:mclk " "Elaborating entity \"my_clock\" for hierarchy \"clock_second:clk_sec\|my_clock:mclk\"" {  } { { "clock_second.v" "mclk" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 my_clock.v(13) " "Verilog HDL assignment warning at my_clock.v(13): truncated value with size 32 to match size of target (25)" {  } { { "my_clock.v" "" { Text "F:/FPGA Project/ep5/clock/my_clock.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136021 "|ep5_2|clock_second:clk_sec|my_clock:mclk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_hex clock_second:clk_sec\|my_hex:h0 " "Elaborating entity \"my_hex\" for hierarchy \"clock_second:clk_sec\|my_hex:h0\"" {  } { { "clock_second.v" "h0" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_minute clock_minute:clk_min " "Elaborating entity \"clock_minute\" for hierarchy \"clock_minute:clk_min\"" {  } { { "ep5_2.v" "clk_min" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_minute.v(19) " "Verilog HDL assignment warning at clock_minute.v(19): truncated value with size 32 to match size of target (4)" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136035 "|ep5_2|clock_minute:clk_min"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_minute.v(19) " "Verilog HDL warning at clock_minute.v(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 19 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571668136035 "|ep5_2|clock_minute:clk_min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_minute.v(20) " "Verilog HDL assignment warning at clock_minute.v(20): truncated value with size 32 to match size of target (4)" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136035 "|ep5_2|clock_minute:clk_min"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_minute.v(20) " "Verilog HDL warning at clock_minute.v(20): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 20 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571668136035 "|ep5_2|clock_minute:clk_min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_minute.v(33) " "Verilog HDL assignment warning at clock_minute.v(33): truncated value with size 32 to match size of target (6)" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136035 "|ep5_2|clock_minute:clk_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_hour clock_hour:clk_h " "Elaborating entity \"clock_hour\" for hierarchy \"clock_hour:clk_h\"" {  } { { "ep5_2.v" "clk_h" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_hour.v(18) " "Verilog HDL assignment warning at clock_hour.v(18): truncated value with size 32 to match size of target (4)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136051 "|ep5_2|clock_hour:clk_h"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_hour.v(18) " "Verilog HDL warning at clock_hour.v(18): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 18 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571668136051 "|ep5_2|clock_hour:clk_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_hour.v(19) " "Verilog HDL assignment warning at clock_hour.v(19): truncated value with size 32 to match size of target (4)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136051 "|ep5_2|clock_hour:clk_h"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_hour.v(19) " "Verilog HDL warning at clock_hour.v(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 19 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571668136051 "|ep5_2|clock_hour:clk_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 clock_hour.v(21) " "Verilog HDL assignment warning at clock_hour.v(21): truncated value with size 6 to match size of target (5)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136051 "|ep5_2|clock_hour:clk_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock_hour.v(30) " "Verilog HDL assignment warning at clock_hour.v(30): truncated value with size 32 to match size of target (5)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571668136051 "|ep5_2|clock_hour:clk_h"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_second:clk_sec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_second:clk_sec\|Mod0\"" {  } { { "clock_second.v" "Mod0" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668136350 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_second:clk_sec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_second:clk_sec\|Div0\"" {  } { { "clock_second.v" "Div0" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668136350 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_minute:clk_min\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_minute:clk_min\|Mod0\"" {  } { { "clock_minute.v" "Mod0" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668136350 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_minute:clk_min\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_minute:clk_min\|Div0\"" {  } { { "clock_minute.v" "Div0" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668136350 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_hour:clk_h\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_hour:clk_h\|Mod0\"" {  } { { "clock_hour.v" "Mod0" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668136350 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_hour:clk_h\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_hour:clk_h\|Div0\"" {  } { { "clock_hour.v" "Div0" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668136350 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571668136350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_second:clk_sec\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"clock_second:clk_sec\|lpm_divide:Mod0\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_second:clk_sec\|lpm_divide:Mod0 " "Instantiated megafunction \"clock_second:clk_sec\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136384 ""}  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571668136384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "F:/FPGA Project/ep5/clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668136420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "F:/FPGA Project/ep5/clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "F:/FPGA Project/ep5/clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668136444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_second:clk_sec\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"clock_second:clk_sec\|lpm_divide:Div0\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_second:clk_sec\|lpm_divide:Div0 " "Instantiated megafunction \"clock_second:clk_sec\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136452 ""}  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571668136452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "F:/FPGA Project/ep5/clock/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668136487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_hour:clk_h\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"clock_hour:clk_h\|lpm_divide:Mod0\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_hour:clk_h\|lpm_divide:Mod0 " "Instantiated megafunction \"clock_hour:clk_h\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136506 ""}  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571668136506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "F:/FPGA Project/ep5/clock/db/lpm_divide_52m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668136542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "F:/FPGA Project/ep5/clock/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668136551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "F:/FPGA Project/ep5/clock/db/alt_u_div_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668136562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_hour:clk_h\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"clock_hour:clk_h\|lpm_divide:Div0\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668136568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_hour:clk_h\|lpm_divide:Div0 " "Instantiated megafunction \"clock_hour:clk_h\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571668136568 ""}  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571668136568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "F:/FPGA Project/ep5/clock/db/lpm_divide_2am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571668136608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668136608 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|count\[0\] clock_second:clk_sec\|count\[0\]~_emulated clock_second:clk_sec\|count\[0\]~1 " "Register \"clock_second:clk_sec\|count\[0\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|count\[0\]~_emulated\" and latch \"clock_second:clk_sec\|count\[0\]~1\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_second:clk_sec|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|count\[1\] clock_second:clk_sec\|count\[1\]~_emulated clock_second:clk_sec\|count\[1\]~5 " "Register \"clock_second:clk_sec\|count\[1\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|count\[1\]~_emulated\" and latch \"clock_second:clk_sec\|count\[1\]~5\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_second:clk_sec|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|count\[2\] clock_second:clk_sec\|count\[2\]~_emulated clock_second:clk_sec\|count\[2\]~9 " "Register \"clock_second:clk_sec\|count\[2\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|count\[2\]~_emulated\" and latch \"clock_second:clk_sec\|count\[2\]~9\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_second:clk_sec|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|count\[3\] clock_second:clk_sec\|count\[3\]~_emulated clock_second:clk_sec\|count\[3\]~13 " "Register \"clock_second:clk_sec\|count\[3\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|count\[3\]~_emulated\" and latch \"clock_second:clk_sec\|count\[3\]~13\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_second:clk_sec|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|count\[0\] clock_minute:clk_min\|count\[0\]~_emulated clock_minute:clk_min\|count\[0\]~1 " "Register \"clock_minute:clk_min\|count\[0\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|count\[0\]~_emulated\" and latch \"clock_minute:clk_min\|count\[0\]~1\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_minute:clk_min|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|count\[1\] clock_minute:clk_min\|count\[1\]~_emulated clock_minute:clk_min\|count\[1\]~5 " "Register \"clock_minute:clk_min\|count\[1\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|count\[1\]~_emulated\" and latch \"clock_minute:clk_min\|count\[1\]~5\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_minute:clk_min|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|count\[2\] clock_minute:clk_min\|count\[2\]~_emulated clock_minute:clk_min\|count\[2\]~9 " "Register \"clock_minute:clk_min\|count\[2\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|count\[2\]~_emulated\" and latch \"clock_minute:clk_min\|count\[2\]~9\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_minute:clk_min|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|count\[3\] clock_minute:clk_min\|count\[3\]~_emulated clock_minute:clk_min\|count\[3\]~13 " "Register \"clock_minute:clk_min\|count\[3\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|count\[3\]~_emulated\" and latch \"clock_minute:clk_min\|count\[3\]~13\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_minute:clk_min|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|count\[0\] clock_hour:clk_h\|count\[0\]~_emulated clock_hour:clk_h\|count\[0\]~1 " "Register \"clock_hour:clk_h\|count\[0\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|count\[0\]~_emulated\" and latch \"clock_hour:clk_h\|count\[0\]~1\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_hour:clk_h|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|count\[1\] clock_hour:clk_h\|count\[1\]~_emulated clock_hour:clk_h\|count\[1\]~5 " "Register \"clock_hour:clk_h\|count\[1\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|count\[1\]~_emulated\" and latch \"clock_hour:clk_h\|count\[1\]~5\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_hour:clk_h|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|count\[2\] clock_hour:clk_h\|count\[2\]~_emulated clock_hour:clk_h\|count\[2\]~9 " "Register \"clock_hour:clk_h\|count\[2\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|count\[2\]~_emulated\" and latch \"clock_hour:clk_h\|count\[2\]~9\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_hour:clk_h|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|count\[3\] clock_hour:clk_h\|count\[3\]~_emulated clock_hour:clk_h\|count\[3\]~13 " "Register \"clock_hour:clk_h\|count\[3\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|count\[3\]~_emulated\" and latch \"clock_hour:clk_h\|count\[3\]~13\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_hour:clk_h|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|count\[5\] clock_second:clk_sec\|count\[5\]~_emulated clock_second:clk_sec\|count\[5\]~17 " "Register \"clock_second:clk_sec\|count\[5\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|count\[5\]~_emulated\" and latch \"clock_second:clk_sec\|count\[5\]~17\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_second:clk_sec|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|count\[4\] clock_second:clk_sec\|count\[4\]~_emulated clock_second:clk_sec\|count\[4\]~21 " "Register \"clock_second:clk_sec\|count\[4\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|count\[4\]~_emulated\" and latch \"clock_second:clk_sec\|count\[4\]~21\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep5/clock/clock_second.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_second:clk_sec|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|count\[5\] clock_minute:clk_min\|count\[5\]~_emulated clock_minute:clk_min\|count\[5\]~17 " "Register \"clock_minute:clk_min\|count\[5\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|count\[5\]~_emulated\" and latch \"clock_minute:clk_min\|count\[5\]~17\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_minute:clk_min|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|count\[4\] clock_minute:clk_min\|count\[4\]~_emulated clock_minute:clk_min\|count\[4\]~21 " "Register \"clock_minute:clk_min\|count\[4\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|count\[4\]~_emulated\" and latch \"clock_minute:clk_min\|count\[4\]~21\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep5/clock/clock_minute.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_minute:clk_min|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|count\[4\] clock_hour:clk_h\|count\[4\]~_emulated clock_hour:clk_h\|count\[4\]~17 " "Register \"clock_hour:clk_h\|count\[4\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|count\[4\]~_emulated\" and latch \"clock_hour:clk_h\|count\[4\]~17\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep5/clock/clock_hour.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571668136749 "|ep5_2|clock_hour:clk_h|count[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571668136749 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571668136800 "|ep5_2|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571668136800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571668136875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571668137283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571668137283 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668137348 "|ep5_2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668137348 "|ep5_2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668137348 "|ep5_2|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668137348 "|ep5_2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668137348 "|ep5_2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668137348 "|ep5_2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668137348 "|ep5_2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ep5_2.v" "" { Text "F:/FPGA Project/ep5/clock/ep5_2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571668137348 "|ep5_2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571668137348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "360 " "Implemented 360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571668137350 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571668137350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571668137350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571668137350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571668137390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 22:28:57 2019 " "Processing ended: Mon Oct 21 22:28:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571668137390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571668137390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571668137390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571668137390 ""}
