{"Source Block": ["oh/src/mio/hdl/mtx_fifo.v@33:43@HdlIdDef", "   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n  \n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n"], "Clone Blocks": [["oh/src/mio/hdl/mtx_fifo.v@32:42", "   wire [71:0] \t   fifo_packet_out;\n   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n  \n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], ["oh/src/mio/hdl/mtx_fifo.v@31:41", "   wire \t   fifo_access_out;\n   wire [71:0] \t   fifo_packet_out;\n   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n  \n   \n   /*AUTOWIRE*/\n"]], "Diff Content": {"Delete": [], "Add": [[38, "   wire \t   fifo_wait;\n"]]}}