time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
33,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
33,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
35,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
35,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
36,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
36,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
37,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
38,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
38,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"['1', None]","[None, None]"
38,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],[],"['1', '3']","[None, None]"
39,4 added to ready queue,enqueue,4,,"['2', '4']",[],"['1', '3']","[None, None]"
39,5 added to ready queue,enqueue,5,,"['2', '4', '5']",[],"['1', '3']","[None, None]"
39,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '4', '5', '1']",[],"[None, '3']","[None, None]"
39,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '5', '1']",[],"['2', '3']","[None, None]"
40,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '5', '1', '3']",[],"['2', None]","[None, None]"
40,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '1', '3']",[],"['2', '4']","[None, None]"
41,6 added to ready queue,enqueue,6,,"['5', '1', '3', '6']",[],"['2', '4']","[None, None]"
41,7 added to ready queue,enqueue,7,,"['5', '1', '3', '6', '7']",[],"['2', '4']","[None, None]"
41,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['5', '1', '3', '6', '7']",['2'],"[None, '4']","[None, None]"
41,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '3', '6', '7']",['2'],"['5', '4']","[None, None]"
41,2 dispatched to IO0,dispatch_io,2,IO0,"['1', '3', '6', '7']",[],"['5', '4']","['2', None]"
42,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '3', '6', '7', '4']",[],"['5', None]","['2', None]"
42,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '6', '7', '4']",[],"['5', '1']","['2', None]"
43,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '6', '7', '4', '5']",[],"[None, '1']","['2', None]"
43,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['3', '6', '7', '4', '5', '1']",[],"[None, None]","['2', None]"
43,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '7', '4', '5', '1']",[],"['3', None]","['2', None]"
43,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '4', '5', '1']",[],"['3', '6']","['2', None]"
45,8 added to ready queue,enqueue,8,,"['7', '4', '5', '1', '8']",[],"['3', '6']","['2', None]"
45,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '4', '5', '1', '8', '3']",[],"[None, '6']","['2', None]"
45,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '4', '5', '1', '8', '3', '6']",[],"[None, None]","['2', None]"
45,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '5', '1', '8', '3', '6']",[],"['7', None]","['2', None]"
45,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '1', '8', '3', '6']",[],"['7', '4']","['2', None]"
46,9 added to ready queue,enqueue,9,,"['5', '1', '8', '3', '6', '9']",[],"['7', '4']","['2', None]"
46,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['5', '1', '8', '3', '6', '9', '4']",[],"['7', None]","['2', None]"
46,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '8', '3', '6', '9', '4']",[],"['7', '5']","['2', None]"
47,10 added to ready queue,enqueue,10,,"['1', '8', '3', '6', '9', '4', '10']",[],"['7', '5']","['2', None]"
47,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['1', '8', '3', '6', '9', '4', '10', '7']",[],"[None, '5']","['2', None]"
47,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '3', '6', '9', '4', '10', '7']",[],"['1', '5']","['2', None]"
48,11 added to ready queue,enqueue,11,,"['8', '3', '6', '9', '4', '10', '7', '11']",[],"['1', '5']","['2', None]"
48,12 added to ready queue,enqueue,12,,"['8', '3', '6', '9', '4', '10', '7', '11', '12']",[],"['1', '5']","['2', None]"
48,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['8', '3', '6', '9', '4', '10', '7', '11', '12']",['5'],"['1', None]","['2', None]"
48,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '6', '9', '4', '10', '7', '11', '12']",['5'],"['1', '8']","['2', None]"
48,5 dispatched to IO1,dispatch_io,5,IO1,"['3', '6', '9', '4', '10', '7', '11', '12']",[],"['1', '8']","['2', '5']"
49,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '6', '9', '4', '10', '7', '11', '12', '1']",[],"[None, '8']","['2', '5']"
49,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '6', '9', '4', '10', '7', '11', '12', '1', '2']",[],"[None, '8']","[None, '5']"
49,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '9', '4', '10', '7', '11', '12', '1', '2']",[],"['3', '8']","[None, '5']"
50,13 added to ready queue,enqueue,13,,"['6', '9', '4', '10', '7', '11', '12', '1', '2', '13']",[],"['3', '8']","[None, '5']"
50,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['6', '9', '4', '10', '7', '11', '12', '1', '2', '13', '8']",[],"['3', None]","[None, '5']"
50,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '4', '10', '7', '11', '12', '1', '2', '13', '8']",[],"['3', '6']","[None, '5']"
51,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '4', '10', '7', '11', '12', '1', '2', '13', '8', '3']",[],"[None, '6']","[None, '5']"
51,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['9', '4', '10', '7', '11', '12', '1', '2', '13', '8', '3']",['6'],"[None, None]","[None, '5']"
51,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '10', '7', '11', '12', '1', '2', '13', '8', '3']",['6'],"['9', None]","[None, '5']"
51,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '7', '11', '12', '1', '2', '13', '8', '3']",['6'],"['9', '4']","[None, '5']"
51,6 dispatched to IO0,dispatch_io,6,IO0,"['10', '7', '11', '12', '1', '2', '13', '8', '3']",[],"['9', '4']","['6', '5']"
53,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '7', '11', '12', '1', '2', '13', '8', '3', '9']",[],"[None, '4']","['6', '5']"
53,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '7', '11', '12', '1', '2', '13', '8', '3', '9', '4']",[],"[None, None]","['6', '5']"
53,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '11', '12', '1', '2', '13', '8', '3', '9', '4']",[],"['10', None]","['6', '5']"
53,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['11', '12', '1', '2', '13', '8', '3', '9', '4']",[],"['10', '7']","['6', '5']"
55,14 added to ready queue,enqueue,14,,"['11', '12', '1', '2', '13', '8', '3', '9', '4', '14']",[],"['10', '7']","['6', '5']"
55,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '12', '1', '2', '13', '8', '3', '9', '4', '14', '10']",[],"[None, '7']","['6', '5']"
55,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['11', '12', '1', '2', '13', '8', '3', '9', '4', '14', '10']",['7'],"[None, None]","['6', '5']"
55,6 finished I/O → ready queue,io_to_ready,6,IO0,"['11', '12', '1', '2', '13', '8', '3', '9', '4', '14', '10', '6']",['7'],"[None, None]","[None, '5']"
55,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '1', '2', '13', '8', '3', '9', '4', '14', '10', '6']",['7'],"['11', None]","[None, '5']"
55,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['1', '2', '13', '8', '3', '9', '4', '14', '10', '6']",['7'],"['11', '12']","[None, '5']"
55,7 dispatched to IO0,dispatch_io,7,IO0,"['1', '2', '13', '8', '3', '9', '4', '14', '10', '6']",[],"['11', '12']","['7', '5']"
56,5 finished I/O → ready queue,io_to_ready,5,IO1,"['1', '2', '13', '8', '3', '9', '4', '14', '10', '6', '5']",[],"['11', '12']","['7', None]"
57,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '2', '13', '8', '3', '9', '4', '14', '10', '6', '5', '11']",[],"[None, '12']","['7', None]"
57,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['1', '2', '13', '8', '3', '9', '4', '14', '10', '6', '5', '11', '12']",[],"[None, None]","['7', None]"
57,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '13', '8', '3', '9', '4', '14', '10', '6', '5', '11', '12']",[],"['1', None]","['7', None]"
57,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['13', '8', '3', '9', '4', '14', '10', '6', '5', '11', '12']",[],"['1', '2']","['7', None]"
59,15 added to ready queue,enqueue,15,,"['13', '8', '3', '9', '4', '14', '10', '6', '5', '11', '12', '15']",[],"['1', '2']","['7', None]"
59,16 added to ready queue,enqueue,16,,"['13', '8', '3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16']",[],"['1', '2']","['7', None]"
59,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '8', '3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1']",[],"[None, '2']","['7', None]"
59,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '8', '3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2']",[],"[None, None]","['7', None]"
59,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2']",[],"['13', None]","['7', None]"
59,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2']",[],"['13', '8']","['7', None]"
60,7 finished I/O → ready queue,io_to_ready,7,IO0,"['3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7']",[],"['13', '8']","[None, None]"
61,17 added to ready queue,enqueue,17,,"['3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17']",[],"['13', '8']","[None, None]"
61,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13']",[],"[None, '8']","[None, None]"
61,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['3', '9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8']",[],"[None, None]","[None, None]"
61,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8']",[],"['3', None]","[None, None]"
61,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8']",[],"['3', '9']","[None, None]"
62,18 added to ready queue,enqueue,18,,"['4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18']",[],"['3', '9']","[None, None]"
62,19 added to ready queue,enqueue,19,,"['4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19']",[],"['3', '9']","[None, None]"
62,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['4', '14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19']",['9'],"['3', None]","[None, None]"
62,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19']",['9'],"['3', '4']","[None, None]"
62,9 dispatched to IO0,dispatch_io,9,IO0,"['14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19']",[],"['3', '4']","['9', None]"
63,20 added to ready queue,enqueue,20,,"['14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20']",[],"['3', '4']","['9', None]"
63,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['14', '10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3']",[],"[None, '4']","['9', None]"
63,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3']",[],"['14', '4']","['9', None]"
64,21 added to ready queue,enqueue,21,,"['10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21']",[],"['14', '4']","['9', None]"
64,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14']",[],"[None, '4']","['9', None]"
64,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['10', '6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14']",['4'],"[None, None]","['9', None]"
64,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14']",['4'],"['10', None]","['9', None]"
64,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14']",['4'],"['10', '6']","['9', None]"
64,4 dispatched to IO1,dispatch_io,4,IO1,"['5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14']",[],"['10', '6']","['9', '4']"
65,22 added to ready queue,enqueue,22,,"['5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22']",[],"['10', '6']","['9', '4']"
65,23 added to ready queue,enqueue,23,,"['5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23']",[],"['10', '6']","['9', '4']"
66,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23']",['10'],"[None, '6']","['9', '4']"
66,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6']",['10'],"[None, None]","['9', '4']"
66,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['11', '12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6']",['10'],"['5', None]","['9', '4']"
66,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6']",['10'],"['5', '11']","['9', '4']"
67,24 added to ready queue,enqueue,24,,"['12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24']",['10'],"['5', '11']","['9', '4']"
67,9 finished I/O → ready queue,io_to_ready,9,IO0,"['12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9']",['10'],"['5', '11']","[None, '4']"
67,10 dispatched to IO0,dispatch_io,10,IO0,"['12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9']",[],"['5', '11']","['10', '4']"
68,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5']",[],"[None, '11']","['10', '4']"
68,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11']",[],"[None, None]","['10', '4']"
68,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11']",[],"['12', None]","['10', '4']"
68,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11']",[],"['12', '15']","['10', '4']"
69,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12']",[],"[None, '15']","['10', '4']"
69,10 finished I/O → ready queue,io_to_ready,10,IO0,"['16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10']",[],"[None, '15']","[None, '4']"
69,4 finished I/O → ready queue,io_to_ready,4,IO1,"['16', '1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4']",[],"[None, '15']","[None, None]"
69,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4']",[],"['16', '15']","[None, None]"
70,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15']",[],"['16', None]","[None, None]"
70,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15']",[],"['16', '1']","[None, None]"
71,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['2', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16']",[],"[None, '1']","[None, None]"
71,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16']",[],"['2', '1']","[None, None]"
72,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16']",['2'],"[None, '1']","[None, None]"
72,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1']",['2'],"[None, None]","[None, None]"
72,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['17', '13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1']",['2'],"['7', None]","[None, None]"
72,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1']",['2'],"['7', '17']","[None, None]"
72,2 dispatched to IO0,dispatch_io,2,IO0,"['13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1']",[],"['7', '17']","['2', None]"
74,25 added to ready queue,enqueue,25,,"['13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25']",[],"['7', '17']","['2', None]"
74,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7']",[],"[None, '17']","['2', None]"
74,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['13', '8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17']",[],"[None, None]","['2', None]"
74,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17']",[],"['13', None]","['2', None]"
74,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17']",[],"['13', '8']","['2', None]"
76,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13']",[],"[None, '8']","['2', None]"
76,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['18', '19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8']",[],"[None, None]","['2', None]"
76,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8']",[],"['18', None]","['2', None]"
76,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8']",[],"['18', '19']","['2', None]"
78,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18']",[],"[None, '19']","['2', None]"
78,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19']",[],"[None, None]","['2', None]"
78,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19']",[],"['20', None]","['2', None]"
78,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19']",[],"['20', '3']","['2', None]"
80,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20']",[],"[None, '3']","['2', None]"
80,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['21', '14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3']",[],"[None, None]","['2', None]"
80,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3']",[],"['21', None]","['2', None]"
80,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3']",[],"['21', '14']","['2', None]"
82,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21']",[],"[None, '14']","['2', None]"
82,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14']",[],"[None, None]","['2', None]"
82,2 finished I/O → ready queue,io_to_ready,2,IO0,"['22', '23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2']",[],"[None, None]","[None, None]"
82,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2']",[],"['22', None]","[None, None]"
82,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2']",[],"['22', '23']","[None, None]"
84,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22']",[],"[None, '23']","[None, None]"
84,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['6', '24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23']",[],"[None, None]","[None, None]"
84,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['24', '9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23']",[],"['6', None]","[None, None]"
84,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23']",[],"['6', '24']","[None, None]"
86,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23']",['6'],"[None, '24']","[None, None]"
86,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['9', '5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24']",['6'],"[None, None]","[None, None]"
86,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24']",['6'],"['9', None]","[None, None]"
86,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24']",['6'],"['9', '5']","[None, None]"
86,6 dispatched to IO0,dispatch_io,6,IO0,"['11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24']",[],"['9', '5']","['6', None]"
88,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9']",[],"[None, '5']","['6', None]"
88,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5']",[],"[None, None]","['6', None]"
88,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5']",[],"['11', None]","['6', None]"
88,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5']",[],"['11', '12']","['6', None]"
89,6 finished I/O → ready queue,io_to_ready,6,IO0,"['10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6']",[],"['11', '12']","[None, None]"
90,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11']",[],"[None, '12']","[None, None]"
90,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['10', '4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12']",[],"[None, None]","[None, None]"
90,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12']",[],"['10', None]","[None, None]"
90,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12']",[],"['10', '4']","[None, None]"
92,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10']",[],"[None, '4']","[None, None]"
92,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4']",[],"[None, None]","[None, None]"
92,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4']",[],"['15', None]","[None, None]"
92,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4']",[],"['15', '16']","[None, None]"
93,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['1', '25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4']",['15'],"[None, '16']","[None, None]"
93,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4']",['15'],"['1', '16']","[None, None]"
93,15 dispatched to IO0,dispatch_io,15,IO0,"['25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4']",[],"['1', '16']","['15', None]"
94,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['25', '7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16']",[],"['1', None]","['15', None]"
94,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16']",[],"['1', '25']","['15', None]"
95,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1']",[],"[None, '25']","['15', None]"
95,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1']",[],"['7', '25']","['15', None]"
96,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25']",[],"['7', None]","['15', None]"
96,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25']",[],"['7', '17']","['15', None]"
97,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7']",[],"[None, '17']","['15', None]"
97,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['13', '8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7']",['17'],"[None, None]","['15', None]"
97,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7']",['17'],"['13', None]","['15', None]"
97,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7']",['17'],"['13', '8']","['15', None]"
97,17 dispatched to IO1,dispatch_io,17,IO1,"['18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7']",[],"['13', '8']","['15', '17']"
98,15 finished I/O → ready queue,io_to_ready,15,IO0,"['18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15']",[],"['13', '8']","[None, '17']"
99,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13']",[],"[None, '8']","[None, '17']"
99,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['18', '19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13']",['8'],"[None, None]","[None, '17']"
99,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13']",['8'],"['18', None]","[None, '17']"
99,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13']",['8'],"['18', '19']","[None, '17']"
99,8 dispatched to IO0,dispatch_io,8,IO0,"['20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13']",[],"['18', '19']","['8', '17']"
100,17 finished I/O → ready queue,io_to_ready,17,IO1,"['20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17']",[],"['18', '19']","['8', None]"
101,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']",[],"[None, '19']","['8', None]"
101,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['20', '3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']",['19'],"[None, None]","['8', None]"
101,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']",['19'],"['20', None]","['8', None]"
101,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']",['19'],"['20', '3']","['8', None]"
101,19 dispatched to IO1,dispatch_io,19,IO1,"['21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']",[],"['20', '3']","['8', '19']"
102,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']",['20'],"[None, '3']","['8', '19']"
102,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['21', '14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']","['20', '3']","[None, None]","['8', '19']"
102,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']","['20', '3']","['21', None]","['8', '19']"
102,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18']","['20', '3']","['21', '14']","['8', '19']"
104,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21']","['20', '3']","[None, '14']","['8', '19']"
104,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21']","['20', '3', '14']","[None, None]","['8', '19']"
104,19 finished I/O → ready queue,io_to_ready,19,IO1,"['2', '22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19']","['20', '3', '14']","[None, None]","['8', None]"
104,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['22', '23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19']","['20', '3', '14']","['2', None]","['8', None]"
104,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19']","['20', '3', '14']","['2', '22']","['8', None]"
104,20 dispatched to IO1,dispatch_io,20,IO1,"['23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19']","['3', '14']","['2', '22']","['8', '20']"
106,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2']","['3', '14']","[None, '22']","['8', '20']"
106,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22']","['3', '14']","[None, None]","['8', '20']"
106,8 finished I/O → ready queue,io_to_ready,8,IO0,"['23', '24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8']","['3', '14']","[None, None]","[None, '20']"
106,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8']","['3', '14']","['23', None]","[None, '20']"
106,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8']","['3', '14']","['23', '24']","[None, '20']"
106,3 dispatched to IO0,dispatch_io,3,IO0,"['9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8']",['14'],"['23', '24']","['3', '20']"
107,20 finished I/O → ready queue,io_to_ready,20,IO1,"['9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20']",['14'],"['23', '24']","['3', None]"
107,14 dispatched to IO1,dispatch_io,14,IO1,"['9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20']",[],"['23', '24']","['3', '14']"
108,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20']",['23'],"[None, '24']","['3', '14']"
108,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['9', '5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20']","['23', '24']","[None, None]","['3', '14']"
108,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20']","['23', '24']","['9', None]","['3', '14']"
108,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20']","['23', '24']","['9', '5']","['3', '14']"
109,14 finished I/O → ready queue,io_to_ready,14,IO1,"['6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14']","['23', '24']","['9', '5']","['3', None]"
109,23 dispatched to IO1,dispatch_io,23,IO1,"['6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14']",['24'],"['9', '5']","['3', '23']"
110,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14']","['24', '9']","[None, '5']","['3', '23']"
110,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5']","['24', '9']","[None, None]","['3', '23']"
110,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5']","['24', '9']","['6', None]","['3', '23']"
110,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5']","['24', '9']","['6', '11']","['3', '23']"
112,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5']","['24', '9', '6']","[None, '11']","['3', '23']"
112,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11']","['24', '9', '6']","[None, None]","['3', '23']"
112,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11']","['24', '9', '6']","['12', None]","['3', '23']"
112,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11']","['24', '9', '6']","['12', '10']","['3', '23']"
113,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12']","['24', '9', '6']","[None, '10']","['3', '23']"
113,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['4', '16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12']","['24', '9', '6', '10']","[None, None]","['3', '23']"
113,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12']","['24', '9', '6', '10']","['4', None]","['3', '23']"
113,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12']","['24', '9', '6', '10']","['4', '16']","['3', '23']"
114,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12']","['24', '9', '6', '10', '16']","['4', None]","['3', '23']"
114,23 finished I/O → ready queue,io_to_ready,23,IO1,"['1', '25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23']","['24', '9', '6', '10', '16']","['4', None]","['3', None]"
114,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23']","['24', '9', '6', '10', '16']","['4', '1']","['3', None]"
114,24 dispatched to IO1,dispatch_io,24,IO1,"['25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23']","['9', '6', '10', '16']","['4', '1']","['3', '24']"
115,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4']","['9', '6', '10', '16']","[None, '1']","['3', '24']"
115,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['25', '7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1']","['9', '6', '10', '16']","[None, None]","['3', '24']"
115,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['7', '15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1']","['9', '6', '10', '16']","['25', None]","['3', '24']"
115,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1']","['9', '6', '10', '16']","['25', '7']","['3', '24']"
117,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1']","['9', '6', '10', '16', '25']","[None, '7']","['3', '24']"
117,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['15', '13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7']","['9', '6', '10', '16', '25']","[None, None]","['3', '24']"
117,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7']","['9', '6', '10', '16', '25']","['15', None]","['3', '24']"
117,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7']","['9', '6', '10', '16', '25']","['15', '13']","['3', '24']"
119,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15']","['9', '6', '10', '16', '25']","[None, '13']","['3', '24']"
119,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13']","['9', '6', '10', '16', '25']","[None, None]","['3', '24']"
119,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13']","['9', '6', '10', '16', '25']","['17', None]","['3', '24']"
119,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13']","['9', '6', '10', '16', '25']","['17', '18']","['3', '24']"
121,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17']","['9', '6', '10', '16', '25']","[None, '18']","['3', '24']"
121,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18']","['9', '6', '10', '16', '25']","[None, None]","['3', '24']"
121,3 finished I/O → ready queue,io_to_ready,3,IO0,"['21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3']","['9', '6', '10', '16', '25']","[None, None]","[None, '24']"
121,24 finished I/O → ready queue,io_to_ready,24,IO1,"['21', '19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24']","['9', '6', '10', '16', '25']","[None, None]","[None, None]"
121,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24']","['9', '6', '10', '16', '25']","['21', None]","[None, None]"
121,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24']","['9', '6', '10', '16', '25']","['21', '19']","[None, None]"
121,9 dispatched to IO0,dispatch_io,9,IO0,"['2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24']","['6', '10', '16', '25']","['21', '19']","['9', None]"
121,6 dispatched to IO1,dispatch_io,6,IO1,"['2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24']","['10', '16', '25']","['21', '19']","['9', '6']"
123,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21']","['10', '16', '25']","[None, '19']","['9', '6']"
123,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19']","['10', '16', '25']","[None, None]","['9', '6']"
123,9 finished I/O → ready queue,io_to_ready,9,IO0,"['2', '22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9']","['10', '16', '25']","[None, None]","[None, '6']"
123,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['22', '8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9']","['10', '16', '25']","['2', None]","[None, '6']"
123,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9']","['10', '16', '25']","['2', '22']","[None, '6']"
123,10 dispatched to IO0,dispatch_io,10,IO0,"['8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9']","['16', '25']","['2', '22']","['10', '6']"
125,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2']","['16', '25']","[None, '22']","['10', '6']"
125,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['8', '20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22']","['16', '25']","[None, None]","['10', '6']"
125,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22']","['16', '25']","['8', None]","['10', '6']"
125,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22']","['16', '25']","['8', '20']","['10', '6']"
126,6 finished I/O → ready queue,io_to_ready,6,IO1,"['14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6']","['16', '25']","['8', '20']","['10', None]"
126,16 dispatched to IO1,dispatch_io,16,IO1,"['14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6']",['25'],"['8', '20']","['10', '16']"
127,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8']",['25'],"[None, '20']","['10', '16']"
127,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['14', '5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20']",['25'],"[None, None]","['10', '16']"
127,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20']",['25'],"['14', None]","['10', '16']"
127,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20']",['25'],"['14', '5']","['10', '16']"
128,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['11', '12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20']","['25', '5']","['14', None]","['10', '16']"
128,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20']","['25', '5']","['14', '11']","['10', '16']"
129,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14']","['25', '5']","[None, '11']","['10', '16']"
129,10 finished I/O → ready queue,io_to_ready,10,IO0,"['12', '23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10']","['25', '5']","[None, '11']","[None, '16']"
129,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10']","['25', '5']","['12', '11']","[None, '16']"
129,25 dispatched to IO0,dispatch_io,25,IO0,"['23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10']",['5'],"['12', '11']","['25', '16']"
130,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['23', '4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11']",['5'],"['12', None]","['25', '16']"
130,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11']",['5'],"['12', '23']","['25', '16']"
131,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12']",['5'],"[None, '23']","['25', '16']"
131,16 finished I/O → ready queue,io_to_ready,16,IO1,"['4', '1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16']",['5'],"[None, '23']","['25', None]"
131,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16']",['5'],"['4', '23']","['25', None]"
131,5 dispatched to IO1,dispatch_io,5,IO1,"['1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16']",[],"['4', '23']","['25', '5']"
132,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['1', '7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23']",[],"['4', None]","['25', '5']"
132,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23']",[],"['4', '1']","['25', '5']"
133,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4']",[],"[None, '1']","['25', '5']"
133,25 finished I/O → ready queue,io_to_ready,25,IO0,"['7', '15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25']",[],"[None, '1']","[None, '5']"
133,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25']",[],"['7', '1']","[None, '5']"
134,7 finished all bursts,finished,7,CPU0,"['15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25']",[],"[None, '1']","[None, '5']"
134,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['15', '13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1']",[],"[None, None]","[None, '5']"
134,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1']",[],"['15', None]","[None, '5']"
134,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1']",[],"['15', '13']","[None, '5']"
136,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15']",[],"[None, '13']","[None, '5']"
136,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13']",[],"[None, None]","[None, '5']"
136,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13']",[],"['17', None]","[None, '5']"
136,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13']",[],"['17', '18']","[None, '5']"
137,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['3', '24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13']",['17'],"[None, '18']","[None, '5']"
137,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13']",['17'],"['3', '18']","[None, '5']"
137,17 dispatched to IO0,dispatch_io,17,IO0,"['24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13']",[],"['3', '18']","['17', '5']"
138,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18']",[],"['3', None]","['17', '5']"
138,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18']",[],"['3', '24']","['17', '5']"
139,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3']",[],"[None, '24']","['17', '5']"
139,5 finished I/O → ready queue,io_to_ready,5,IO1,"['21', '19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5']",[],"[None, '24']","['17', None]"
139,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5']",[],"['21', '24']","['17', None]"
140,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['19', '9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24']",[],"['21', None]","['17', None]"
140,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24']",[],"['21', '19']","['17', None]"
141,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['9', '2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21']",[],"[None, '19']","['17', None]"
141,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21']",[],"['9', '19']","['17', None]"
142,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['2', '22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19']",[],"['9', None]","['17', None]"
142,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19']",[],"['9', '2']","['17', None]"
143,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['22', '6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9']",[],"[None, '2']","['17', None]"
143,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9']",[],"['22', '2']","['17', None]"
144,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22']",[],"[None, '2']","['17', None]"
144,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2']",[],"[None, None]","['17', None]"
144,17 finished I/O → ready queue,io_to_ready,17,IO0,"['6', '8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17']",[],"[None, None]","[None, None]"
144,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17']",[],"['6', None]","[None, None]"
144,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17']",[],"['6', '8']","[None, None]"
145,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['20', '14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8']",[],"['6', None]","[None, None]"
145,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8']",[],"['6', '20']","[None, None]"
146,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6']",[],"[None, '20']","[None, None]"
146,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['14', '10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6']",['20'],"[None, None]","[None, None]"
146,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6']",['20'],"['14', None]","[None, None]"
146,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6']",['20'],"['14', '10']","[None, None]"
146,20 dispatched to IO0,dispatch_io,20,IO0,"['11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6']",[],"['14', '10']","['20', None]"
148,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6']",['14'],"[None, '10']","['20', None]"
148,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10']",['14'],"[None, None]","['20', None]"
148,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10']",['14'],"['11', None]","['20', None]"
148,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10']",['14'],"['11', '12']","['20', None]"
148,14 dispatched to IO1,dispatch_io,14,IO1,"['16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10']",[],"['11', '12']","['20', '14']"
149,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10']",['12'],"['11', None]","['20', '14']"
149,20 finished I/O → ready queue,io_to_ready,20,IO0,"['16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20']",['12'],"['11', None]","[None, '14']"
149,14 finished I/O → ready queue,io_to_ready,14,IO1,"['16', '23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14']",['12'],"['11', None]","[None, None]"
149,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14']",['12'],"['11', '16']","[None, None]"
149,12 dispatched to IO0,dispatch_io,12,IO0,"['23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14']",[],"['11', '16']","['12', None]"
150,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['23', '4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11']",[],"[None, '16']","['12', None]"
150,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11']",[],"['23', '16']","['12', None]"
151,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23']",[],"[None, '16']","['12', None]"
151,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['4', '25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16']",[],"[None, None]","['12', None]"
151,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['25', '1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16']",[],"['4', None]","['12', None]"
151,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16']",[],"['4', '25']","['12', None]"
153,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16']",['4'],"[None, '25']","['12', None]"
153,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['1', '15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25']",['4'],"[None, None]","['12', None]"
153,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['15', '13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25']",['4'],"['1', None]","['12', None]"
153,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25']",['4'],"['1', '15']","['12', None]"
153,4 dispatched to IO1,dispatch_io,4,IO1,"['13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25']",[],"['1', '15']","['12', '4']"
155,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1']",[],"[None, '15']","['12', '4']"
155,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['13', '18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15']",[],"[None, None]","['12', '4']"
155,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15']",[],"['13', None]","['12', '4']"
155,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15']",[],"['13', '18']","['12', '4']"
156,12 finished I/O → ready queue,io_to_ready,12,IO0,"['3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12']",[],"['13', '18']","[None, '4']"
157,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13']",[],"[None, '18']","[None, '4']"
157,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['3', '5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18']",[],"[None, None]","[None, '4']"
157,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18']",[],"['3', None]","[None, '4']"
157,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18']",[],"['3', '5']","[None, '4']"
158,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['24', '21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18']",['5'],"['3', None]","[None, '4']"
158,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18']",['5'],"['3', '24']","[None, '4']"
158,5 dispatched to IO0,dispatch_io,5,IO0,"['21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18']",[],"['3', '24']","['5', '4']"
159,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3']",[],"[None, '24']","['5', '4']"
159,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3']",['24'],"[None, None]","['5', '4']"
159,4 finished I/O → ready queue,io_to_ready,4,IO1,"['21', '19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4']",['24'],"[None, None]","['5', None]"
159,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4']",['24'],"['21', None]","['5', None]"
159,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4']",['24'],"['21', '19']","['5', None]"
159,24 dispatched to IO1,dispatch_io,24,IO1,"['9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4']",[],"['21', '19']","['5', '24']"
160,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['9', '22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4']",['19'],"['21', None]","['5', '24']"
160,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4']",['19'],"['21', '9']","['5', '24']"
161,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21']",['19'],"[None, '9']","['5', '24']"
161,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['22', '2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9']",['19'],"[None, None]","['5', '24']"
161,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['2', '17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9']",['19'],"['22', None]","['5', '24']"
161,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9']",['19'],"['22', '2']","['5', '24']"
163,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22']",['19'],"[None, '2']","['5', '24']"
163,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['17', '8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2']",['19'],"[None, None]","['5', '24']"
163,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['8', '6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2']",['19'],"['17', None]","['5', '24']"
163,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2']",['19'],"['17', '8']","['5', '24']"
164,24 finished I/O → ready queue,io_to_ready,24,IO1,"['6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24']",['19'],"['17', '8']","['5', None]"
164,19 dispatched to IO1,dispatch_io,19,IO1,"['6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24']",[],"['17', '8']","['5', '19']"
165,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17']",[],"[None, '8']","['5', '19']"
165,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['6', '10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8']",[],"[None, None]","['5', '19']"
165,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8']",[],"['6', None]","['5', '19']"
165,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8']",[],"['6', '10']","['5', '19']"
166,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8']",['6'],"[None, '10']","['5', '19']"
166,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['20', '14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8']","['6', '10']","[None, None]","['5', '19']"
166,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['14', '11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8']","['6', '10']","['20', None]","['5', '19']"
166,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8']","['6', '10']","['20', '14']","['5', '19']"
168,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20']","['6', '10']","[None, '14']","['5', '19']"
168,14 finished all bursts,finished,14,CPU1,"['11', '23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20']","['6', '10']","[None, None]","['5', '19']"
168,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20']","['6', '10']","['11', None]","['5', '19']"
168,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20']","['6', '10']","['11', '23']","['5', '19']"
169,19 finished I/O → ready queue,io_to_ready,19,IO1,"['16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19']","['6', '10']","['11', '23']","['5', None]"
169,6 dispatched to IO1,dispatch_io,6,IO1,"['16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19']",['10'],"['11', '23']","['5', '6']"
170,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11']",['10'],"[None, '23']","['5', '6']"
170,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23']",['10'],"[None, None]","['5', '6']"
170,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23']",['10'],"['16', None]","['5', '6']"
170,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23']",['10'],"['16', '25']","['5', '6']"
172,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16']",['10'],"[None, '25']","['5', '6']"
172,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['1', '15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25']",['10'],"[None, None]","['5', '6']"
172,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['15', '12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25']",['10'],"['1', None]","['5', '6']"
172,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25']",['10'],"['1', '15']","['5', '6']"
173,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['12', '13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15']",['10'],"['1', None]","['5', '6']"
173,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15']",['10'],"['1', '12']","['5', '6']"
174,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1']",['10'],"[None, '12']","['5', '6']"
174,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1']",['10'],"['13', '12']","['5', '6']"
175,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12']",['10'],"['13', None]","['5', '6']"
175,5 finished I/O → ready queue,io_to_ready,5,IO0,"['18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5']",['10'],"['13', None]","[None, '6']"
175,6 finished I/O → ready queue,io_to_ready,6,IO1,"['18', '3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6']",['10'],"['13', None]","[None, None]"
175,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6']",['10'],"['13', '18']","[None, None]"
175,10 dispatched to IO0,dispatch_io,10,IO0,"['3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6']",[],"['13', '18']","['10', None]"
176,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['3', '4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6']",['13'],"[None, '18']","['10', None]"
176,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6']",['13'],"['3', '18']","['10', None]"
176,13 dispatched to IO1,dispatch_io,13,IO1,"['4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6']",[],"['3', '18']","['10', '13']"
177,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3']",[],"[None, '18']","['10', '13']"
177,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['4', '21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18']",[],"[None, None]","['10', '13']"
177,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['21', '9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18']",[],"['4', None]","['10', '13']"
177,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18']",[],"['4', '21']","['10', '13']"
179,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4']",[],"[None, '21']","['10', '13']"
179,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4']",['21'],"[None, None]","['10', '13']"
179,10 finished I/O → ready queue,io_to_ready,10,IO0,"['9', '22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10']",['21'],"[None, None]","[None, '13']"
179,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['22', '2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10']",['21'],"['9', None]","[None, '13']"
179,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10']",['21'],"['9', '22']","[None, '13']"
179,21 dispatched to IO0,dispatch_io,21,IO0,"['2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10']",[],"['9', '22']","['21', '13']"
181,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9']",[],"[None, '22']","['21', '13']"
181,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['2', '24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9']",['22'],"[None, None]","['21', '13']"
181,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['24', '17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9']",['22'],"['2', None]","['21', '13']"
181,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9']",['22'],"['2', '24']","['21', '13']"
182,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['17', '8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9']","['22', '2']","[None, '24']","['21', '13']"
182,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9']","['22', '2']","['17', '24']","['21', '13']"
183,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['8', '20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24']","['22', '2']","['17', None]","['21', '13']"
183,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24']","['22', '2']","['17', '8']","['21', '13']"
184,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['20', '19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24']","['22', '2', '17']","[None, '8']","['21', '13']"
184,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24']","['22', '2', '17']","['20', '8']","['21', '13']"
185,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['19', '11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8']","['22', '2', '17']","['20', None]","['21', '13']"
185,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8']","['22', '2', '17']","['20', '19']","['21', '13']"
186,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20']","['22', '2', '17']","[None, '19']","['21', '13']"
186,13 finished I/O → ready queue,io_to_ready,13,IO1,"['11', '23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13']","['22', '2', '17']","[None, '19']","['21', None]"
186,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13']","['22', '2', '17']","['11', '19']","['21', None]"
186,22 dispatched to IO1,dispatch_io,22,IO1,"['23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13']","['2', '17']","['11', '19']","['21', '22']"
187,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['23', '16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19']","['2', '17']","['11', None]","['21', '22']"
187,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19']","['2', '17']","['11', '23']","['21', '22']"
188,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11']","['2', '17']","[None, '23']","['21', '22']"
188,22 finished I/O → ready queue,io_to_ready,22,IO1,"['16', '25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22']","['2', '17']","[None, '23']","['21', None]"
188,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22']","['2', '17']","['16', '23']","['21', None]"
188,2 dispatched to IO1,dispatch_io,2,IO1,"['25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22']",['17'],"['16', '23']","['21', '2']"
189,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22']","['17', '16']","[None, '23']","['21', '2']"
189,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['25', '15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23']","['17', '16']","[None, None]","['21', '2']"
189,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['15', '1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23']","['17', '16']","['25', None]","['21', '2']"
189,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23']","['17', '16']","['25', '15']","['21', '2']"
190,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['1', '12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25']","['17', '16']","[None, '15']","['21', '2']"
190,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25']","['17', '16']","['1', '15']","['21', '2']"
191,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['12', '5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15']","['17', '16']","['1', None]","['21', '2']"
191,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15']","['17', '16']","['1', '12']","['21', '2']"
192,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1']","['17', '16']","[None, '12']","['21', '2']"
192,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1']","['17', '16', '12']","[None, None]","['21', '2']"
192,2 finished I/O → ready queue,io_to_ready,2,IO1,"['5', '6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2']","['17', '16', '12']","[None, None]","['21', None]"
192,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2']","['17', '16', '12']","['5', None]","['21', None]"
192,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2']","['17', '16', '12']","['5', '6']","['21', None]"
192,17 dispatched to IO1,dispatch_io,17,IO1,"['3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2']","['16', '12']","['5', '6']","['21', '17']"
193,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['3', '18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5']","['16', '12']","[None, '6']","['21', '17']"
193,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5']","['16', '12']","['3', '6']","['21', '17']"
194,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5']","['16', '12', '6']","['3', None]","['21', '17']"
194,21 finished I/O → ready queue,io_to_ready,21,IO0,"['18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21']","['16', '12', '6']","['3', None]","[None, '17']"
194,17 finished I/O → ready queue,io_to_ready,17,IO1,"['18', '4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17']","['16', '12', '6']","['3', None]","[None, None]"
194,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17']","['16', '12', '6']","['3', '18']","[None, None]"
194,16 dispatched to IO0,dispatch_io,16,IO0,"['4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17']","['12', '6']","['3', '18']","['16', None]"
194,12 dispatched to IO1,dispatch_io,12,IO1,"['4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17']",['6'],"['3', '18']","['16', '12']"
195,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3']",['6'],"[None, '18']","['16', '12']"
195,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3']",['6'],"['4', '18']","['16', '12']"
196,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4']",['6'],"[None, '18']","['16', '12']"
196,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['10', '9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4']","['6', '18']","[None, None]","['16', '12']"
196,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4']","['6', '18']","['10', None]","['16', '12']"
196,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4']","['6', '18']","['10', '9']","['16', '12']"
198,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10']","['6', '18']","[None, '9']","['16', '12']"
198,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['24', '8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10']","['6', '18', '9']","[None, None]","['16', '12']"
198,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10']","['6', '18', '9']","['24', None]","['16', '12']"
198,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10']","['6', '18', '9']","['24', '8']","['16', '12']"
200,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24']","['6', '18', '9']","[None, '8']","['16', '12']"
200,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8']","['6', '18', '9']","[None, None]","['16', '12']"
200,12 finished I/O → ready queue,io_to_ready,12,IO1,"['20', '13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12']","['6', '18', '9']","[None, None]","['16', None]"
200,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['13', '19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12']","['6', '18', '9']","['20', None]","['16', None]"
200,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12']","['6', '18', '9']","['20', '13']","['16', None]"
200,6 dispatched to IO1,dispatch_io,6,IO1,"['19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12']","['18', '9']","['20', '13']","['16', '6']"
201,16 finished I/O → ready queue,io_to_ready,16,IO0,"['19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16']","['18', '9']","['20', '13']","[None, '6']"
201,6 finished I/O → ready queue,io_to_ready,6,IO1,"['19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6']","['18', '9']","['20', '13']","[None, None]"
201,18 dispatched to IO0,dispatch_io,18,IO0,"['19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6']",['9'],"['20', '13']","['18', None]"
201,9 dispatched to IO1,dispatch_io,9,IO1,"['19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6']",[],"['20', '13']","['18', '9']"
202,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20']",[],"[None, '13']","['18', '9']"
202,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13']",[],"[None, None]","['18', '9']"
202,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13']",[],"['19', None]","['18', '9']"
202,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13']",[],"['19', '11']","['18', '9']"
204,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19']",[],"[None, '11']","['18', '9']"
204,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11']",[],"[None, None]","['18', '9']"
204,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11']",[],"['22', None]","['18', '9']"
204,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11']",[],"['22', '23']","['18', '9']"
205,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['25', '15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23']",[],"['22', None]","['18', '9']"
205,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23']",[],"['22', '25']","['18', '9']"
206,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['15', '1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22']",[],"[None, '25']","['18', '9']"
206,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22']",[],"['15', '25']","['18', '9']"
207,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22']",['15'],"[None, '25']","['18', '9']"
207,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22']","['15', '25']","[None, None]","['18', '9']"
207,18 finished I/O → ready queue,io_to_ready,18,IO0,"['1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18']","['15', '25']","[None, None]","[None, '9']"
207,9 finished I/O → ready queue,io_to_ready,9,IO1,"['1', '2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9']","['15', '25']","[None, None]","[None, None]"
207,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9']","['15', '25']","['1', None]","[None, None]"
207,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9']","['15', '25']","['1', '2']","[None, None]"
207,15 dispatched to IO0,dispatch_io,15,IO0,"['5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9']",['25'],"['1', '2']","['15', None]"
207,25 dispatched to IO1,dispatch_io,25,IO1,"['5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9']",[],"['1', '2']","['15', '25']"
209,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1']",[],"[None, '2']","['15', '25']"
209,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['5', '21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2']",[],"[None, None]","['15', '25']"
209,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['21', '17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2']",[],"['5', None]","['15', '25']"
209,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2']",[],"['5', '21']","['15', '25']"
211,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5']",[],"[None, '21']","['15', '25']"
211,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21']",[],"[None, None]","['15', '25']"
211,25 finished I/O → ready queue,io_to_ready,25,IO1,"['17', '3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25']",[],"[None, None]","['15', None]"
211,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['3', '4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25']",[],"['17', None]","['15', None]"
211,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25']",[],"['17', '3']","['15', None]"
212,15 finished I/O → ready queue,io_to_ready,15,IO0,"['4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15']",[],"['17', '3']","[None, None]"
213,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17']",[],"[None, '3']","[None, None]"
213,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3']",[],"[None, None]","[None, None]"
213,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3']",[],"['4', None]","[None, None]"
213,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3']",[],"['4', '10']","[None, None]"
214,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['24', '8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']",[],"['4', None]","[None, None]"
214,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']",[],"['4', '24']","[None, None]"
215,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']",['4'],"[None, '24']","[None, None]"
215,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['8', '12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']","['4', '24']","[None, None]","[None, None]"
215,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']","['4', '24']","['8', None]","[None, None]"
215,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']","['4', '24']","['8', '12']","[None, None]"
215,4 dispatched to IO0,dispatch_io,4,IO0,"['16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']",['24'],"['8', '12']","['4', None]"
215,24 dispatched to IO1,dispatch_io,24,IO1,"['16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']",[],"['8', '12']","['4', '24']"
216,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['16', '6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']",['8'],"[None, '12']","['4', '24']"
216,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10']",['8'],"['16', '12']","['4', '24']"
217,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12']",['8'],"['16', None]","['4', '24']"
217,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12']",['8'],"['16', '6']","['4', '24']"
218,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16']",['8'],"[None, '6']","['4', '24']"
218,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16']",['8'],"['20', '6']","['4', '24']"
219,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6']",['8'],"['20', None]","['4', '24']"
219,24 finished I/O → ready queue,io_to_ready,24,IO1,"['13', '19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24']",['8'],"['20', None]","['4', None]"
219,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24']",['8'],"['20', '13']","['4', None]"
219,8 dispatched to IO1,dispatch_io,8,IO1,"['19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24']",[],"['20', '13']","['4', '8']"
220,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24']",['20'],"[None, '13']","['4', '8']"
220,4 finished I/O → ready queue,io_to_ready,4,IO0,"['19', '11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4']",['20'],"[None, '13']","[None, '8']"
220,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4']",['20'],"['19', '13']","[None, '8']"
220,20 dispatched to IO0,dispatch_io,20,IO0,"['11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4']",[],"['19', '13']","['20', '8']"
221,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13']",[],"['19', None]","['20', '8']"
221,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13']",[],"['19', '11']","['20', '8']"
222,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['23', '22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19']",[],"[None, '11']","['20', '8']"
222,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19']",[],"['23', '11']","['20', '8']"
223,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11']",[],"['23', None]","['20', '8']"
223,20 finished I/O → ready queue,io_to_ready,20,IO0,"['22', '18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20']",[],"['23', None]","[None, '8']"
223,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20']",[],"['23', '22']","[None, '8']"
224,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23']",[],"[None, '22']","[None, '8']"
224,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['18', '9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22']",[],"[None, None]","[None, '8']"
224,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22']",[],"['18', None]","[None, '8']"
224,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22']",[],"['18', '9']","[None, '8']"
226,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18']",[],"[None, '9']","[None, '8']"
226,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9']",[],"[None, None]","[None, '8']"
226,8 finished I/O → ready queue,io_to_ready,8,IO1,"['1', '2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8']",[],"[None, None]","[None, None]"
226,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8']",[],"['1', None]","[None, None]"
226,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8']",[],"['1', '2']","[None, None]"
228,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1']",[],"[None, '2']","[None, None]"
228,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2']",[],"[None, None]","[None, None]"
228,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['21', '25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2']",[],"['5', None]","[None, None]"
228,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2']",[],"['5', '21']","[None, None]"
230,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5']",[],"[None, '21']","[None, None]"
230,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['25', '15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21']",[],"[None, None]","[None, None]"
230,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['15', '17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21']",[],"['25', None]","[None, None]"
230,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21']",[],"['25', '15']","[None, None]"
232,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25']",[],"[None, '15']","[None, None]"
232,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15']",[],"[None, None]","[None, None]"
232,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['3', '10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15']",[],"['17', None]","[None, None]"
232,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15']",[],"['17', '3']","[None, None]"
233,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['10', '12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17']",[],"[None, '3']","[None, None]"
233,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17']",[],"['10', '3']","[None, None]"
234,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['12', '16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3']",[],"['10', None]","[None, None]"
234,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3']",[],"['10', '12']","[None, None]"
235,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['16', '6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10']",[],"[None, '12']","[None, None]"
235,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10']",[],"['16', '12']","[None, None]"
236,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16']",[],"[None, '12']","[None, None]"
236,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['6', '24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16']",['12'],"[None, None]","[None, None]"
236,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['24', '4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16']",['12'],"['6', None]","[None, None]"
236,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16']",['12'],"['6', '24']","[None, None]"
236,12 dispatched to IO0,dispatch_io,12,IO0,"['4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16']",[],"['6', '24']","['12', None]"
238,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16']",['6'],"[None, '24']","['12', None]"
238,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['4', '13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24']",['6'],"[None, None]","['12', None]"
238,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['13', '19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24']",['6'],"['4', None]","['12', None]"
238,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24']",['6'],"['4', '13']","['12', None]"
238,6 dispatched to IO1,dispatch_io,6,IO1,"['19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24']",[],"['4', '13']","['12', '6']"
239,12 finished I/O → ready queue,io_to_ready,12,IO0,"['19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12']",[],"['4', '13']","[None, '6']"
240,4 finished all bursts,finished,4,CPU0,"['19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12']",[],"[None, '13']","[None, '6']"
240,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13']",[],"[None, None]","[None, '6']"
240,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13']",[],"['19', None]","[None, '6']"
240,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13']",[],"['19', '11']","[None, '6']"
241,19 finished all bursts,finished,19,CPU0,"['20', '23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13']",[],"[None, '11']","[None, '6']"
241,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13']",[],"['20', '11']","[None, '6']"
242,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['23', '22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11']",[],"['20', None]","[None, '6']"
242,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11']",[],"['20', '23']","[None, '6']"
243,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20']",[],"[None, '23']","[None, '6']"
243,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['22', '18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23']",[],"[None, None]","[None, '6']"
243,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23']",[],"['22', None]","[None, '6']"
243,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23']",[],"['22', '18']","[None, '6']"
244,18 finished all bursts,finished,18,CPU1,"['9', '8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23']",[],"['22', None]","[None, '6']"
244,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23']",[],"['22', '9']","[None, '6']"
245,22 finished all bursts,finished,22,CPU0,"['8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23']",[],"[None, '9']","[None, '6']"
245,6 finished I/O → ready queue,io_to_ready,6,IO1,"['8', '1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6']",[],"[None, '9']","[None, None]"
245,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6']",[],"['8', '9']","[None, None]"
246,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['1', '2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9']",[],"['8', None]","[None, None]"
246,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9']",[],"['8', '1']","[None, None]"
247,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8']",[],"[None, '1']","[None, None]"
247,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['2', '5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1']",[],"[None, None]","[None, None]"
247,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1']",[],"['2', None]","[None, None]"
247,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1']",[],"['2', '5']","[None, None]"
248,2 finished all bursts,finished,2,CPU0,"['21', '25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1']",[],"[None, '5']","[None, None]"
248,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1']",[],"['21', '5']","[None, None]"
249,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['25', '15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1']",['5'],"['21', None]","[None, None]"
249,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1']",['5'],"['21', '25']","[None, None]"
249,5 dispatched to IO0,dispatch_io,5,IO0,"['15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1']",[],"['21', '25']","['5', None]"
250,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21']",[],"[None, '25']","['5', None]"
250,25 finished all bursts,finished,25,CPU1,"['15', '17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21']",[],"[None, None]","['5', None]"
250,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['17', '3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21']",[],"['15', None]","['5', None]"
250,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21']",[],"['15', '17']","['5', None]"
252,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15']",[],"[None, '17']","['5', None]"
252,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['3', '10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17']",[],"[None, None]","['5', None]"
252,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17']",[],"['3', None]","['5', None]"
252,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17']",[],"['3', '10']","['5', None]"
253,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17']",['3'],"[None, '10']","['5', None]"
253,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['16', '24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17']","['3', '10']","[None, None]","['5', None]"
253,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17']","['3', '10']","['16', None]","['5', None]"
253,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17']","['3', '10']","['16', '24']","['5', None]"
253,3 dispatched to IO1,dispatch_io,3,IO1,"['12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17']",['10'],"['16', '24']","['5', '3']"
255,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17', '16']",['10'],"[None, '24']","['5', '3']"
255,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['12', '13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17', '16', '24']",['10'],"[None, None]","['5', '3']"
255,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '11', '20', '23', '6', '9', '8', '1', '21', '15', '17', '16', '24']",['10'],"['12', None]","['5', '3']"
255,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '20', '23', '6', '9', '8', '1', '21', '15', '17', '16', '24']",['10'],"['12', '13']","['5', '3']"
257,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '20', '23', '6', '9', '8', '1', '21', '15', '17', '16', '24', '12']",['10'],"[None, '13']","['5', '3']"
257,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '20', '23', '6', '9', '8', '1', '21', '15', '17', '16', '24', '12', '13']",['10'],"[None, None]","['5', '3']"
257,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['20', '23', '6', '9', '8', '1', '21', '15', '17', '16', '24', '12', '13']",['10'],"['11', None]","['5', '3']"
257,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['23', '6', '9', '8', '1', '21', '15', '17', '16', '24', '12', '13']",['10'],"['11', '20']","['5', '3']"
258,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['23', '6', '9', '8', '1', '21', '15', '17', '16', '24', '12', '13']","['10', '11']","[None, '20']","['5', '3']"
258,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['6', '9', '8', '1', '21', '15', '17', '16', '24', '12', '13']","['10', '11']","['23', '20']","['5', '3']"
259,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['6', '9', '8', '1', '21', '15', '17', '16', '24', '12', '13', '20']","['10', '11']","['23', None]","['5', '3']"
259,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '8', '1', '21', '15', '17', '16', '24', '12', '13', '20']","['10', '11']","['23', '6']","['5', '3']"
260,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['9', '8', '1', '21', '15', '17', '16', '24', '12', '13', '20']","['10', '11', '23']","[None, '6']","['5', '3']"
260,6 finished all bursts,finished,6,CPU1,"['9', '8', '1', '21', '15', '17', '16', '24', '12', '13', '20']","['10', '11', '23']","[None, None]","['5', '3']"
260,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '1', '21', '15', '17', '16', '24', '12', '13', '20']","['10', '11', '23']","['9', None]","['5', '3']"
260,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '21', '15', '17', '16', '24', '12', '13', '20']","['10', '11', '23']","['9', '8']","['5', '3']"
261,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['1', '21', '15', '17', '16', '24', '12', '13', '20']","['10', '11', '23', '9']","[None, '8']","['5', '3']"
261,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['21', '15', '17', '16', '24', '12', '13', '20']","['10', '11', '23', '9']","['1', '8']","['5', '3']"
262,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['21', '15', '17', '16', '24', '12', '13', '20']","['10', '11', '23', '9', '8']","['1', None]","['5', '3']"
262,3 finished I/O → ready queue,io_to_ready,3,IO1,"['21', '15', '17', '16', '24', '12', '13', '20', '3']","['10', '11', '23', '9', '8']","['1', None]","['5', None]"
262,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '17', '16', '24', '12', '13', '20', '3']","['10', '11', '23', '9', '8']","['1', '21']","['5', None]"
262,10 dispatched to IO1,dispatch_io,10,IO1,"['15', '17', '16', '24', '12', '13', '20', '3']","['11', '23', '9', '8']","['1', '21']","['5', '10']"
263,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['15', '17', '16', '24', '12', '13', '20', '3', '1']","['11', '23', '9', '8']","[None, '21']","['5', '10']"
263,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['17', '16', '24', '12', '13', '20', '3', '1']","['11', '23', '9', '8']","['15', '21']","['5', '10']"
264,15 finished all bursts,finished,15,CPU0,"['17', '16', '24', '12', '13', '20', '3', '1']","['11', '23', '9', '8']","[None, '21']","['5', '10']"
264,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['17', '16', '24', '12', '13', '20', '3', '1', '21']","['11', '23', '9', '8']","[None, None]","['5', '10']"
264,5 finished I/O → ready queue,io_to_ready,5,IO0,"['17', '16', '24', '12', '13', '20', '3', '1', '21', '5']","['11', '23', '9', '8']","[None, None]","[None, '10']"
264,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['16', '24', '12', '13', '20', '3', '1', '21', '5']","['11', '23', '9', '8']","['17', None]","[None, '10']"
264,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '12', '13', '20', '3', '1', '21', '5']","['11', '23', '9', '8']","['17', '16']","[None, '10']"
264,11 dispatched to IO0,dispatch_io,11,IO0,"['24', '12', '13', '20', '3', '1', '21', '5']","['23', '9', '8']","['17', '16']","['11', '10']"
265,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['24', '12', '13', '20', '3', '1', '21', '5']","['23', '9', '8', '17']","[None, '16']","['11', '10']"
265,10 finished I/O → ready queue,io_to_ready,10,IO1,"['24', '12', '13', '20', '3', '1', '21', '5', '10']","['23', '9', '8', '17']","[None, '16']","['11', None]"
265,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '13', '20', '3', '1', '21', '5', '10']","['23', '9', '8', '17']","['24', '16']","['11', None]"
265,23 dispatched to IO1,dispatch_io,23,IO1,"['12', '13', '20', '3', '1', '21', '5', '10']","['9', '8', '17']","['24', '16']","['11', '23']"
266,24 finished all bursts,finished,24,CPU0,"['12', '13', '20', '3', '1', '21', '5', '10']","['9', '8', '17']","[None, '16']","['11', '23']"
266,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['12', '13', '20', '3', '1', '21', '5', '10', '16']","['9', '8', '17']","[None, None]","['11', '23']"
266,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '20', '3', '1', '21', '5', '10', '16']","['9', '8', '17']","['12', None]","['11', '23']"
266,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '3', '1', '21', '5', '10', '16']","['9', '8', '17']","['12', '13']","['11', '23']"
267,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['20', '3', '1', '21', '5', '10', '16']","['9', '8', '17', '12']","[None, '13']","['11', '23']"
267,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '1', '21', '5', '10', '16']","['9', '8', '17', '12']","['20', '13']","['11', '23']"
268,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['3', '1', '21', '5', '10', '16', '13']","['9', '8', '17', '12']","['20', None]","['11', '23']"
268,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '21', '5', '10', '16', '13']","['9', '8', '17', '12']","['20', '3']","['11', '23']"
269,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['1', '21', '5', '10', '16', '13', '20']","['9', '8', '17', '12']","[None, '3']","['11', '23']"
269,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['21', '5', '10', '16', '13', '20']","['9', '8', '17', '12']","['1', '3']","['11', '23']"
270,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['21', '5', '10', '16', '13', '20', '3']","['9', '8', '17', '12']","['1', None]","['11', '23']"
270,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '10', '16', '13', '20', '3']","['9', '8', '17', '12']","['1', '21']","['11', '23']"
271,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '10', '16', '13', '20', '3', '1']","['9', '8', '17', '12']","[None, '21']","['11', '23']"
271,23 finished I/O → ready queue,io_to_ready,23,IO1,"['5', '10', '16', '13', '20', '3', '1', '23']","['9', '8', '17', '12']","[None, '21']","['11', None]"
271,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '16', '13', '20', '3', '1', '23']","['9', '8', '17', '12']","['5', '21']","['11', None]"
271,9 dispatched to IO1,dispatch_io,9,IO1,"['10', '16', '13', '20', '3', '1', '23']","['8', '17', '12']","['5', '21']","['11', '9']"
272,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['10', '16', '13', '20', '3', '1', '23', '21']","['8', '17', '12']","['5', None]","['11', '9']"
272,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['16', '13', '20', '3', '1', '23', '21']","['8', '17', '12']","['5', '10']","['11', '9']"
273,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['16', '13', '20', '3', '1', '23', '21']","['8', '17', '12', '5']","[None, '10']","['11', '9']"
273,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '20', '3', '1', '23', '21']","['8', '17', '12', '5']","['16', '10']","['11', '9']"
274,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '20', '3', '1', '23', '21', '10']","['8', '17', '12', '5']","['16', None]","['11', '9']"
274,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '3', '1', '23', '21', '10']","['8', '17', '12', '5']","['16', '13']","['11', '9']"
275,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '3', '1', '23', '21', '10', '16']","['8', '17', '12', '5']","[None, '13']","['11', '9']"
275,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['20', '3', '1', '23', '21', '10', '16']","['8', '17', '12', '5', '13']","[None, None]","['11', '9']"
275,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '1', '23', '21', '10', '16']","['8', '17', '12', '5', '13']","['20', None]","['11', '9']"
275,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '23', '21', '10', '16']","['8', '17', '12', '5', '13']","['20', '3']","['11', '9']"
277,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['1', '23', '21', '10', '16', '20']","['8', '17', '12', '5', '13']","[None, '3']","['11', '9']"
277,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '23', '21', '10', '16', '20', '3']","['8', '17', '12', '5', '13']","[None, None]","['11', '9']"
277,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['23', '21', '10', '16', '20', '3']","['8', '17', '12', '5', '13']","['1', None]","['11', '9']"
277,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['21', '10', '16', '20', '3']","['8', '17', '12', '5', '13']","['1', '23']","['11', '9']"
279,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['21', '10', '16', '20', '3', '1']","['8', '17', '12', '5', '13']","[None, '23']","['11', '9']"
279,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['21', '10', '16', '20', '3', '1']","['8', '17', '12', '5', '13', '23']","[None, None]","['11', '9']"
279,11 finished I/O → ready queue,io_to_ready,11,IO0,"['21', '10', '16', '20', '3', '1', '11']","['8', '17', '12', '5', '13', '23']","[None, None]","[None, '9']"
279,9 finished I/O → ready queue,io_to_ready,9,IO1,"['21', '10', '16', '20', '3', '1', '11', '9']","['8', '17', '12', '5', '13', '23']","[None, None]","[None, None]"
279,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '16', '20', '3', '1', '11', '9']","['8', '17', '12', '5', '13', '23']","['21', None]","[None, None]"
279,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['16', '20', '3', '1', '11', '9']","['8', '17', '12', '5', '13', '23']","['21', '10']","[None, None]"
279,8 dispatched to IO0,dispatch_io,8,IO0,"['16', '20', '3', '1', '11', '9']","['17', '12', '5', '13', '23']","['21', '10']","['8', None]"
279,17 dispatched to IO1,dispatch_io,17,IO1,"['16', '20', '3', '1', '11', '9']","['12', '5', '13', '23']","['21', '10']","['8', '17']"
280,10 finished all bursts,finished,10,CPU1,"['16', '20', '3', '1', '11', '9']","['12', '5', '13', '23']","['21', None]","['8', '17']"
280,8 finished I/O → ready queue,io_to_ready,8,IO0,"['16', '20', '3', '1', '11', '9', '8']","['12', '5', '13', '23']","['21', None]","[None, '17']"
280,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '3', '1', '11', '9', '8']","['12', '5', '13', '23']","['21', '16']","[None, '17']"
280,12 dispatched to IO0,dispatch_io,12,IO0,"['20', '3', '1', '11', '9', '8']","['5', '13', '23']","['21', '16']","['12', '17']"
281,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['20', '3', '1', '11', '9', '8', '21']","['5', '13', '23']","[None, '16']","['12', '17']"
281,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['20', '3', '1', '11', '9', '8', '21']","['5', '13', '23', '16']","[None, None]","['12', '17']"
281,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '1', '11', '9', '8', '21']","['5', '13', '23', '16']","['20', None]","['12', '17']"
281,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '11', '9', '8', '21']","['5', '13', '23', '16']","['20', '3']","['12', '17']"
282,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '11', '9', '8', '21']","['5', '13', '23', '16', '3']","['20', None]","['12', '17']"
282,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['11', '9', '8', '21']","['5', '13', '23', '16', '3']","['20', '1']","['12', '17']"
283,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['11', '9', '8', '21']","['5', '13', '23', '16', '3', '20']","[None, '1']","['12', '17']"
283,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '8', '21']","['5', '13', '23', '16', '3', '20']","['11', '1']","['12', '17']"
284,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '8', '21', '1']","['5', '13', '23', '16', '3', '20']","['11', None]","['12', '17']"
284,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '21', '1']","['5', '13', '23', '16', '3', '20']","['11', '9']","['12', '17']"
285,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['8', '21', '1', '11']","['5', '13', '23', '16', '3', '20']","[None, '9']","['12', '17']"
285,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['21', '1', '11']","['5', '13', '23', '16', '3', '20']","['8', '9']","['12', '17']"
286,8 finished all bursts,finished,8,CPU0,"['21', '1', '11']","['5', '13', '23', '16', '3', '20']","[None, '9']","['12', '17']"
286,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['21', '1', '11', '9']","['5', '13', '23', '16', '3', '20']","[None, None]","['12', '17']"
286,17 finished I/O → ready queue,io_to_ready,17,IO1,"['21', '1', '11', '9', '17']","['5', '13', '23', '16', '3', '20']","[None, None]","['12', None]"
286,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['1', '11', '9', '17']","['5', '13', '23', '16', '3', '20']","['21', None]","['12', None]"
286,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['11', '9', '17']","['5', '13', '23', '16', '3', '20']","['21', '1']","['12', None]"
286,5 dispatched to IO1,dispatch_io,5,IO1,"['11', '9', '17']","['13', '23', '16', '3', '20']","['21', '1']","['12', '5']"
288,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '9', '17', '21']","['13', '23', '16', '3', '20']","[None, '1']","['12', '5']"
288,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['11', '9', '17', '21', '1']","['13', '23', '16', '3', '20']","[None, None]","['12', '5']"
288,12 finished I/O → ready queue,io_to_ready,12,IO0,"['11', '9', '17', '21', '1', '12']","['13', '23', '16', '3', '20']","[None, None]","[None, '5']"
288,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '17', '21', '1', '12']","['13', '23', '16', '3', '20']","['11', None]","[None, '5']"
288,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '21', '1', '12']","['13', '23', '16', '3', '20']","['11', '9']","[None, '5']"
288,13 dispatched to IO0,dispatch_io,13,IO0,"['17', '21', '1', '12']","['23', '16', '3', '20']","['11', '9']","['13', '5']"
290,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '21', '1', '12', '11']","['23', '16', '3', '20']","[None, '9']","['13', '5']"
290,9 finished all bursts,finished,9,CPU1,"['17', '21', '1', '12', '11']","['23', '16', '3', '20']","[None, None]","['13', '5']"
290,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '1', '12', '11']","['23', '16', '3', '20']","['17', None]","['13', '5']"
290,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['1', '12', '11']","['23', '16', '3', '20']","['17', '21']","['13', '5']"
291,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['1', '12', '11']","['23', '16', '3', '20', '21']","['17', None]","['13', '5']"
291,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '11']","['23', '16', '3', '20', '21']","['17', '1']","['13', '5']"
292,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['12', '11', '17']","['23', '16', '3', '20', '21']","[None, '1']","['13', '5']"
292,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '17']","['23', '16', '3', '20', '21']","['12', '1']","['13', '5']"
293,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['11', '17', '1']","['23', '16', '3', '20', '21']","['12', None]","['13', '5']"
293,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['17', '1']","['23', '16', '3', '20', '21']","['12', '11']","['13', '5']"
294,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['17', '1', '12']","['23', '16', '3', '20', '21']","[None, '11']","['13', '5']"
294,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['1', '12']","['23', '16', '3', '20', '21']","['17', '11']","['13', '5']"
295,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['1', '12', '11']","['23', '16', '3', '20', '21']","['17', None]","['13', '5']"
295,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '11']","['23', '16', '3', '20', '21']","['17', '1']","['13', '5']"
296,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['12', '11', '17']","['23', '16', '3', '20', '21']","[None, '1']","['13', '5']"
296,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['12', '11', '17']","['23', '16', '3', '20', '21', '1']","[None, None]","['13', '5']"
296,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '17']","['23', '16', '3', '20', '21', '1']","['12', None]","['13', '5']"
296,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['17'],"['23', '16', '3', '20', '21', '1']","['12', '11']","['13', '5']"
297,12 finished CPU → wait queue,cpu_to_io,12,CPU0,['17'],"['23', '16', '3', '20', '21', '1', '12']","[None, '11']","['13', '5']"
297,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['17', '11']","['23', '16', '3', '20', '21', '1', '12']","[None, None]","['13', '5']"
297,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['11'],"['23', '16', '3', '20', '21', '1', '12']","['17', None]","['13', '5']"
297,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '16', '3', '20', '21', '1', '12']","['17', '11']","['13', '5']"
298,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['23', '16', '3', '20', '21', '1', '12']","[None, '11']","['13', '5']"
298,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['23', '16', '3', '20', '21', '1', '12']","['17', '11']","['13', '5']"
299,17 finished all bursts,finished,17,CPU0,[],"['23', '16', '3', '20', '21', '1', '12']","[None, '11']","['13', '5']"
299,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['23', '16', '3', '20', '21', '1', '12']","[None, None]","['13', '5']"
299,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['23', '16', '3', '20', '21', '1', '12']","['11', None]","['13', '5']"
301,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['23', '16', '3', '20', '21', '1', '12']","[None, None]","['13', '5']"
301,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['23', '16', '3', '20', '21', '1', '12']","['11', None]","['13', '5']"
303,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['23', '16', '3', '20', '21', '1', '12']","[None, None]","['13', '5']"
303,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['23', '16', '3', '20', '21', '1', '12']","['11', None]","['13', '5']"
305,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['23', '16', '3', '20', '21', '1', '12']","[None, None]","['13', '5']"
305,5 finished I/O → ready queue,io_to_ready,5,IO1,"['11', '5']","['23', '16', '3', '20', '21', '1', '12']","[None, None]","['13', None]"
305,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['5'],"['23', '16', '3', '20', '21', '1', '12']","['11', None]","['13', None]"
305,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['23', '16', '3', '20', '21', '1', '12']","['11', '5']","['13', None]"
305,23 dispatched to IO1,dispatch_io,23,IO1,[],"['16', '3', '20', '21', '1', '12']","['11', '5']","['13', '23']"
307,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['16', '3', '20', '21', '1', '12']","[None, '5']","['13', '23']"
307,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '5']","['16', '3', '20', '21', '1', '12']","[None, None]","['13', '23']"
307,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['5'],"['16', '3', '20', '21', '1', '12']","['11', None]","['13', '23']"
307,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['16', '3', '20', '21', '1', '12']","['11', '5']","['13', '23']"
308,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['16', '3', '20', '21', '1', '12']","['11', '5']","[None, '23']"
308,16 dispatched to IO0,dispatch_io,16,IO0,['13'],"['3', '20', '21', '1', '12']","['11', '5']","['16', '23']"
309,11 finished CPU → wait queue,cpu_to_io,11,CPU0,['13'],"['3', '20', '21', '1', '12', '11']","[None, '5']","['16', '23']"
309,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '5']","['3', '20', '21', '1', '12', '11']","[None, None]","['16', '23']"
309,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['5'],"['3', '20', '21', '1', '12', '11']","['13', None]","['16', '23']"
309,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['3', '20', '21', '1', '12', '11']","['13', '5']","['16', '23']"
310,5 finished CPU → wait queue,cpu_to_io,5,CPU1,[],"['3', '20', '21', '1', '12', '11', '5']","['13', None]","['16', '23']"
310,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['3', '20', '21', '1', '12', '11', '5']","['13', None]","['16', None]"
310,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['3', '20', '21', '1', '12', '11', '5']","['13', '23']","['16', None]"
310,3 dispatched to IO1,dispatch_io,3,IO1,[],"['20', '21', '1', '12', '11', '5']","['13', '23']","['16', '3']"
311,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['20', '21', '1', '12', '11', '5']","[None, '23']","['16', '3']"
311,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['20', '21', '1', '12', '11', '5']","['13', '23']","['16', '3']"
312,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['20', '21', '1', '12', '11', '5']","['13', None]","['16', '3']"
312,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['20', '21', '1', '12', '11', '5']","['13', '23']","['16', '3']"
313,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['20', '21', '1', '12', '11', '5']","[None, '23']","['16', '3']"
313,23 finished CPU → wait queue,cpu_to_io,23,CPU1,['13'],"['20', '21', '1', '12', '11', '5', '23']","[None, None]","['16', '3']"
313,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['20', '21', '1', '12', '11', '5', '23']","['13', None]","['16', '3']"
315,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['20', '21', '1', '12', '11', '5', '23']","[None, None]","['16', '3']"
315,16 finished I/O → ready queue,io_to_ready,16,IO0,"['13', '16']","['20', '21', '1', '12', '11', '5', '23']","[None, None]","[None, '3']"
315,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['16'],"['20', '21', '1', '12', '11', '5', '23']","['13', None]","[None, '3']"
315,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['20', '21', '1', '12', '11', '5', '23']","['13', '16']","[None, '3']"
315,20 dispatched to IO0,dispatch_io,20,IO0,[],"['21', '1', '12', '11', '5', '23']","['13', '16']","['20', '3']"
317,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['21', '1', '12', '11', '5', '23']","[None, '16']","['20', '3']"
317,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['13', '16']","['21', '1', '12', '11', '5', '23']","[None, None]","['20', '3']"
317,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['16'],"['21', '1', '12', '11', '5', '23']","['13', None]","['20', '3']"
317,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['21', '1', '12', '11', '5', '23']","['13', '16']","['20', '3']"
319,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['21', '1', '12', '11', '5', '23']","[None, '16']","['20', '3']"
319,16 finished all bursts,finished,16,CPU1,['13'],"['21', '1', '12', '11', '5', '23']","[None, None]","['20', '3']"
319,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['21', '1', '12', '11', '5', '23']","['13', None]","['20', '3']"
320,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['21', '1', '12', '11', '5', '23']","['13', None]","[None, '3']"
320,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['21', '1', '12', '11', '5', '23']","['13', '20']","[None, '3']"
320,21 dispatched to IO0,dispatch_io,21,IO0,[],"['1', '12', '11', '5', '23']","['13', '20']","['21', '3']"
321,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['1', '12', '11', '5', '23']","[None, '20']","['21', '3']"
321,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['1', '12', '11', '5', '23']","['13', '20']","['21', '3']"
322,20 finished all bursts,finished,20,CPU1,[],"['1', '12', '11', '5', '23']","['13', None]","['21', '3']"
323,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['1', '12', '11', '5', '23']","[None, None]","['21', '3']"
323,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['1', '12', '11', '5', '23']","['13', None]","['21', '3']"
324,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['1', '12', '11', '5', '23']","[None, None]","['21', '3']"
324,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['1', '12', '11', '5', '23']","['13', None]","['21', '3']"
326,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['1', '12', '11', '5', '23']","[None, None]","['21', '3']"
326,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['1', '12', '11', '5', '23']","['13', None]","['21', '3']"
328,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['1', '12', '11', '5', '23']","[None, None]","['21', '3']"
328,3 finished I/O → ready queue,io_to_ready,3,IO1,"['13', '3']","['1', '12', '11', '5', '23']","[None, None]","['21', None]"
328,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['3'],"['1', '12', '11', '5', '23']","['13', None]","['21', None]"
328,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['1', '12', '11', '5', '23']","['13', '3']","['21', None]"
328,1 dispatched to IO1,dispatch_io,1,IO1,[],"['12', '11', '5', '23']","['13', '3']","['21', '1']"
330,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['12', '11', '5', '23']","[None, '3']","['21', '1']"
330,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['13', '3']","['12', '11', '5', '23']","[None, None]","['21', '1']"
330,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['3'],"['12', '11', '5', '23']","['13', None]","['21', '1']"
330,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['12', '11', '5', '23']","['13', '3']","['21', '1']"
331,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['12', '11', '5', '23']","[None, '3']","['21', '1']"
331,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '11', '5', '23']","['13', '3']","['21', '1']"
332,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['12', '11', '5', '23']","['13', None]","['21', '1']"
332,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['12', '11', '5', '23']","['13', '3']","['21', '1']"
333,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['12', '11', '5', '23']","[None, '3']","['21', '1']"
333,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '11', '5', '23']","['13', '3']","['21', '1']"
334,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['12', '11', '5', '23']","['13', None]","['21', '1']"
334,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['12', '11', '5', '23']","['13', '3']","['21', '1']"
335,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['12', '11', '5', '23']","[None, '3']","['21', '1']"
335,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '11', '5', '23']","['13', '3']","['21', '1']"
336,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['12', '11', '5', '23']","['13', None]","['21', '1']"
336,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['12', '11', '5', '23']","['13', '3']","['21', '1']"
337,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['12', '11', '5', '23']","[None, '3']","['21', '1']"
337,3 finished CPU → wait queue,cpu_to_io,3,CPU1,['13'],"['12', '11', '5', '23', '3']","[None, None]","['21', '1']"
337,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '11', '5', '23', '3']","['13', None]","['21', '1']"
339,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['12', '11', '5', '23', '3']","[None, None]","['21', '1']"
339,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '11', '5', '23', '3']","['13', None]","['21', '1']"
341,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['12', '11', '5', '23', '3']","[None, None]","['21', '1']"
341,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '11', '5', '23', '3']","['13', None]","['21', '1']"
343,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['12', '11', '5', '23', '3']","[None, None]","['21', '1']"
343,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '11', '5', '23', '3']","['13', None]","['21', '1']"
345,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['12', '11', '5', '23', '3']","[None, None]","['21', '1']"
345,21 finished I/O → ready queue,io_to_ready,21,IO0,"['13', '21']","['12', '11', '5', '23', '3']","[None, None]","[None, '1']"
345,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['21'],"['12', '11', '5', '23', '3']","['13', None]","[None, '1']"
345,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['12', '11', '5', '23', '3']","['13', '21']","[None, '1']"
345,12 dispatched to IO0,dispatch_io,12,IO0,[],"['11', '5', '23', '3']","['13', '21']","['12', '1']"
347,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['11', '5', '23', '3']","[None, '21']","['12', '1']"
347,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['13', '21']","['11', '5', '23', '3']","[None, None]","['12', '1']"
347,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['21'],"['11', '5', '23', '3']","['13', None]","['12', '1']"
347,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['11', '5', '23', '3']","['13', '21']","['12', '1']"
348,1 finished I/O → ready queue,io_to_ready,1,IO1,['1'],"['11', '5', '23', '3']","['13', '21']","['12', None]"
348,11 dispatched to IO1,dispatch_io,11,IO1,['1'],"['5', '23', '3']","['13', '21']","['12', '11']"
349,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['1', '13']","['5', '23', '3']","[None, '21']","['12', '11']"
349,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['1', '13', '21']","['5', '23', '3']","[None, None]","['12', '11']"
349,12 finished I/O → ready queue,io_to_ready,12,IO0,"['1', '13', '21', '12']","['5', '23', '3']","[None, None]","[None, '11']"
349,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['13', '21', '12']","['5', '23', '3']","['1', None]","[None, '11']"
349,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '12']","['5', '23', '3']","['1', '13']","[None, '11']"
349,5 dispatched to IO0,dispatch_io,5,IO0,"['21', '12']","['23', '3']","['1', '13']","['5', '11']"
350,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['21', '12', '13']","['23', '3']","['1', None]","['5', '11']"
350,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '13']","['23', '3']","['1', '21']","['5', '11']"
351,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['12', '13', '1']","['23', '3']","[None, '21']","['5', '11']"
351,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '1']","['23', '3']","['12', '21']","['5', '11']"
352,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['13', '1']","['23', '3', '21']","['12', None]","['5', '11']"
352,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['1'],"['23', '3', '21']","['12', '13']","['5', '11']"
353,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['1', '12']","['23', '3', '21']","[None, '13']","['5', '11']"
353,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['12'],"['23', '3', '21']","['1', '13']","['5', '11']"
354,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '13']","['23', '3', '21']","['1', None]","['5', '11']"
354,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['13'],"['23', '3', '21']","['1', '12']","['5', '11']"
355,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '1']","['23', '3', '21']","[None, '12']","['5', '11']"
355,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['1'],"['23', '3', '21']","['13', '12']","['5', '11']"
356,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['1', '12']","['23', '3', '21']","['13', None]","['5', '11']"
356,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['12'],"['23', '3', '21']","['13', '1']","['5', '11']"
357,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '13']","['23', '3', '21']","[None, '1']","['5', '11']"
357,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['13'],"['23', '3', '21']","['12', '1']","['5', '11']"
358,12 finished all bursts,finished,12,CPU0,['13'],"['23', '3', '21']","[None, '1']","['5', '11']"
358,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['13', '1']","['23', '3', '21']","[None, None]","['5', '11']"
358,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['1'],"['23', '3', '21']","['13', None]","['5', '11']"
358,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['23', '3', '21']","['13', '1']","['5', '11']"
360,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '3', '21']","[None, '1']","['5', '11']"
360,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['13', '1']","['23', '3', '21']","[None, None]","['5', '11']"
360,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['1'],"['23', '3', '21']","['13', None]","['5', '11']"
360,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['23', '3', '21']","['13', '1']","['5', '11']"
362,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '3', '21']","[None, '1']","['5', '11']"
362,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['13', '1']","['23', '3', '21']","[None, None]","['5', '11']"
362,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['1'],"['23', '3', '21']","['13', None]","['5', '11']"
362,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['23', '3', '21']","['13', '1']","['5', '11']"
363,13 finished all bursts,finished,13,CPU0,[],"['23', '3', '21']","[None, '1']","['5', '11']"
364,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['23', '3', '21']","[None, None]","['5', '11']"
364,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['23', '3', '21']","['1', None]","['5', '11']"
365,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['23', '3', '21']","[None, None]","['5', '11']"
365,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['23', '3', '21']","['1', None]","['5', '11']"
367,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['23', '3', '21']","[None, None]","['5', '11']"
367,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['23', '3', '21']","['1', None]","['5', '11']"
368,11 finished I/O → ready queue,io_to_ready,11,IO1,['11'],"['23', '3', '21']","['1', None]","['5', None]"
368,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '3', '21']","['1', '11']","['5', None]"
368,23 dispatched to IO1,dispatch_io,23,IO1,[],"['3', '21']","['1', '11']","['5', '23']"
369,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '21']","[None, '11']","['5', '23']"
369,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '21']","['1', '11']","['5', '23']"
370,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['3', '21']","['1', None]","['5', '23']"
370,5 finished I/O → ready queue,io_to_ready,5,IO0,"['11', '5']","['3', '21']","['1', None]","[None, '23']"
370,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['5'],"['3', '21']","['1', '11']","[None, '23']"
370,3 dispatched to IO0,dispatch_io,3,IO0,['5'],['21'],"['1', '11']","['3', '23']"
371,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '1']",['21'],"[None, '11']","['3', '23']"
371,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['1'],['21'],"['5', '11']","['3', '23']"
372,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['1', '11']",['21'],"['5', None]","['3', '23']"
372,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['11'],['21'],"['5', '1']","['3', '23']"
373,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['11', '5']",['21'],"[None, '1']","['3', '23']"
373,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['5'],['21'],"['11', '1']","['3', '23']"
374,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '1']",['21'],"['11', None]","['3', '23']"
374,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['1'],['21'],"['11', '5']","['3', '23']"
375,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '11']",['21'],"[None, '5']","['3', '23']"
375,23 finished I/O → ready queue,io_to_ready,23,IO1,"['1', '11', '23']",['21'],"[None, '5']","['3', None]"
375,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['11', '23']",['21'],"['1', '5']","['3', None]"
375,21 dispatched to IO1,dispatch_io,21,IO1,"['11', '23']",[],"['1', '5']","['3', '21']"
376,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '23', '5']",[],"['1', None]","['3', '21']"
376,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['23', '5']",[],"['1', '11']","['3', '21']"
377,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['23', '5', '1']",[],"[None, '11']","['3', '21']"
377,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '1']",[],"['23', '11']","['3', '21']"
378,23 finished all bursts,finished,23,CPU0,"['5', '1']",[],"[None, '11']","['3', '21']"
378,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['5', '1', '11']",[],"[None, None]","['3', '21']"
378,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '11']",[],"['5', None]","['3', '21']"
378,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['11'],[],"['5', '1']","['3', '21']"
380,5 finished all bursts,finished,5,CPU0,['11'],[],"[None, '1']","['3', '21']"
380,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['11', '1']",[],"[None, None]","['3', '21']"
380,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['1'],[],"['11', None]","['3', '21']"
380,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['11', '1']","['3', '21']"
382,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, '1']","['3', '21']"
382,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['11', '1']",[],"[None, None]","['3', '21']"
382,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['1'],[],"['11', None]","['3', '21']"
382,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['11', '1']","['3', '21']"
384,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],['11'],"[None, '1']","['3', '21']"
384,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],['11'],"[None, None]","['3', '21']"
384,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['11'],"['1', None]","['3', '21']"
386,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],['11'],"[None, None]","['3', '21']"
386,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['11'],"['1', None]","['3', '21']"
388,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['11'],"[None, None]","['3', '21']"
388,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['11'],"['1', None]","['3', '21']"
390,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['11', '1']","[None, None]","['3', '21']"
391,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['11', '1']","[None, None]","[None, '21']"
391,21 finished I/O → ready queue,io_to_ready,21,IO1,"['3', '21']","['11', '1']","[None, None]","[None, None]"
391,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['21'],"['11', '1']","['3', None]","[None, None]"
391,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['11', '1']","['3', '21']","[None, None]"
391,11 dispatched to IO0,dispatch_io,11,IO0,[],['1'],"['3', '21']","['11', None]"
391,1 dispatched to IO1,dispatch_io,1,IO1,[],[],"['3', '21']","['11', '1']"
393,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '21']","['11', '1']"
393,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['3', '21']",[],"[None, None]","['11', '1']"
393,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['21'],[],"['3', None]","['11', '1']"
393,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],[],"['3', '21']","['11', '1']"
395,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, '21']","['11', '1']"
395,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],['3'],"[None, None]","['11', '1']"
395,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['3'],"['21', None]","['11', '1']"
397,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['3'],"[None, None]","['11', '1']"
397,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['3'],"['21', None]","['11', '1']"
399,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['3'],"[None, None]","['11', '1']"
399,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['3'],"['21', None]","['11', '1']"
400,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['3', '21']","[None, None]","['11', '1']"
405,1 finished I/O → ready queue,io_to_ready,1,IO1,['1'],"['3', '21']","[None, None]","['11', None]"
405,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '21']","['1', None]","['11', None]"
405,3 dispatched to IO1,dispatch_io,3,IO1,[],['21'],"['1', None]","['11', '3']"
407,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['21'],"[None, None]","['11', '3']"
407,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['21'],"['1', None]","['11', '3']"
409,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['21'],"[None, None]","['11', '3']"
409,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['21'],"['1', None]","['11', '3']"
410,1 finished all bursts,finished,1,CPU0,[],['21'],"[None, None]","['11', '3']"
419,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],['21'],"[None, None]","['11', None]"
419,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['21'],"['3', None]","['11', None]"
419,21 dispatched to IO1,dispatch_io,21,IO1,[],[],"['3', None]","['11', '21']"
421,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","['11', '21']"
421,11 finished I/O → ready queue,io_to_ready,11,IO0,"['3', '11']",[],"[None, None]","[None, '21']"
421,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['11'],[],"['3', None]","[None, '21']"
421,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['3', '11']","[None, '21']"
423,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '11']","[None, '21']"
423,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['3', '11']",[],"[None, None]","[None, '21']"
423,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['11'],[],"['3', None]","[None, '21']"
423,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['3', '11']","[None, '21']"
425,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '11']","[None, '21']"
425,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['3', '11']",[],"[None, None]","[None, '21']"
425,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['11'],[],"['3', None]","[None, '21']"
425,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['3', '11']","[None, '21']"
427,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, '11']","[None, '21']"
427,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],['3'],"[None, None]","[None, '21']"
427,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],['3'],"['11', None]","[None, '21']"
427,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['11', None]","['3', '21']"
429,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', '21']"
429,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', '21']"
430,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],[],"[None, None]","['3', '21']"
430,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', '21']"
432,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', '21']"
432,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', '21']"
434,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', '21']"
434,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', '21']"
435,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],[],"['11', None]","['3', None]"
435,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],[],"['11', '21']","['3', None]"
436,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],['11'],"[None, '21']","['3', None]"
436,11 dispatched to IO1,dispatch_io,11,IO1,[],[],"[None, '21']","['3', '11']"
437,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],[],"[None, None]","['3', '11']"
437,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['3', '11']"
439,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],[],"[None, None]","['3', '11']"
439,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['3', '11']"
441,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],[],"[None, None]","['3', '11']"
441,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['3', '11']"
443,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],[],"[None, None]","['3', '11']"
443,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', None]","['3', '11']"
444,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],[],"['21', None]","[None, '11']"
444,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['21', '3']","[None, '11']"
445,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],[],"[None, '3']","[None, '11']"
445,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],[],"['21', '3']","[None, '11']"
446,21 finished all bursts,finished,21,CPU0,[],[],"[None, '3']","[None, '11']"
446,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"[None, None]","[None, '11']"
446,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","[None, '11']"
448,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","[None, '11']"
448,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","[None, '11']"
450,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","[None, '11']"
450,11 finished I/O → ready queue,io_to_ready,11,IO1,"['3', '11']",[],"[None, None]","[None, None]"
450,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['11'],[],"['3', None]","[None, None]"
450,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['3', '11']","[None, None]"
452,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, '11']","[None, None]"
452,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],['3'],"[None, None]","[None, None]"
452,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],['3'],"['11', None]","[None, None]"
452,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['11', None]","['3', None]"
454,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', None]"
454,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', None]"
456,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', None]"
456,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', None]"
458,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', None]"
458,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', None]"
460,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', None]"
460,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', None]"
462,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],[],"[None, None]","['3', None]"
462,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', None]"
464,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', None]"
464,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', None]"
466,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', None]"
466,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', None]"
468,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['3', None]"
468,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['3', None]"
469,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],[],"['11', None]","[None, None]"
469,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['11', '3']","[None, None]"
470,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, '3']","[None, None]"
470,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', '3']","[None, None]"
471,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['11', None]","[None, None]"
471,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['11', '3']","[None, None]"
472,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, '3']","[None, None]"
472,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', '3']","[None, None]"
473,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['11', None]","[None, None]"
473,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['11', '3']","[None, None]"
474,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, '3']","[None, None]"
474,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', '3']","[None, None]"
475,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],[],"[None, '3']","[None, None]"
475,3 finished CPU → wait queue,cpu_to_io,3,CPU1,['11'],['3'],"[None, None]","[None, None]"
475,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],['3'],"['11', None]","[None, None]"
475,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['11', None]","['3', None]"
477,11 finished all bursts,finished,11,CPU0,[],[],"[None, None]","['3', None]"
494,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],[],"[None, None]","[None, None]"
494,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","[None, None]"
496,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","[None, None]"
496,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","[None, None]"
498,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","[None, None]"
498,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","[None, None]"
500,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","[None, None]"
500,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","[None, None]"
501,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, None]","[None, None]"
501,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"[None, None]","['3', None]"
512,3 finished all bursts,finished,3,IO0,[],[],"[None, None]","[None, None]"
