$date
	Mon May 29 18:44:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test $end
$var wire 4 ! coin [3:0] $end
$var wire 1 " can $end
$var wire 4 # c [3:0] $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module venmac $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 4 ( c [3:0] $end
$var reg 1 " can $end
$var reg 4 ) coin [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
1'
0&
0%
0$
bx #
1"
bx !
$end
#500
0"
b0 !
b0 )
b0 #
b0 (
1&
#1000
0&
#1500
1&
#2000
0&
0'
#2500
1&
#3000
0&
1$
#3500
b1 #
b1 (
1&
#4000
0&
0$
#4500
1&
#5000
0&
1$
#5500
b10 #
b10 (
1&
#6000
0&
0$
#6500
1&
#7000
0&
1$
#7500
b11 #
b11 (
1&
#8000
0&
0$
#8500
1&
#9000
0&
1$
#9500
b100 #
b100 (
1&
#10000
0&
0$
#10500
1&
#11000
0&
1$
#11500
1"
b101 #
b101 (
1&
#12000
0&
0$
#12500
1&
#13000
0&
#13500
1&
#14000
0&
#14500
1&
#15000
0&
#15500
1&
#16000
0&
1'
#16500
0"
b0 #
b0 (
1&
#17000
0&
#17500
1&
#18000
0&
0'
#18500
1&
#19000
0&
#19500
1&
#20000
0&
1$
#20500
b1 #
b1 (
1&
#21000
0&
0$
#21500
1&
#22000
0&
1%
#22500
1"
b1 !
b1 )
b110 #
b110 (
1&
#23000
0&
0%
#23500
1&
#24000
0&
#24500
1&
#25000
0&
#25500
1&
#26000
0&
#26500
1&
#27000
0&
1'
#27500
0"
b0 !
b0 )
b0 #
b0 (
1&
#28000
0&
#28500
1&
#29000
0&
0'
#29500
1&
#30000
0&
#30500
1&
#31000
0&
1$
#31500
b1 #
b1 (
1&
#32000
0&
0$
#32500
1&
#33000
0&
1$
#33500
b10 #
b10 (
1&
#34000
0&
0$
#34500
1&
#35000
0&
1$
#35500
b11 #
b11 (
1&
#36000
0&
0$
#36500
1&
#37000
0&
1%
#37500
1"
b11 !
b11 )
b1000 #
b1000 (
1&
#38000
0&
0%
#38500
1&
#39000
0&
#39500
1&
#40000
0&
#40500
1&
#41000
0&
#41500
1&
#42000
0&
#42500
1&
#43000
0&
