#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 20 13:27:53 2023
# Process ID: 13892
# Current directory: D:/Chisel/reference_projects/doce_nf_work_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24644 D:\Chisel\reference_projects\doce_nf_work_sim\doce_nf.xpr
# Log file: D:/Chisel/reference_projects/doce_nf_work_sim/vivado.log
# Journal file: D:/Chisel/reference_projects/doce_nf_work_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/padding'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/reset'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1039.918 ; gain = 16.168
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smartnic_sim_behav -key {Behavioral:sim_1:Functional:smartnic_sim} -tclbatch {smartnic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source smartnic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.371 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.371 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smartnic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1857.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 13:30:08 2023...
