
*** Running vivado
    with args -log design_1_yolo_acc_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_acc_top_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_yolo_acc_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1552.039 ; gain = 122.984 ; free physical = 8824 ; free virtual = 50474
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_acc_top_0_0
Command: synth_design -top design_1_yolo_acc_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 522894
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2195.316 ; gain = 370.770 ; free physical = 529 ; free virtual = 38524
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3865.844; parent = 2201.258; children = 1664.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_acc_top_0_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/synth/design_1_yolo_acc_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_flow_control_loop_pipe_sequential_init' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_post_process_unit' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_post_process_unit.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_mul_mul_16s_5ns_22_4_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_mul_16s_5ns_22_4_0.v:32]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_mul_16s_5ns_22_4_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_mul_16s_5ns_22_4_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_mul_mul_16s_5ns_22_4_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_mul_16s_5ns_22_4_0.v:32]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_post_process_unit' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_post_process_unit.v:10]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_CTRL_BUS_s_axi' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_CTRL_BUS_s_axi.v:233]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_CTRL_BUS_s_axi' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_mul_9ns_4ns_13_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_9ns_4ns_13_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_mul_9ns_4ns_13_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_9ns_4ns_13_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_mul_mul_9ns_13ns_22_4_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_mul_9ns_13ns_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_mul_9ns_13ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_mul_9ns_13ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_mul_mul_9ns_13ns_22_4_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_mul_mul_9ns_13ns_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_regslice_both' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_regslice_both' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_regslice_both__parameterized0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_regslice_both__parameterized0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_regslice_both__parameterized1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_regslice_both__parameterized1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_regslice_both__parameterized2' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_regslice_both__parameterized2' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_regslice_both__parameterized3' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_regslice_both__parameterized3' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_regslice_both__parameterized4' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_regslice_both__parameterized4' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_acc_top_0_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/synth/design_1_yolo_acc_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/3498/hdl/verilog/yolo_acc_top_CTRL_BUS_s_axi.v:310]
WARNING: [Synth 8-7129] Port rst in module yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_a_TLAST[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[7] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[6] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[5] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[4] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[3] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[2] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[7] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[6] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[5] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[4] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[3] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[2] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TUSER[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TUSER[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TLAST[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[4] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[3] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[2] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[5] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[4] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[3] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[2] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[7] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[6] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[5] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[4] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[3] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[2] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TKEEP[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[7] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[6] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[5] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[4] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[3] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[2] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TSTRB[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TUSER[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TUSER[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TLAST[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[4] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[3] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[2] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TID[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[5] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[4] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[3] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[2] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[1] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_b_TDEST[0] in module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2279.223 ; gain = 454.676 ; free physical = 657 ; free virtual = 38271
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3943.812; parent = 2279.227; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.066 ; gain = 469.520 ; free physical = 590 ; free virtual = 38202
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3958.656; parent = 2294.070; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.066 ; gain = 469.520 ; free physical = 592 ; free virtual = 38204
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3958.656; parent = 2294.070; children = 1664.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2294.066 ; gain = 0.000 ; free physical = 708 ; free virtual = 38322
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/constraints/yolo_acc_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/constraints/yolo_acc_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_acc_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_acc_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2452.816 ; gain = 0.000 ; free physical = 695 ; free virtual = 37950
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2452.816 ; gain = 0.000 ; free physical = 623 ; free virtual = 37877
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 1824 ; free virtual = 39124
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 1814 ; free virtual = 39114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_acc_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 1815 ; free virtual = 39115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_acc_top_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_acc_top_CTRL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_acc_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_acc_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 1518 ; free virtual = 38837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               16 Bit    Registers := 36    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 116   
+---RAMs : 
	              512 Bit	(32 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 3     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   3 Input   16 Bit        Muxes := 2     
	   5 Input   13 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 25    
	   4 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 54    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A2*(B:0x1a)')'.
DSP Report: register grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_post_process_unit_fu_348/biased_output_V_reg_358_reg is absorbed into DSP grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A2*(B:0x1a)')'.
DSP Report: register grp_post_process_unit_fu_348/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_post_process_unit_fu_356/biased_output_V_reg_358_reg is absorbed into DSP grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP grp_post_process_unit_fu_356/mul_mul_16s_5ns_22_4_0_U11/yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_9ns_4ns_13_1_1_U48/dout, operation Mode is: A*B.
DSP Report: operator mul_9ns_4ns_13_1_1_U48/dout is absorbed into DSP mul_9ns_4ns_13_1_1_U48/dout.
DSP Report: Generating DSP mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_9ns_13ns_22_4_1_U49/yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-7129] Port WDATA[31] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module yolo_acc_top_CTRL_BUS_s_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "inst/kernel_bias_fp_V_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_acc_top.
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_acc_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 990 ; free virtual = 38335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1159.077; parent = 1037.163; children = 121.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | kernel_bias_fp_V_U/ram_reg | 32 x 16(READ_FIRST)    | W | R | 32 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0 | (A2*(B:0x1a)')' | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0 | (A2*(B:0x1a)')' | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|yolo_acc_top_mul_9ns_4ns_13_1_1             | A*B             | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_acc_top                                | (A2*B2)'        | 14     | 10     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 1374 ; free virtual = 38740
Synthesis current peak Physical Memory [PSS] (MB): peak = 1282.784; parent = 1159.622; children = 123.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 1446 ; free virtual = 38814
Synthesis current peak Physical Memory [PSS] (MB): peak = 1287.916; parent = 1164.026; children = 123.890
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | kernel_bias_fp_V_U/ram_reg | 32 x 16(READ_FIRST)    | W | R | 32 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/kernel_bias_fp_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/kernel_bias_fp_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 1916 ; free virtual = 39286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.522; parent = 1169.651; children = 123.890
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 3671 ; free virtual = 41016
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.880; parent = 1172.294; children = 125.586
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 3670 ; free virtual = 41016
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.880; parent = 1172.294; children = 125.586
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 3659 ; free virtual = 41005
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.032; parent = 1172.446; children = 125.586
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 3657 ; free virtual = 41003
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.046; parent = 1172.460; children = 125.586
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 3657 ; free virtual = 41004
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.046; parent = 1172.460; children = 125.586
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 3654 ; free virtual = 41001
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.046; parent = 1172.460; children = 125.586
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/bias_en_read_reg_347_pp0_iter2_reg_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/leaky_read_reg_342_pp0_iter3_reg_reg[0]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter3_reg_reg[15] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter3_reg_reg[14] | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter3_reg_reg[15]    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter3_reg_reg[15] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter3_reg_reg[14] | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter3_reg_reg[15]    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter4_reg_reg[7]                                   | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]                                   | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_user_V_reg_1169_pp0_iter4_reg_reg[1]                                   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/curr_output_last_V_reg_1224_pp0_iter4_reg_reg[0]                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]                                     | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]                                   | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|yolo_acc_top | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/ap_loop_exit_ready_pp0_iter3_reg_reg                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0 | ((A'*B)')'   | 30     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0 | ((A'*B)')'   | 30     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|yolo_acc_top_mul_9ns_4ns_13_1_1             | A'*B'        | 9      | 4      | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|yolo_acc_top                                | ((A'*B'')')' | 13     | 9      | -      | -      | 22     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    73|
|2     |DSP48E1  |     4|
|5     |LUT1     |    14|
|6     |LUT2     |    92|
|7     |LUT3     |   431|
|8     |LUT4     |   139|
|9     |LUT5     |   124|
|10    |LUT6     |   260|
|11    |MUXF7    |     1|
|12    |RAMB18E1 |     1|
|13    |SRL16E   |    97|
|14    |FDRE     |  1197|
|15    |FDSE     |    93|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 3652 ; free virtual = 40999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.046; parent = 1172.460; children = 125.586
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4085.391; parent = 2420.805; children = 1664.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2452.816 ; gain = 469.520 ; free physical = 3710 ; free virtual = 41051
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2452.816 ; gain = 628.270 ; free physical = 3698 ; free virtual = 41039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2452.816 ; gain = 0.000 ; free physical = 3808 ; free virtual = 41149
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.816 ; gain = 0.000 ; free physical = 4887 ; free virtual = 42228
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a25752fa
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2452.816 ; gain = 900.777 ; free physical = 5123 ; free virtual = 42464
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_acc_top_0_0_synth_1/design_1_yolo_acc_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_acc_top_0_0, cache-ID = d12b0713a625ae90
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_acc_top_0_0_synth_1/design_1_yolo_acc_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_acc_top_0_0_utilization_synth.rpt -pb design_1_yolo_acc_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 01:56:33 2024...
