
H
Command: %s
53*	vivadotcl2 
route_design2default:defaultZ4-113
š
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-347
Š
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
route_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
82default:defaultZ23-27
M
DRC finished with %s
79*	vivadotcl2
0 Errors2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
M

Starting %s Task
103*constraints2
Routing2default:defaultZ18-103
p
BMultithreading enabled for route_design using a maximum of %s CPUs97*route2
42default:defaultZ35-254
K

Starting %s Task
103*constraints2
Route2default:defaultZ18-103
g

Phase %s%s
101*constraints2
1 2default:default2#
Build RT Design2default:defaultZ18-101
s

Phase %s%s
101*constraints2
1.1 2default:default2-
Build Netlist & NodeGraph2default:defaultZ18-101
ï
»Clock port "%s" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
88*route2
ap_clk2default:defaultZ35-197
Ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
ap_rst2default:default2
ap_rst2default:defaultZ35-198
ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
master_portA_rsp_empty_n2default:default2,
master_portA_rsp_empty_n2default:defaultZ35-198
Ô
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
ap_start2default:default2
ap_start2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[18]2default:default2+
master_portA_datain[18]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[26]2default:default2+
master_portA_datain[26]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[2]2default:default2*
master_portA_datain[2]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[6]2default:default2*
master_portA_datain[6]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[3]2default:default2*
master_portA_datain[3]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[0]2default:default2*
master_portA_datain[0]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[10]2default:default2+
master_portA_datain[10]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[16]2default:default2+
master_portA_datain[16]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[8]2default:default2*
master_portA_datain[8]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[17]2default:default2+
master_portA_datain[17]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[22]2default:default2+
master_portA_datain[22]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[24]2default:default2+
master_portA_datain[24]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[30]2default:default2+
master_portA_datain[30]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[27]2default:default2+
master_portA_datain[27]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[28]2default:default2+
master_portA_datain[28]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[29]2default:default2+
master_portA_datain[29]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[9]2default:default2*
master_portA_datain[9]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[13]2default:default2+
master_portA_datain[13]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[14]2default:default2+
master_portA_datain[14]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[15]2default:default2+
master_portA_datain[15]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[25]2default:default2+
master_portA_datain[25]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[1]2default:default2*
master_portA_datain[1]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[20]2default:default2+
master_portA_datain[20]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[4]2default:default2*
master_portA_datain[4]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[11]2default:default2+
master_portA_datain[11]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[12]2default:default2+
master_portA_datain[12]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[19]2default:default2+
master_portA_datain[19]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[21]2default:default2+
master_portA_datain[21]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[23]2default:default2+
master_portA_datain[23]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_datain[31]2default:default2+
master_portA_datain[31]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[5]2default:default2*
master_portA_datain[5]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
master_portA_datain[7]2default:default2*
master_portA_datain[7]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[22]2default:default2
k[22]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[3]2default:default2
k[3]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[12]2default:default2
k[12]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[13]2default:default2
k[13]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[5]2default:default2
k[5]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[9]2default:default2
k[9]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[21]2default:default2
k[21]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[23]2default:default2
k[23]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[25]2default:default2
k[25]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[26]2default:default2
k[26]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[30]2default:default2
k[30]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[1]2default:default2
k[1]2default:defaultZ35-198
ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
centres_out_addr[11]2default:default2(
centres_out_addr[11]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[13]2default:default2+
kernel_info_in_addr[13]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[9]2default:default2
n[9]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
data_points_in_addr[13]2default:default2+
data_points_in_addr[13]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[25]2default:default2+
kernel_info_in_addr[25]2default:defaultZ35-198
ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
centres_out_addr[18]2default:default2(
centres_out_addr[18]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[2]2default:default2
k[2]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[6]2default:default2
k[6]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[8]2default:default2
k[8]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[10]2default:default2
k[10]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[11]2default:default2
k[11]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[4]2default:default2
k[4]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[7]2default:default2
k[7]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[14]2default:default2
k[14]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[15]2default:default2
k[15]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[16]2default:default2
k[16]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[17]2default:default2
k[17]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[18]2default:default2
k[18]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[19]2default:default2
k[19]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[20]2default:default2
k[20]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[31]2default:default2
k[31]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[24]2default:default2
k[24]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[27]2default:default2
k[27]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[28]2default:default2
k[28]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[29]2default:default2
k[29]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
data_points_in_addr[15]2default:default2+
data_points_in_addr[15]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[13]2default:default2
n[13]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[5]2default:default2
n[5]2default:defaultZ35-198
ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
centres_out_addr[15]2default:default2(
centres_out_addr[15]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
data_points_in_addr[11]2default:default2+
data_points_in_addr[11]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
data_points_in_addr[17]2default:default2+
data_points_in_addr[17]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[18]2default:default2
n[18]2default:defaultZ35-198
ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
centres_out_addr[24]2default:default2(
centres_out_addr[24]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
data_points_in_addr[19]2default:default2+
data_points_in_addr[19]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
data_points_in_addr[20]2default:default2+
data_points_in_addr[20]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[26]2default:default2+
kernel_info_in_addr[26]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[0]2default:default2
k[0]2default:defaultZ35-198
ê
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2'
centres_out_addr[4]2default:default2'
centres_out_addr[4]2default:defaultZ35-198
ê
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2'
centres_out_addr[5]2default:default2'
centres_out_addr[5]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
data_points_in_addr[2]2default:default2*
data_points_in_addr[2]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
data_points_in_addr[9]2default:default2*
data_points_in_addr[9]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[20]2default:default2+
kernel_info_in_addr[20]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[4]2default:default2*
kernel_info_in_addr[4]2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[8]2default:default2*
kernel_info_in_addr[8]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[6]2default:default2
n[6]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[16]2default:default2
n[16]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portA_req_full_n2default:default2+
master_portA_req_full_n2default:defaultZ35-198
ð
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[7]2default:default2*
kernel_info_in_addr[7]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[14]2default:default2
n[14]2default:defaultZ35-198
Î
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[25]2default:default2
n[25]2default:defaultZ35-198
Ì
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[8]2default:default2
n[8]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
data_points_in_addr[27]2default:default2+
data_points_in_addr[27]2default:defaultZ35-198
ò
€Port "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
data_points_in_addr[28]2default:default2+
data_points_in_addr[28]2default:defaultZ35-198
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Route 35-1982default:default2
1002default:defaultZ17-14
F
:Phase 1.1 Build Netlist & NodeGraph | Checksum: 14ebfcd59
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1662.938 ; gain = 112.0122default:default
9
-Phase 1 Build RT Design | Checksum: c16ab755
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1662.938 ; gain = 112.0122default:default
m

Phase %s%s
101*constraints2
2 2default:default2)
Router Initialization2default:defaultZ18-101
f

Phase %s%s
101*constraints2
2.1 2default:default2 
Create Timer2default:defaultZ18-101
8
,Phase 2.1 Create Timer | Checksum: c16ab755
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1662.941 ; gain = 112.0162default:default
i

Phase %s%s
101*constraints2
2.2 2default:default2#
Restore Routing2default:defaultZ18-101
;
/Phase 2.2 Restore Routing | Checksum: c16ab755
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1677.992 ; gain = 127.0662default:default
m

Phase %s%s
101*constraints2
2.3 2default:default2'
Special Net Routing2default:defaultZ18-101
@
4Phase 2.3 Special Net Routing | Checksum: 1202181a9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1677.992 ; gain = 127.0662default:default
q

Phase %s%s
101*constraints2
2.4 2default:default2+
Local Clock Net Routing2default:defaultZ18-101
D
8Phase 2.4 Local Clock Net Routing | Checksum: 1202181a9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1677.992 ; gain = 127.0662default:default
g

Phase %s%s
101*constraints2
2.5 2default:default2!
Update Timing2default:defaultZ18-101
w

Phase %s%s
101*constraints2
2.5.1 2default:default2/
Update timing with NCN CRPR2default:defaultZ18-101
l

Phase %s%s
101*constraints2
2.5.1.1 2default:default2"
Hold Budgeting2default:defaultZ18-101
?
3Phase 2.5.1.1 Hold Budgeting | Checksum: 1202181a9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1685.680 ; gain = 134.7542default:default
J
>Phase 2.5.1 Update timing with NCN CRPR | Checksum: 1202181a9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1685.680 ; gain = 134.7542default:default
:
.Phase 2.5 Update Timing | Checksum: 1202181a9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1685.680 ; gain = 134.7542default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=1.29   | TNS=0      | WHS=-0.0306| THS=-0.131 |
2default:defaultZ35-57
c

Phase %s%s
101*constraints2
2.6 2default:default2
	Budgeting2default:defaultZ18-101
6
*Phase 2.6 Budgeting | Checksum: 1202181a9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1686.680 ; gain = 135.7542default:default
@
4Phase 2 Router Initialization | Checksum: 1202181a9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1686.680 ; gain = 135.7542default:default
g

Phase %s%s
101*constraints2
3 2default:default2#
Initial Routing2default:defaultZ18-101
:
.Phase 3 Initial Routing | Checksum: 164e55d0c
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
j

Phase %s%s
101*constraints2
4 2default:default2&
Rip-up And Reroute2default:defaultZ18-101
l

Phase %s%s
101*constraints2
4.1 2default:default2&
Global Iteration 02default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.1.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.1.1 Remove Overlaps | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
i

Phase %s%s
101*constraints2
4.1.2 2default:default2!
Update Timing2default:defaultZ18-101
<
0Phase 4.1.2 Update Timing | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.228  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
p

Phase %s%s
101*constraints2
4.1.3 2default:default2(
collectNewHoldAndFix2default:defaultZ18-101
C
7Phase 4.1.3 collectNewHoldAndFix | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
?
3Phase 4.1 Global Iteration 0 | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
=
1Phase 4 Rip-up And Reroute | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
e

Phase %s%s
101*constraints2
5 2default:default2!
Delay CleanUp2default:defaultZ18-101
g

Phase %s%s
101*constraints2
5.1 2default:default2!
Update Timing2default:defaultZ18-101
:
.Phase 5.1 Update Timing | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.228  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
8
,Phase 5 Delay CleanUp | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
e

Phase %s%s
101*constraints2
6 2default:default2!
Post Hold Fix2default:defaultZ18-101
l

Phase %s%s
101*constraints2
6.1 2default:default2&
Full Hold Analysis2default:defaultZ18-101
i

Phase %s%s
101*constraints2
6.1.1 2default:default2!
Update Timing2default:defaultZ18-101
<
0Phase 6.1.1 Update Timing | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.228  | TNS=0      | WHS=0.0934 | THS=0      |
2default:defaultZ35-57
?
3Phase 6.1 Full Hold Analysis | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
8
,Phase 6 Post Hold Fix | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
m

Phase %s%s
101*constraints2
7 2default:default2)
Verifying routed nets2default:defaultZ18-101
@
4Phase 7 Verifying routed nets | Checksum: 133aa46c7
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
i

Phase %s%s
101*constraints2
8 2default:default2%
Depositing Routes2default:defaultZ18-101
<
0Phase 8 Depositing Routes | Checksum: 1789a5108
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
j

Phase %s%s
101*constraints2
9 2default:default2&
Post Router Timing2default:defaultZ18-101
·
The property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242

Post Routing Timing Summary %s
20*route2J
6| WNS=0.228  | TNS=0.000  | WHS=0.094  | THS=0.000  |
2default:defaultZ35-20
=
'The design met the timing requirement.
61*routeZ35-61
=
1Phase 9 Post Router Timing | Checksum: 1789a5108
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
4
Router Completed Successfully
16*routeZ35-16
4
(Ending Route Task | Checksum: 1789a5108
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
ˆ

%s
*constraints2q
]Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1717.680 ; gain = 166.7542default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
512default:default2
1052default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
route_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:01:192default:default2
00:00:412default:default2
1717.6802default:default2
166.7542default:defaultZ17-268
G
Running DRC with %s threads
24*drc2
82default:defaultZ23-27
ë
#The results of DRC are in file %s.
168*coretcl2ª
ˆ/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/project.runs/impl_1/combiner_top_drc_routed.rptˆ/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/project.runs/impl_1/combiner_top_drc_routed.rpt2default:default8Z2-168
·
The property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242
B
,Running Vector-less Activity Propagation...
51*powerZ33-51
·
The property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242
·
The property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242
G
3
Finished Running Vector-less Activity Propagation
1*powerZ33-1
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
report_power: 2default:default2
00:00:372default:default2
00:00:152default:default2
1717.6802default:default2
0.0002default:defaultZ17-268
€
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -1, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
82default:defaultZ38-191
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
‚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:012default:default2
00:00:022default:default2
1717.6842default:default2
0.0002default:defaultZ17-268


End Record