# 32-bit-RISC-Processor--single-cycleeee

tried to implement a single cycle MIPS computer in Verilog that supports MIPS assembly instructions including:

Memory-reference instructions load word lw and store word sw
Arithmetic-logical instructions add, addi, sub, and, andi, or, and slt
Jumping instructions branch-equal beq and jump j

used this img for reference
![image](https://github.com/user-attachments/assets/bd2311f0-13c9-4322-a0ec-a4fa029e9f29)

