	component ECE178_nios_20_1 is
		port (
			clk_clk             : in    std_logic                     := 'X';             -- clk
			hex0_3_export       : out   std_logic_vector(31 downto 0);                    -- export
			hex4_7_export       : out   std_logic_vector(31 downto 0);                    -- export
			key_export          : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ledg_export         : out   std_logic_vector(8 downto 0);                     -- export
			ledr_export         : out   std_logic_vector(17 downto 0);                    -- export
			reset_reset         : in    std_logic                     := 'X';             -- reset
			sdram_addr          : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba            : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n         : out   std_logic;                                        -- cas_n
			sdram_cke           : out   std_logic;                                        -- cke
			sdram_cs_n          : out   std_logic;                                        -- cs_n
			sdram_dq            : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_dqm           : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_ras_n         : out   std_logic;                                        -- ras_n
			sdram_we_n          : out   std_logic;                                        -- we_n
			sdram_clk_clk       : out   std_logic;                                        -- clk
			switches0_17_export : in    std_logic_vector(17 downto 0) := (others => 'X')  -- export
		);
	end component ECE178_nios_20_1;

