# Logic Regression on High Dimensional Boolean Space
![Image of 1](https://github.com/Andy19961017/logic_regression/blob/master/images/1_.png)
![Image of 2](https://github.com/Andy19961017/logic_regression/blob/master/images/2.png)
![Image of 3](https://github.com/Andy19961017/logic_regression/blob/master/images/3.png)
![Image of 4](https://github.com/Andy19961017/logic_regression/blob/master/images/4.png)
![Image of 5](https://github.com/Andy19961017/logic_regression/blob/master/images/5.png)
![Image of 6](https://github.com/Andy19961017/logic_regression/blob/master/images/6.png)
![Image of 7](https://github.com/Andy19961017/logic_regression/blob/master/images/7.png)
![Image of 8](https://github.com/Andy19961017/logic_regression/blob/master/images/8.png)
![Image of 9](https://github.com/Andy19961017/logic_regression/blob/master/images/9.png)
## 9.Usage  
```
cd abc/  
make libabc.a  
mv libabc.a src  
cd src  
make  
```
To run each test case:  
```
./main ../../sample/io_info.txt ../../sample/iogen circuit.v  
./main ../../alpha_publish/case1/io_info.txt ../../alpha_publish/case1/iogen circuit.v  
./main ../../alpha_publish/case2/io_info.txt ../../alpha_publish/case2/iogen circuit.v  
./main ../../alpha_publish/case3/io_info.txt ../../alpha_publish/case3/iogen circuit.v  
./main ../../alpha_publish/case4/io_info.txt ../../alpha_publish/case4/iogen circuit.v  
./main ../../alpha_publish/case5/io_info.txt ../../alpha_publish/case5/iogen circuit.v  
./main ../../alpha_publish/case6/io_info.txt ../../alpha_publish/case6/iogen circuit.v  
```
depends on which test case you want to try.  