# RTL design using Verilog with SKY130 Technology

![](/src/img/Verilog-flyer.png)

This repo aims to document the 5 day [workshop](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/) conducted by VSD corp Ltd on RTL desing using verilog and synthesis with SKY130 technology.

 Table of Contents

1. [Introduction](#openlane_with_google-sky130-pdk)
2. [Day1](#useful-git-repos)
3. 
4. 