Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 18 15:11:45 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/corr_accel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                                  Instance                                  |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                                               |                                                                         (top) |       1076 |       1069 |       0 |    7 | 964 |     32 |      0 |    0 |          2 |
|   bd_0_i                                                                   |                                                                          bd_0 |       1076 |       1069 |       0 |    7 | 964 |     32 |      0 |    0 |          2 |
|     hls_inst                                                               |                                                               bd_0_hls_inst_0 |       1076 |       1069 |       0 |    7 | 964 |     32 |      0 |    0 |          2 |
|       (hls_inst)                                                           |                                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|       inst                                                                 |                                                    bd_0_hls_inst_0_corr_accel |       1076 |       1069 |       0 |    7 | 964 |     32 |      0 |    0 |          2 |
|         (inst)                                                             |                                                    bd_0_hls_inst_0_corr_accel |          0 |          0 |       0 |    0 | 139 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                    |                                      bd_0_hls_inst_0_corr_accel_control_s_axi |         69 |         69 |       0 |    0 | 183 |      0 |      0 |    0 |          0 |
|         grp_compute_fu_291                                                 |                                            bd_0_hls_inst_0_corr_accel_compute |        553 |        546 |       0 |    7 | 396 |      0 |      0 |    0 |          2 |
|           (grp_compute_fu_291)                                             |                                            bd_0_hls_inst_0_corr_accel_compute |          6 |          6 |       0 |    0 |  28 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42                      |                  bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |         17 |         17 |       0 |    0 |   9 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42)                  |                  bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |          3 |          3 |       0 |    0 |   7 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_69 |         14 |         14 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 |         46 |         46 |       0 |    0 |  83 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 |         11 |         11 |       0 |    0 |  81 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_68 |         35 |         35 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62                      |                  bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_154_4 |        283 |        276 |       0 |    7 | 143 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62)                  |                  bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_154_4 |         19 |         12 |       0 |    7 |  25 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_36 |         15 |         15 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|             hdiv_16ns_16ns_16_5_no_dsp_1_U44                               |                       bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |        249 |        249 |       0 |    0 | 116 |      0 |      0 |    0 |          0 |
|               (hdiv_16ns_16ns_16_5_no_dsp_1_U44)                           |                       bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |          0 |          0 |       0 |    0 |  32 |      0 |      0 |    0 |          0 |
|               corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u                 |                    bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |        249 |        249 |       0 |    0 |  84 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6 |         70 |         70 |       0 |    0 | 101 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6 |         27 |         27 |       0 |    0 |  99 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_35 |         43 |         43 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|           hadd_16ns_16ns_16_2_full_dsp_1_U57                               |                     bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |        131 |        131 |       0 |    0 |  32 |      0 |      0 |    0 |          2 |
|             (hadd_16ns_16ns_16_2_full_dsp_1_U57)                           |                     bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |          0 |          0 |       0 |    0 |  32 |      0 |      0 |    0 |          0 |
|             corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u                 |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |        131 |        131 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u)             |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |         16 |         16 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|               inst                                                         |                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized0 |        115 |        115 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|         grp_recv_data_burst_fu_221                                         |                                    bd_0_hls_inst_0_corr_accel_recv_data_burst |         60 |         60 |       0 |    0 | 105 |      0 |      0 |    0 |          0 |
|           (grp_recv_data_burst_fu_221)                                     |                                    bd_0_hls_inst_0_corr_accel_recv_data_burst |         50 |         50 |       0 |    0 | 103 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |          bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_31 |         10 |         10 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         grp_send_data_burst_fu_300                                         |                                    bd_0_hls_inst_0_corr_accel_send_data_burst |        353 |        353 |       0 |    0 | 141 |      0 |      0 |    0 |          0 |
|           (grp_send_data_burst_fu_300)                                     |                                    bd_0_hls_inst_0_corr_accel_send_data_burst |        348 |        348 |       0 |    0 | 139 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init |          5 |          5 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         reg_file_10_U                                                      |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_11_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_0 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_12_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_1 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_13_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_2 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_14_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_3 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_15_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_4 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_16_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_5 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_17_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_6 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_18_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_7 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_19_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_8 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_1_U                                                       |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_20_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_21_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_22_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_23_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_24_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_25_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_15 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_26_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_27_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_28_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_18 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_29_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_19 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_2_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_20 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_30_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_21 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_31_U                                                      |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_22 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_3_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_23 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_4_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_24 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_5_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_25 |         16 |         16 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_6_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_26 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_7_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_27 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_8_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_28 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_9_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_29 |         24 |         24 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|         reg_file_U                                                         |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_30 |          1 |          1 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


