

================================================================
== Vivado HLS Report for 'MUL_DP'
================================================================
* Date:           Sat Dec 22 04:13:14 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     136|     52|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     143|     91|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      67|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     346|    143|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mul_bkb_U0  |ShuffleNetV2_mul_bkb  |        0|      3|  143|  91|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      3|  143|  91|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |loc_V_fu_111_p2  |     +    |      0|  53|  21|          16|          16|
    |r_V_fu_68_p2     |     +    |      0|  83|  31|          26|          26|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0| 136|  52|          42|          42|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |loc_V_1_reg_157     |  16|   0|   16|          0|
    |p_Result_s_reg_152  |  16|   0|   16|          0|
    |r_V_reg_132         |  26|   0|   26|          0|
    |tmp_2374_reg_147    |   1|   0|    1|          0|
    |w_V_read_reg_127    |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  67|   0|   67|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    MUL_DP    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    MUL_DP    | return value |
|ap_return_0  | out |   16| ap_ctrl_hs |    MUL_DP    | return value |
|ap_return_1  | out |   16| ap_ctrl_hs |    MUL_DP    | return value |
|ap_ce        |  in |    1| ap_ctrl_hs |    MUL_DP    | return value |
|a_V          |  in |    8|   ap_none  |      a_V     |    scalar    |
|b_V          |  in |    8|   ap_none  |      b_V     |    scalar    |
|w_V          |  in |    8|   ap_none  |      w_V     |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.63ns
ST_1: w_V_read (5)  [1/1] 0.00ns
:1  %w_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w_V)

ST_1: b_V_read (6)  [1/1] 0.00ns
:2  %b_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b_V)

ST_1: a_V_read (7)  [1/1] 0.00ns
:3  %a_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a_V)

ST_1: p_Result_2 (8)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:16
:4  %p_Result_2 = call i25 @_ssdm_op_BitConcatenate.i25.i8.i17(i8 %a_V_read, i17 0)

ST_1: lhs_V (9)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:21
:5  %lhs_V = sext i25 %p_Result_2 to i26

ST_1: rhs_V (10)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:21
:6  %rhs_V = sext i8 %b_V_read to i26

ST_1: r_V (11)  [1/1] 2.63ns  loc: acceleartor_hls_final_solution/components.cpp:21
:7  %r_V = add nsw i26 %rhs_V, %lhs_V


 <State 2>: 7.66ns
ST_2: tmp (12)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:21
:8  %tmp = sext i26 %r_V to i33

ST_2: tmp_s (13)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:21
:9  %tmp_s = sext i8 %w_V_read to i33

ST_2: rst_V (14)  [2/2] 7.66ns  loc: acceleartor_hls_final_solution/components.cpp:21
:10  %rst_V = mul i33 %tmp_s, %tmp


 <State 3>: 7.66ns
ST_3: rst_V (14)  [1/2] 7.66ns  loc: acceleartor_hls_final_solution/components.cpp:21
:10  %rst_V = mul i33 %tmp_s, %tmp

ST_3: tmp_2374 (15)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:23
:11  %tmp_2374 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %rst_V, i32 15)

ST_3: p_Result_s (17)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:23
:13  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %rst_V, i32 17, i32 32)

ST_3: loc_V_1 (19)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:24
:15  %loc_V_1 = trunc i33 %rst_V to i16


 <State 4>: 2.39ns
ST_4: StgValue_19 (4)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:9
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: tmp_435 (16)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:23
:12  %tmp_435 = zext i1 %tmp_2374 to i16

ST_4: loc_V (18)  [1/1] 2.39ns  loc: acceleartor_hls_final_solution/components.cpp:23
:14  %loc_V = add i16 %tmp_435, %p_Result_s

ST_4: mrv (20)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:25
:16  %mrv = insertvalue { i16, i16 } undef, i16 %loc_V, 0

ST_4: mrv_1 (21)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:25
:17  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %loc_V_1, 1

ST_4: StgValue_24 (22)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:25
:18  ret { i16, i16 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_V_read    (read          ) [ 01100]
b_V_read    (read          ) [ 00000]
a_V_read    (read          ) [ 00000]
p_Result_2  (bitconcatenate) [ 00000]
lhs_V       (sext          ) [ 00000]
rhs_V       (sext          ) [ 00000]
r_V         (add           ) [ 01100]
tmp         (sext          ) [ 01010]
tmp_s       (sext          ) [ 01010]
rst_V       (mul           ) [ 00000]
tmp_2374    (bitselect     ) [ 01001]
p_Result_s  (partselect    ) [ 01001]
loc_V_1     (trunc         ) [ 01001]
StgValue_19 (specpipeline  ) [ 00000]
tmp_435     (zext          ) [ 00000]
loc_V       (add           ) [ 00000]
mrv         (insertvalue   ) [ 00000]
mrv_1       (insertvalue   ) [ 00000]
StgValue_24 (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i8.i17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="w_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="b_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="a_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_Result_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="25" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="lhs_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="25" slack="0"/>
<pin id="62" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="rhs_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="r_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="25" slack="0"/>
<pin id="71" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="26" slack="1"/>
<pin id="76" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_s_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="1"/>
<pin id="79" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="26" slack="0"/>
<pin id="83" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="rst_V/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_2374_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="33" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2374/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Result_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="33" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="0" index="3" bw="7" slack="0"/>
<pin id="99" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="loc_V_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="33" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_435_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_435/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="loc_V_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="1"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loc_V/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mrv_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mrv_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="w_V_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="1"/>
<pin id="129" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_V_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="r_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="26" slack="1"/>
<pin id="134" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="137" class="1005" name="tmp_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="33" slack="1"/>
<pin id="139" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_s_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="33" slack="1"/>
<pin id="144" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_2374_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2374 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_Result_s_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="157" class="1005" name="loc_V_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="46" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="40" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="60" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="74" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="80" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="80" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="80" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="34" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="135"><net_src comp="68" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="140"><net_src comp="74" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="145"><net_src comp="77" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="150"><net_src comp="86" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="155"><net_src comp="94" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="160"><net_src comp="104" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_V | {}
	Port: b_V | {}
	Port: w_V | {}
 - Input state : 
	Port: MUL_DP : a_V | {1 }
	Port: MUL_DP : b_V | {1 }
	Port: MUL_DP : w_V | {1 }
  - Chain level:
	State 1
		lhs_V : 1
		r_V : 2
	State 2
		rst_V : 1
	State 3
		tmp_2374 : 1
		p_Result_s : 1
		loc_V_1 : 1
	State 4
		loc_V : 1
		mrv : 2
		mrv_1 : 3
		StgValue_24 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_80      |    3    |   143   |    91   |
|----------|---------------------|---------|---------|---------|
|    add   |      r_V_fu_68      |    0    |    80   |    30   |
|          |     loc_V_fu_111    |    0    |    53   |    21   |
|----------|---------------------|---------|---------|---------|
|          | w_V_read_read_fu_34 |    0    |    0    |    0    |
|   read   | b_V_read_read_fu_40 |    0    |    0    |    0    |
|          | a_V_read_read_fu_46 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|   p_Result_2_fu_52  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     lhs_V_fu_60     |    0    |    0    |    0    |
|   sext   |     rhs_V_fu_64     |    0    |    0    |    0    |
|          |      tmp_fu_74      |    0    |    0    |    0    |
|          |     tmp_s_fu_77     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|    tmp_2374_fu_86   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   p_Result_s_fu_94  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    loc_V_1_fu_104   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |    tmp_435_fu_108   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|insertvalue|      mrv_fu_116     |    0    |    0    |    0    |
|          |     mrv_1_fu_122    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |   276   |   142   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  loc_V_1_reg_157 |   16   |
|p_Result_s_reg_152|   16   |
|    r_V_reg_132   |   26   |
| tmp_2374_reg_147 |    1   |
|    tmp_reg_137   |   33   |
|   tmp_s_reg_142  |   33   |
| w_V_read_reg_127 |    8   |
+------------------+--------+
|       Total      |   133  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_80 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_80 |  p1  |   2  |  26  |   52   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   68   ||  3.176  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   276  |   142  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   133  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   409  |   160  |
+-----------+--------+--------+--------+--------+
