<div id="pff6" class="pf w0 h0" data-page-no="f6"><div class="pc pcf6 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bgf6.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">15.1.2<span class="_ _b"> </span>Modes of operation</div><div class="t m0 x9 hf y1c8 ff3 fs5 fc0 sc0 ls0 ws0">The LLWU module becomes functional on entry into a low-leakage power mode. After</div><div class="t m0 x9 hf y9de ff3 fs5 fc0 sc0 ls0 ws0">recovery from LLS, the LLWU is immediately disabled. After recovery from VLLS, the</div><div class="t m0 x9 hf y9df ff3 fs5 fc0 sc0 ls0 ws0">LLWU continues to detect wakeup events until the user has acknowledged the wakeup</div><div class="t m0 x9 hf y15ad ff3 fs5 fc0 sc0 ls0 ws0">via a write to the PMC_REGSC[ACKISO] bit.</div><div class="t m0 x9 h1b y15ae ff1 fsc fc0 sc0 ls0 ws0">15.1.2.1<span class="_ _b"> </span>LLS mode</div><div class="t m0 x9 hf ya5f ff3 fs5 fc0 sc0 ls0 ws0">The LLWU module provides up to 16 external wakeup inputs and up to 8 internal module</div><div class="t m0 x9 hf y15af ff3 fs5 fc0 sc0 ls0 ws0">wakeup inputs.</div><div class="t m0 x9 hf y15b0 ff3 fs5 fc0 sc0 ls0 ws0">Wakeup events due to external wakeup inputs and internal module wakeup inputs result</div><div class="t m0 x9 hf y15b1 ff3 fs5 fc0 sc0 ls0 ws0">in an interrupt flow when exiting LLS.</div><div class="t m0 x10e h8 y15b2 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y15b3 ff3 fs5 fc0 sc0 ls0 ws0">The LLWU interrupt must not be masked by the interrupt</div><div class="t m0 x3e hf y15b4 ff3 fs5 fc0 sc0 ls0 ws0">controller to avoid a scenario where the system does not fully</div><div class="t m0 x3e hf y15b5 ff3 fs5 fc0 sc0 ls0 ws0">exit Stop mode on an LLS recovery.</div><div class="t m0 x9 h1b y15b6 ff1 fsc fc0 sc0 ls0 ws0">15.1.2.2<span class="_ _b"> </span>VLLS modes</div><div class="t m0 x9 hf y15b7 ff3 fs5 fc0 sc0 ls0 ws0">The LLWU module provides up to 16 external wakeup inputs and up to 8 internal module</div><div class="t m0 x9 hf y15b8 ff3 fs5 fc0 sc0 ls0 ws0">wakeup inputs. All wakeup events result in VLLS exit via a reset flow.</div><div class="t m0 x9 h1b y15b9 ff1 fsc fc0 sc0 ls0 ws0">15.1.2.3<span class="_ _b"> </span>Non-low leakage modes</div><div class="t m0 x9 hf y15ba ff3 fs5 fc0 sc0 ls0 ws0">The LLWU is not active in all non-low leakage modes where detection and control logic</div><div class="t m0 x9 hf y15bb ff3 fs5 fc0 sc0 ls0 ws0">are in a static state. The LLWU registers are accessible in non-low leakage modes and are</div><div class="t m0 x9 hf y14dc ff3 fs5 fc0 sc0 ls0 ws0">available for configuring and reading status when bus transactions are possible.</div><div class="t m0 x9 hf y15bc ff3 fs5 fc0 sc0 ls0 ws0">When the wakeup pin filters are enabled, filter operation begins immediately. If a low</div><div class="t m0 x9 hf y15bd ff3 fs5 fc0 sc0 ls0 ws0">leakage mode is entered within 5 LPO clock cycles of an active edge, the edge event will</div><div class="t m0 x9 hf y15be ff3 fs5 fc0 sc0 ls0 ws0">be detected by the LLWU.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">246<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
