module master(j,k,clk,q);
input j,k;
input clk;
output q;
wire slave_j,slave_k;
slave g1(j,k,clk,slave_j);
assign slave_k=~slave_j;
slave g2(slave_j,slave_k,~clk,q);
endmodule

module slave(j,k, clk, q);
input j,k;
input clk;
output q;
reg q = 0;
always @ (posedge clk)
begin
if (j==0 && k==0)
q=q;
else if (j==0 && k==1)
q=0;
else if (j==1 && k==0)
q=1;
else
q=~q;
end
endmodule

