
*** Running vivado
    with args -log LED_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_test.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LED_test.tcl -notrace
Command: synth_design -top LED_test -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 702.953 ; gain = 177.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_test' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/LED_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'PWM_IP' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:3]
	Parameter RESET_VALUE bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'up_counter' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:3]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (1#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_IP' (2#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LED_test' (3#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/LED_test.v:3]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[31]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[30]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[29]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[28]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[27]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[26]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[25]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[24]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[23]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[22]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[21]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[20]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[19]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[18]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[17]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[16]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[15]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[14]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[13]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[12]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[11]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[10]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[9]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[8]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[7]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[6]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[5]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[4]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[31]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[30]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[29]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[28]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[27]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[26]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[25]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[24]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[23]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[22]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[21]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[20]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[19]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[18]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[17]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[16]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[15]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[14]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[13]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 766.648 ; gain = 241.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 766.648 ; gain = 241.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 766.648 ; gain = 241.215
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]
Finished Parsing XDC File [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LED_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LED_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 853.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 853.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 853.883 ; gain = 328.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 853.883 ; gain = 328.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 853.883 ; gain = 328.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 853.883 ; gain = 328.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module up_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module PWM_IP 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Duty_reg[0]' (FDR) to 'Duty_reg[8]'
INFO: [Synth 8-3886] merging instance 'Duty_reg[1]' (FDR) to 'Duty_reg[9]'
INFO: [Synth 8-3886] merging instance 'Duty_reg[2]' (FDR) to 'Duty_reg[10]'
INFO: [Synth 8-3886] merging instance 'Duty_reg[3]' (FDR) to 'Duty_reg[11]'
INFO: [Synth 8-3886] merging instance 'Duty_reg[4]' (FDR) to 'Duty_reg[8]'
INFO: [Synth 8-3886] merging instance 'Duty_reg[5]' (FDR) to 'Duty_reg[9]'
INFO: [Synth 8-3886] merging instance 'Duty_reg[6]' (FDR) to 'Duty_reg[10]'
INFO: [Synth 8-3886] merging instance 'Duty_reg[7]' (FDR) to 'Duty_reg[11]'
INFO: [Synth 8-3886] merging instance 'PWM_Test/rDutyCycle_reg[0]' (FDCE) to 'PWM_Test/rDutyCycle_reg[8]'
INFO: [Synth 8-3886] merging instance 'PWM_Test/rDutyCycle_reg[1]' (FDCE) to 'PWM_Test/rDutyCycle_reg[9]'
INFO: [Synth 8-3886] merging instance 'PWM_Test/rDutyCycle_reg[2]' (FDCE) to 'PWM_Test/rDutyCycle_reg[10]'
INFO: [Synth 8-3886] merging instance 'PWM_Test/rDutyCycle_reg[3]' (FDCE) to 'PWM_Test/rDutyCycle_reg[7]'
INFO: [Synth 8-3886] merging instance 'PWM_Test/rDutyCycle_reg[4]' (FDCE) to 'PWM_Test/rDutyCycle_reg[8]'
INFO: [Synth 8-3886] merging instance 'PWM_Test/rDutyCycle_reg[5]' (FDCE) to 'PWM_Test/rDutyCycle_reg[9]'
INFO: [Synth 8-3886] merging instance 'PWM_Test/rDutyCycle_reg[6]' (FDCE) to 'PWM_Test/rDutyCycle_reg[10]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 853.883 ; gain = 328.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 865.582 ; gain = 340.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 865.656 ; gain = 340.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 875.750 ; gain = 350.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.523 ; gain = 366.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.523 ; gain = 366.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.523 ; gain = 366.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.523 ; gain = 366.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.523 ; gain = 366.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.523 ; gain = 366.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |    12|
|4     |LUT4   |    14|
|5     |LUT6   |     1|
|6     |FDCE   |    16|
|7     |FDPE   |     1|
|8     |FDRE   |     4|
|9     |IBUF   |     7|
|10    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------+------+
|      |Instance            |Module     |Cells |
+------+--------------------+-----------+------+
|1     |top                 |           |    68|
|2     |  PWM_Test          |PWM_IP     |    49|
|3     |    u_counter_12bit |up_counter |    42|
+------+--------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.523 ; gain = 366.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 891.523 ; gain = 278.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.523 ; gain = 366.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 909.332 ; gain = 623.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/SoC/03_Lab03/Lab03/Lab03.runs/synth_1/LED_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LED_test_utilization_synth.rpt -pb LED_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 04:56:16 2024...
