#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021b8c873f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021b8c9026b0 .scope module, "digit_identifier_tb" "digit_identifier_tb" 3 99;
 .timescale -9 -12;
P_0000021b8c9056e0 .param/l "ENABLE_VCD_DEFAULT" 1 3 107, C4<0>;
P_0000021b8c905718 .param/str "EXPECTED_MEM_PATH" 1 3 104, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_0000021b8c905750 .param/l "FAST_DEBUG" 1 3 102, C4<0>;
P_0000021b8c905788 .param/l "MAX_WAIT_CYCLES" 1 3 101, +C4<00101111101011110000100000000000>;
P_0000021b8c9057c0 .param/str "METRICS_LOG_PATH" 1 3 106, "src/DigitIdentificationTest/digit_identifier_metrics.log";
P_0000021b8c9057f8 .param/str "OUTPUT_MEM_PATH" 1 3 105, "src/DigitIdentificationTest/digit_identifier_generated.mem";
P_0000021b8c905830 .param/l "PIXEL_COUNT" 1 3 100, +C4<00000000000000000000001100010000>;
P_0000021b8c905868 .param/str "SAMPLE_MEM_PATH" 1 3 103, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v0000021b8c96c100_0 .net "busy", 0 0, L_0000021b8c81d850;  1 drivers
v0000021b8c96d3c0 .array "captured_pixels", 783 0, 15 0;
v0000021b8c96cce0_0 .var "clk", 0 0;
v0000021b8c96dbe0_0 .net "comb_data_valid", 0 0, v0000021b8c96c2e0_0;  1 drivers
v0000021b8c96dd20_0 .net "comb_expected_flat", 12543 0, v0000021b8c96c1a0_0;  1 drivers
v0000021b8c96e4a0_0 .net "comb_has_expected", 0 0, v0000021b8c96d500_0;  1 drivers
v0000021b8c96d460_0 .net "comb_sample_flat", 12543 0, v0000021b8c96e540_0;  1 drivers
v0000021b8c96e680_0 .net "disc_fake_is_real", 0 0, v0000021b8c964e70_0;  1 drivers
v0000021b8c96ddc0_0 .net/s "disc_fake_score", 15 0, v0000021b8c965230_0;  1 drivers
v0000021b8c96c880_0 .net "disc_real_is_real", 0 0, v0000021b8c965410_0;  1 drivers
v0000021b8c96df00_0 .net/s "disc_real_score", 15 0, v0000021b8c965b90_0;  1 drivers
v0000021b8c96c6a0_0 .net "done", 0 0, L_0000021b8c81da80;  1 drivers
v0000021b8c96e720_0 .net "dut_sample_ready", 0 0, L_0000021b8c9cf4d0;  1 drivers
v0000021b8c96cd80_0 .var/i "expected_mismatches", 31 0;
v0000021b8c96e7c0_0 .net "generated_frame_flat", 12543 0, v0000021b8c968230_0;  1 drivers
v0000021b8c96e360_0 .net "generated_frame_valid", 0 0, v0000021b8c96a0d0_0;  1 drivers
v0000021b8c96c9c0_0 .net "latched_sample_flat", 12543 0, L_0000021b8c81dcb0;  1 drivers
v0000021b8c96d5a0_0 .net "latched_sample_valid", 0 0, L_0000021b8c81cc80;  1 drivers
v0000021b8c96c240_0 .var "rst", 0 0;
v0000021b8c96dfa0_0 .var/i "similarity_avg_abs", 31 0;
v0000021b8c96c740_0 .var/i "similarity_max_abs", 31 0;
v0000021b8c96c380_0 .var "start", 0 0;
E_0000021b8c89d4e0 .event anyedge, v0000021b8c96a0d0_0;
E_0000021b8c89d620 .event anyedge, v0000021b8c96ca60_0;
S_0000021b8c865e50 .scope generate, "GEN_FULL_PIPE" "GEN_FULL_PIPE" 3 159, 3 159 0, S_0000021b8c9026b0;
 .timescale -9 -12;
S_0000021b8c7adf60 .scope module, "dut" "gan_comb_frame_top" 3 162, 4 12 0, S_0000021b8c865e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "sample_flat";
    .port_info 4 /INPUT 1 "sample_valid";
    .port_info 5 /OUTPUT 1 "sample_ready";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 12544 "latched_sample_flat";
    .port_info 15 /OUTPUT 1 "latched_sample_valid";
P_0000021b8c905e70 .param/l "ENABLE_VERBOSE" 0 4 14, C4<0>;
P_0000021b8c905ea8 .param/l "PIXEL_COUNT" 0 4 13, +C4<00000000000000000000001100010000>;
P_0000021b8c905ee0 .param/l "STATE_IDLE" 1 4 82, C4<000>;
P_0000021b8c905f18 .param/l "STATE_RUN" 1 4 85, C4<011>;
P_0000021b8c905f50 .param/l "STATE_STREAM" 1 4 83, C4<001>;
P_0000021b8c905f88 .param/l "STATE_WAIT" 1 4 84, C4<010>;
L_0000021b8c81dcb0 .functor BUFZ 12544, v0000021b8c96ba70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021b8c81cc80 .functor BUFZ 1, v0000021b8c96bb10_0, C4<0>, C4<0>, C4<0>;
L_0000021b8c81d850 .functor OR 1, L_0000021b8c9cd130, v0000021b8c964c90_0, C4<0>, C4<0>;
L_0000021b8c81da80 .functor AND 1, L_0000021b8c9cf2f0, v0000021b8c969c70_0, C4<1>, C4<1>;
L_0000021b8c970e80 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021b8c96ad50_0 .net/2u *"_ivl_10", 2 0, L_0000021b8c970e80;  1 drivers
v0000021b8c96b890_0 .net *"_ivl_12", 0 0, L_0000021b8c9cf2f0;  1 drivers
L_0000021b8c970ec8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021b8c96b4d0_0 .net/2u *"_ivl_16", 2 0, L_0000021b8c970ec8;  1 drivers
L_0000021b8c970e38 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021b8c96b750_0 .net/2u *"_ivl_4", 2 0, L_0000021b8c970e38;  1 drivers
v0000021b8c96ac10_0 .net *"_ivl_6", 0 0, L_0000021b8c9cd130;  1 drivers
v0000021b8c96bf70_0 .net "busy", 0 0, L_0000021b8c81d850;  alias, 1 drivers
v0000021b8c96a8f0_0 .net "clk", 0 0, v0000021b8c96cce0_0;  1 drivers
v0000021b8c96aa30_0 .net "disc_fake_is_real", 0 0, v0000021b8c964e70_0;  alias, 1 drivers
v0000021b8c96b430_0 .net/s "disc_fake_score", 15 0, v0000021b8c965230_0;  alias, 1 drivers
v0000021b8c96b1b0_0 .net "disc_real_is_real", 0 0, v0000021b8c965410_0;  alias, 1 drivers
v0000021b8c96b2f0_0 .net/s "disc_real_score", 15 0, v0000021b8c965b90_0;  alias, 1 drivers
v0000021b8c96adf0_0 .net "done", 0 0, L_0000021b8c81da80;  alias, 1 drivers
v0000021b8c96aad0_0 .net "frame_ready", 0 0, L_0000021b8c81c6d0;  1 drivers
v0000021b8c96bcf0_0 .net "gan_busy", 0 0, v0000021b8c964c90_0;  1 drivers
v0000021b8c96b570_0 .net "gan_done", 0 0, v0000021b8c969c70_0;  1 drivers
v0000021b8c96afd0_0 .var "gan_start_pulse", 0 0;
v0000021b8c96ab70_0 .net "generated_frame_flat", 12543 0, v0000021b8c968230_0;  alias, 1 drivers
v0000021b8c96acb0_0 .net "generated_frame_valid", 0 0, v0000021b8c96a0d0_0;  alias, 1 drivers
v0000021b8c96ae90_0 .net "latched_sample_flat", 12543 0, L_0000021b8c81dcb0;  alias, 1 drivers
v0000021b8c96a990_0 .net "latched_sample_valid", 0 0, L_0000021b8c81cc80;  alias, 1 drivers
v0000021b8c96b110_0 .var "pixel_bit", 0 0;
v0000021b8c96b7f0_0 .var "pixel_idx", 9 0;
v0000021b8c96b610_0 .net "pixel_ready", 0 0, L_0000021b8c96c420;  1 drivers
v0000021b8c96b6b0_0 .var "pixel_valid", 0 0;
v0000021b8c96b9d0_0 .net "rst", 0 0, v0000021b8c96c240_0;  1 drivers
v0000021b8c96ba70_0 .var "sample_buffer", 12543 0;
v0000021b8c96bb10_0 .var "sample_buffer_valid", 0 0;
v0000021b8c96bbb0_0 .net "sample_flat", 12543 0, v0000021b8c96e540_0;  alias, 1 drivers
v0000021b8c96de60_0 .net "sample_ready", 0 0, L_0000021b8c9cf4d0;  alias, 1 drivers
v0000021b8c96ca60_0 .net "sample_valid", 0 0, v0000021b8c96c2e0_0;  alias, 1 drivers
v0000021b8c96e180_0 .net "start", 0 0, v0000021b8c96c380_0;  1 drivers
v0000021b8c96cb00_0 .var "state", 2 0;
v0000021b8c96d280_0 .var "verbose_logging", 0 0;
L_0000021b8c9cd130 .cmp/ne 3, v0000021b8c96cb00_0, L_0000021b8c970e38;
L_0000021b8c9cf2f0 .cmp/eq 3, v0000021b8c96cb00_0, L_0000021b8c970e80;
L_0000021b8c9cf4d0 .cmp/eq 3, v0000021b8c96cb00_0, L_0000021b8c970ec8;
S_0000021b8c882240 .scope autofunction.vec4.s16, "sample_word" "sample_word" 4 45, 4 45 0, S_0000021b8c7adf60;
 .timescale -9 -12;
v0000021b8c8627c0_0 .var/i "idx", 31 0;
; Variable sample_word is vec4 return value of scope S_0000021b8c882240
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.sample_word ;
    %load/vec4 v0000021b8c96ba70_0;
    %load/vec4 v0000021b8c8627c0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to sample_word (store_vec4_to_lval)
    %end;
S_0000021b8c804280 .scope module, "u_gan_serial" "gan_serial_top" 4 61, 5 60 0, S_0000021b8c7adf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 1 "frame_ready";
P_0000021b8c880bd0 .param/l "S_DISC_FAKE" 1 5 452, C4<100>;
P_0000021b8c880c08 .param/l "S_DISC_REAL" 1 5 454, C4<110>;
P_0000021b8c880c40 .param/l "S_DONE" 1 5 455, C4<111>;
P_0000021b8c880c78 .param/l "S_FAKE_LOAD" 1 5 451, C4<011>;
P_0000021b8c880cb0 .param/l "S_GEN" 1 5 450, C4<010>;
P_0000021b8c880ce8 .param/l "S_IDLE" 1 5 448, C4<000>;
P_0000021b8c880d20 .param/l "S_REAL_LOAD" 1 5 453, C4<101>;
P_0000021b8c880d58 .param/l "S_SEED" 1 5 449, C4<001>;
L_0000021b8c81c6d0 .functor BUFZ 1, v0000021b8c962490_0, C4<0>, C4<0>, C4<0>;
v0000021b8c964c90_0 .var "busy", 0 0;
v0000021b8c965a50_0 .var "clear_gen_features_ready", 0 0;
v0000021b8c965cd0_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c965af0_0 .net "disc_busy", 0 0, v0000021b8c959b60_0;  1 drivers
v0000021b8c9659b0_0 .net "disc_done", 0 0, v0000021b8c959c00_0;  1 drivers
v0000021b8c964e70_0 .var "disc_fake_is_real", 0 0;
v0000021b8c965230_0 .var/s "disc_fake_score", 15 0;
v0000021b8c965eb0_0 .net "disc_real_flag", 0 0, v0000021b8c959980_0;  1 drivers
v0000021b8c965410_0 .var "disc_real_is_real", 0 0;
v0000021b8c965b90_0 .var/s "disc_real_score", 15 0;
v0000021b8c965550_0 .var "disc_result_is_real", 0 0;
v0000021b8c965690_0 .var "disc_run_is_real", 0 0;
v0000021b8c965730_0 .net "disc_sample_full", 0 0, L_0000021b8c81d380;  1 drivers
v0000021b8c9657d0_0 .net "disc_sample_level", 8 0, L_0000021b8c81d0e0;  1 drivers
v0000021b8c969b30_0 .var "disc_sample_wr_data", 15 0;
v0000021b8c9682d0_0 .var "disc_sample_wr_en", 0 0;
v0000021b8c9691d0_0 .net "disc_score_empty", 0 0, L_0000021b8c81d310;  1 drivers
v0000021b8c968c30_0 .var "disc_score_fetch_active", 0 0;
v0000021b8c969bd0_0 .net "disc_score_level", 2 0, L_0000021b8c81d770;  1 drivers
v0000021b8c96a2b0_0 .net "disc_score_rd_data", 15 0, L_0000021b8c81de00;  1 drivers
v0000021b8c96a3f0_0 .var "disc_score_rd_en", 0 0;
v0000021b8c969270_0 .net "disc_score_rd_valid", 0 0, L_0000021b8c81d2a0;  1 drivers
v0000021b8c96a210_0 .var "disc_start_pulse", 0 0;
v0000021b8c968870_0 .var "disc_stream_active", 0 0;
v0000021b8c968d70_0 .var "disc_stream_done", 0 0;
v0000021b8c969310_0 .var "disc_stream_idx", 8 0;
v0000021b8c969db0_0 .var "disc_stream_mode_real", 0 0;
v0000021b8c969a90_0 .var "disc_stream_start_fake", 0 0;
v0000021b8c9684b0_0 .var "disc_stream_start_real", 0 0;
v0000021b8c969c70_0 .var "done", 0 0;
v0000021b8c96a030_0 .net "expander_busy", 0 0, v0000021b8c9636b0_0;  1 drivers
v0000021b8c969590_0 .net "expander_done", 0 0, v0000021b8c9625d0_0;  1 drivers
v0000021b8c969810_0 .var "expander_job_launched", 0 0;
v0000021b8c969d10_0 .var "expander_start_pulse", 0 0;
v0000021b8c96a710_0 .net "fake_disc_vec", 4095 0, v0000021b8c9643d0_0;  1 drivers
v0000021b8c969e50_0 .var "frame_buffer", 12543 0;
v0000021b8c969770_0 .var "frame_consume_pulse", 0 0;
v0000021b8c96a350_0 .net "frame_ready", 0 0, L_0000021b8c81c6d0;  alias, 1 drivers
v0000021b8c9693b0_0 .net "frame_sample_done", 0 0, v0000021b8c8c37a0_0;  1 drivers
v0000021b8c9687d0_0 .var "frame_sample_start_pulse", 0 0;
v0000021b8c968b90_0 .net "gen_busy", 0 0, v0000021b8c95e2a0_0;  1 drivers
v0000021b8c968cd0_0 .net "gen_done", 0 0, v0000021b8c95e8e0_0;  1 drivers
v0000021b8c969630_0 .var "gen_feature_collect_active", 0 0;
v0000021b8c9696d0_0 .var "gen_feature_collect_idx", 7 0;
v0000021b8c969f90_0 .net "gen_feature_empty", 0 0, L_0000021b8c81da10;  1 drivers
v0000021b8c9698b0_0 .net "gen_feature_level", 7 0, L_0000021b8c81cf20;  1 drivers
v0000021b8c969950_0 .net "gen_feature_rd_data", 15 0, L_0000021b8c81dd90;  1 drivers
v0000021b8c969450_0 .var "gen_feature_rd_en", 0 0;
v0000021b8c968e10_0 .net "gen_feature_rd_valid", 0 0, L_0000021b8c81d9a0;  1 drivers
v0000021b8c96a7b0_0 .var "gen_features", 2047 0;
v0000021b8c96a530_0 .var "gen_features_ready", 0 0;
v0000021b8c969ef0_0 .net "gen_frame_pixels", 12543 0, v0000021b8c964ab0_0;  1 drivers
v0000021b8c968190_0 .net "gen_seed_full", 0 0, L_0000021b8c81d230;  1 drivers
v0000021b8c968a50_0 .net "gen_seed_level", 6 0, L_0000021b8c81c5f0;  1 drivers
v0000021b8c9699f0_0 .var "gen_seed_wr_data", 15 0;
v0000021b8c968910_0 .var "gen_seed_wr_en", 0 0;
v0000021b8c9694f0_0 .net "gen_sigmoid_busy", 0 0, v0000021b8c962cb0_0;  1 drivers
v0000021b8c968eb0_0 .net "gen_sigmoid_done", 0 0, v0000021b8c963110_0;  1 drivers
v0000021b8c96a850_0 .net "gen_sigmoid_features", 2047 0, v0000021b8c963070_0;  1 drivers
v0000021b8c9685f0_0 .var "gen_sigmoid_ready", 0 0;
v0000021b8c968690_0 .var "gen_sigmoid_start_pulse", 0 0;
v0000021b8c96a490_0 .var "gen_start_pulse", 0 0;
v0000021b8c968230_0 .var "generated_frame_flat", 12543 0;
v0000021b8c96a0d0_0 .var "generated_frame_valid", 0 0;
v0000021b8c96a5d0_0 .net "loader_frame_flat", 12543 0, v0000021b8c9628f0_0;  1 drivers
v0000021b8c96a170_0 .net "loader_frame_valid", 0 0, v0000021b8c962490_0;  1 drivers
v0000021b8c96a670_0 .var "pending_disc_flag", 0 0;
v0000021b8c9680f0_0 .net "pixel_bit", 0 0, v0000021b8c96b110_0;  1 drivers
v0000021b8c968370_0 .net "pixel_bit_ready", 0 0, L_0000021b8c96c420;  alias, 1 drivers
v0000021b8c968af0_0 .net "pixel_bit_valid", 0 0, v0000021b8c96b6b0_0;  1 drivers
v0000021b8c968410_0 .var "real_stream_start_sent", 0 0;
v0000021b8c9689b0_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c968550_0 .net "sampled_real_vec", 4095 0, v0000021b8c8c2f80_0;  1 drivers
v0000021b8c968730_0 .var "sampled_real_vec_ready", 0 0;
v0000021b8c968f50_0 .net "seed_bank_flat", 1023 0, v0000021b8c964470_0;  1 drivers
v0000021b8c968ff0_0 .net "seed_ready", 0 0, v0000021b8c962a30_0;  1 drivers
v0000021b8c969090_0 .var "seed_start_pulse", 0 0;
v0000021b8c969130_0 .var "seed_stream_active", 0 0;
v0000021b8c96b070_0 .var "seed_stream_done", 0 0;
v0000021b8c96bed0_0 .var "seed_stream_idx", 6 0;
v0000021b8c96bd90_0 .var "sigmoid_run_active", 0 0;
v0000021b8c96bc50_0 .net "start", 0 0, v0000021b8c96afd0_0;  1 drivers
v0000021b8c96b250_0 .var "state", 2 0;
v0000021b8c96af30_0 .net "upsampler_busy", 0 0, v0000021b8c965d70_0;  1 drivers
v0000021b8c96be30_0 .net "upsampler_done", 0 0, v0000021b8c9650f0_0;  1 drivers
v0000021b8c96b390_0 .var "upsampler_job_launched", 0 0;
v0000021b8c96b930_0 .var "upsampler_start_pulse", 0 0;
S_0000021b8c880da0 .scope module, "u_discriminator" "discriminator_pipeline" 5 355, 6 34 0, S_0000021b8c804280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_0000021b8c63a8f0 .param/l "FIN" 1 6 60, C4<110>;
P_0000021b8c63a928 .param/l "IDLE" 1 6 54, C4<000>;
P_0000021b8c63a960 .param/l "L1" 1 6 56, C4<010>;
P_0000021b8c63a998 .param/l "L2" 1 6 57, C4<011>;
P_0000021b8c63a9d0 .param/l "L3" 1 6 58, C4<100>;
P_0000021b8c63aa08 .param/l "LOAD" 1 6 55, C4<001>;
P_0000021b8c63aa40 .param/l "OUTPUT" 1 6 59, C4<101>;
P_0000021b8c63aa78 .param/l "SAMPLE_COUNT" 1 6 52, +C4<00000000000000000000000100000000>;
L_0000021b8c81d380 .functor BUFZ 1, v0000021b8c956bb0_0, C4<0>, C4<0>, C4<0>;
L_0000021b8c81d0e0 .functor BUFZ 9, v0000021b8c957330_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000021b8c81de00 .functor BUFZ 16, v0000021b8c958800_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021b8c81d2a0 .functor BUFZ 1, v0000021b8c9592a0_0, C4<0>, C4<0>, C4<0>;
L_0000021b8c81d310 .functor BUFZ 1, v0000021b8c958260_0, C4<0>, C4<0>, C4<0>;
L_0000021b8c81d770 .functor BUFZ 3, v0000021b8c958b20_0, C4<000>, C4<000>, C4<000>;
v0000021b8c959b60_0 .var "busy", 0 0;
v0000021b8c959200_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c959980_0 .var "disc_real_flag", 0 0;
v0000021b8c959c00_0 .var "done", 0 0;
v0000021b8c959d40_0 .net "l1_done", 0 0, v0000021b8c862180_0;  1 drivers
v0000021b8c958e40_0 .net "l1_out", 2047 0, v0000021b8c8633a0_0;  1 drivers
v0000021b8c958bc0_0 .net "l2_done", 0 0, v0000021b8c7ae7d0_0;  1 drivers
v0000021b8c959f20_0 .net "l2_out", 511 0, v0000021b8c7aeff0_0;  1 drivers
v0000021b8c959340_0 .net "l3_decision", 0 0, v0000021b8c957bf0_0;  1 drivers
v0000021b8c9586c0_0 .net "l3_done", 0 0, v0000021b8c956a70_0;  1 drivers
v0000021b8c9593e0_0 .net/s "l3_score", 15 0, v0000021b8c957e70_0;  1 drivers
v0000021b8c958760_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c958120_0 .var "sample_buffer", 4095 0;
v0000021b8c9583a0_0 .net "sample_fifo_empty", 0 0, v0000021b8c956b10_0;  1 drivers
v0000021b8c958580_0 .net "sample_fifo_full", 0 0, v0000021b8c956bb0_0;  1 drivers
v0000021b8c958620_0 .net "sample_fifo_level_int", 8 0, v0000021b8c957330_0;  1 drivers
v0000021b8c958f80_0 .net "sample_fifo_rd_data", 15 0, v0000021b8c957510_0;  1 drivers
v0000021b8c9589e0_0 .var "sample_fifo_rd_en", 0 0;
v0000021b8c958940_0 .net "sample_fifo_rd_valid", 0 0, v0000021b8c9588a0_0;  1 drivers
v0000021b8c958c60_0 .net "sample_full", 0 0, L_0000021b8c81d380;  alias, 1 drivers
v0000021b8c958a80_0 .net "sample_level", 8 0, L_0000021b8c81d0e0;  alias, 1 drivers
v0000021b8c958d00_0 .var "sample_load_idx", 8 0;
v0000021b8c958ee0_0 .net "sample_wr_data", 15 0, v0000021b8c969b30_0;  1 drivers
v0000021b8c8c3ca0_0 .net "sample_wr_en", 0 0, v0000021b8c9682d0_0;  1 drivers
v0000021b8c8c2ee0_0 .net "score_empty", 0 0, L_0000021b8c81d310;  alias, 1 drivers
v0000021b8c8c4060_0 .net "score_fifo_empty", 0 0, v0000021b8c958260_0;  1 drivers
v0000021b8c8c29e0_0 .net "score_fifo_full", 0 0, v0000021b8c959480_0;  1 drivers
v0000021b8c8c2440_0 .net "score_fifo_level_int", 2 0, v0000021b8c958b20_0;  1 drivers
v0000021b8c8c26c0_0 .net "score_fifo_rd_data", 15 0, v0000021b8c958800_0;  1 drivers
v0000021b8c8c4100_0 .net "score_fifo_rd_valid", 0 0, v0000021b8c9592a0_0;  1 drivers
v0000021b8c8c3fc0_0 .var "score_fifo_wr_data", 15 0;
v0000021b8c8c3520_0 .var "score_fifo_wr_en", 0 0;
v0000021b8c8c32a0_0 .net "score_level", 2 0, L_0000021b8c81d770;  alias, 1 drivers
v0000021b8c8c3c00_0 .net "score_rd_data", 15 0, L_0000021b8c81de00;  alias, 1 drivers
v0000021b8c8c3f20_0 .net "score_rd_en", 0 0, v0000021b8c96a3f0_0;  1 drivers
v0000021b8c8c3660_0 .net "score_rd_valid", 0 0, L_0000021b8c81d2a0;  alias, 1 drivers
v0000021b8c8c3700_0 .net "start", 0 0, v0000021b8c96a210_0;  1 drivers
v0000021b8c8c3480_0 .var "start_l1", 0 0;
v0000021b8c8c3160_0 .var "start_l2", 0 0;
v0000021b8c8c3e80_0 .var "start_l3", 0 0;
v0000021b8c8c35c0_0 .var "state", 2 0;
S_0000021b8c63aac0 .scope module, "u_l1" "layer1_discriminator" 6 134, 7 5 0, S_0000021b8c880da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000021b8c8634e0_0 .net *"_ivl_0", 31 0, L_0000021b8c9cec10;  1 drivers
v0000021b8c863bc0_0 .net *"_ivl_11", 31 0, L_0000021b8c9cde50;  1 drivers
L_0000021b8c970a00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c863080_0 .net/2u *"_ivl_12", 31 0, L_0000021b8c970a00;  1 drivers
v0000021b8c863760_0 .net *"_ivl_14", 31 0, L_0000021b8c9cda90;  1 drivers
v0000021b8c862e00_0 .net *"_ivl_16", 33 0, L_0000021b8c9cdd10;  1 drivers
L_0000021b8c970a48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021b8c862220_0 .net *"_ivl_19", 1 0, L_0000021b8c970a48;  1 drivers
L_0000021b8c970a90 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021b8c8624a0_0 .net/2s *"_ivl_20", 33 0, L_0000021b8c970a90;  1 drivers
v0000021b8c863e40_0 .net/s *"_ivl_22", 33 0, L_0000021b8c9ce990;  1 drivers
v0000021b8c862f40_0 .net/s *"_ivl_26", 31 0, L_0000021b8c9ce350;  1 drivers
v0000021b8c863260_0 .net *"_ivl_28", 15 0, L_0000021b8c9cdbd0;  1 drivers
L_0000021b8c970928 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c862860_0 .net *"_ivl_3", 22 0, L_0000021b8c970928;  1 drivers
v0000021b8c863ee0_0 .net *"_ivl_30", 31 0, L_0000021b8c9ce5d0;  1 drivers
L_0000021b8c970ad8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c862a40_0 .net *"_ivl_33", 23 0, L_0000021b8c970ad8;  1 drivers
L_0000021b8c970b20 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c8638a0_0 .net/2u *"_ivl_34", 31 0, L_0000021b8c970b20;  1 drivers
v0000021b8c863da0_0 .net *"_ivl_37", 31 0, L_0000021b8c9ce8f0;  1 drivers
v0000021b8c863940_0 .net *"_ivl_38", 31 0, L_0000021b8c9ce3f0;  1 drivers
L_0000021b8c970970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c863300_0 .net/2u *"_ivl_4", 31 0, L_0000021b8c970970;  1 drivers
L_0000021b8c970b68 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c862360_0 .net *"_ivl_41", 22 0, L_0000021b8c970b68;  1 drivers
v0000021b8c862b80_0 .net *"_ivl_42", 31 0, L_0000021b8c9cf570;  1 drivers
v0000021b8c863580_0 .net/s *"_ivl_44", 31 0, L_0000021b8c9cea30;  1 drivers
v0000021b8c863620_0 .net *"_ivl_6", 31 0, L_0000021b8c9cf750;  1 drivers
L_0000021b8c9709b8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000021b8c862c20_0 .net/2u *"_ivl_8", 31 0, L_0000021b8c9709b8;  1 drivers
v0000021b8c862ea0_0 .var/s "accumulator", 31 0;
v0000021b8c862cc0_0 .var/s "bias_shifted", 31 0;
v0000021b8c863f80_0 .var "busy", 0 0;
v0000021b8c863c60_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c8620e0_0 .net/s "current_input", 15 0, L_0000021b8c9cd810;  1 drivers
v0000021b8c8636c0_0 .net/s "current_product", 31 0, L_0000021b8c9cf390;  1 drivers
v0000021b8c862180_0 .var "done", 0 0;
v0000021b8c862d60_0 .net/s "flat_input_flat", 4095 0, v0000021b8c958120_0;  1 drivers
v0000021b8c8633a0_0 .var/s "flat_output_flat", 2047 0;
v0000021b8c862fe0_0 .var "input_idx", 8 0;
v0000021b8c862400 .array/s "layer1_disc_bias", 127 0, 15 0;
v0000021b8c862540 .array/s "layer1_disc_weights", 32767 0, 15 0;
v0000021b8c8625e0_0 .var "neuron_idx", 7 0;
v0000021b8c862680_0 .net/s "next_acc", 31 0, L_0000021b8c9cf1b0;  1 drivers
v0000021b8c863120_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c8631c0_0 .net "start", 0 0, v0000021b8c8c3480_0;  1 drivers
E_0000021b8c89fae0 .event posedge, v0000021b8c863120_0, v0000021b8c863c60_0;
L_0000021b8c9cec10 .concat [ 9 23 0 0], v0000021b8c862fe0_0, L_0000021b8c970928;
L_0000021b8c9cf750 .arith/sum 32, L_0000021b8c9cec10, L_0000021b8c970970;
L_0000021b8c9cde50 .arith/mult 32, L_0000021b8c9cf750, L_0000021b8c9709b8;
L_0000021b8c9cda90 .arith/sub 32, L_0000021b8c9cde50, L_0000021b8c970a00;
L_0000021b8c9cdd10 .concat [ 32 2 0 0], L_0000021b8c9cda90, L_0000021b8c970a48;
L_0000021b8c9ce990 .arith/sub 34, L_0000021b8c9cdd10, L_0000021b8c970a90;
L_0000021b8c9cd810 .part/v.s v0000021b8c958120_0, L_0000021b8c9ce990, 16;
L_0000021b8c9ce350 .extend/s 32, L_0000021b8c9cd810;
L_0000021b8c9cdbd0 .array/port v0000021b8c862540, L_0000021b8c9cf570;
L_0000021b8c9ce5d0 .concat [ 8 24 0 0], v0000021b8c8625e0_0, L_0000021b8c970ad8;
L_0000021b8c9ce8f0 .arith/mult 32, L_0000021b8c9ce5d0, L_0000021b8c970b20;
L_0000021b8c9ce3f0 .concat [ 9 23 0 0], v0000021b8c862fe0_0, L_0000021b8c970b68;
L_0000021b8c9cf570 .arith/sum 32, L_0000021b8c9ce8f0, L_0000021b8c9ce3f0;
L_0000021b8c9cea30 .extend/s 32, L_0000021b8c9cdbd0;
L_0000021b8c9cf390 .arith/mult 32, L_0000021b8c9ce350, L_0000021b8c9cea30;
L_0000021b8c9cf1b0 .arith/sum 32, v0000021b8c862ea0_0, L_0000021b8c9cf390;
S_0000021b8c62da70 .scope module, "u_l2" "layer2_discriminator" 6 143, 8 5 0, S_0000021b8c880da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000021b8c862720_0 .net *"_ivl_0", 31 0, L_0000021b8c9cdb30;  1 drivers
v0000021b8c7e8970_0 .net *"_ivl_11", 31 0, L_0000021b8c9cef30;  1 drivers
L_0000021b8c970c88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c7e94b0_0 .net/2u *"_ivl_12", 31 0, L_0000021b8c970c88;  1 drivers
v0000021b8c7e8830_0 .net *"_ivl_14", 31 0, L_0000021b8c9cf7f0;  1 drivers
v0000021b8c7e9e10_0 .net *"_ivl_16", 33 0, L_0000021b8c9cf610;  1 drivers
L_0000021b8c970cd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021b8c7e9d70_0 .net *"_ivl_19", 1 0, L_0000021b8c970cd0;  1 drivers
L_0000021b8c970d18 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021b8c7e83d0_0 .net/2s *"_ivl_20", 33 0, L_0000021b8c970d18;  1 drivers
v0000021b8c7e95f0_0 .net/s *"_ivl_22", 33 0, L_0000021b8c9ce490;  1 drivers
v0000021b8c7e9a50_0 .net/s *"_ivl_26", 31 0, L_0000021b8c9ce530;  1 drivers
v0000021b8c7e9af0_0 .net *"_ivl_28", 15 0, L_0000021b8c9cf890;  1 drivers
L_0000021b8c970bb0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c7e9eb0_0 .net *"_ivl_3", 23 0, L_0000021b8c970bb0;  1 drivers
v0000021b8c7e9f50_0 .net *"_ivl_30", 31 0, L_0000021b8c9cd590;  1 drivers
L_0000021b8c970d60 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c7e8470_0 .net *"_ivl_33", 25 0, L_0000021b8c970d60;  1 drivers
L_0000021b8c970da8 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c7e8510_0 .net/2u *"_ivl_34", 31 0, L_0000021b8c970da8;  1 drivers
v0000021b8c7e86f0_0 .net *"_ivl_37", 31 0, L_0000021b8c9cf6b0;  1 drivers
v0000021b8c7b7ef0_0 .net *"_ivl_38", 31 0, L_0000021b8c9cefd0;  1 drivers
L_0000021b8c970bf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c7b80d0_0 .net/2u *"_ivl_4", 31 0, L_0000021b8c970bf8;  1 drivers
L_0000021b8c970df0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c7b7f90_0 .net *"_ivl_41", 23 0, L_0000021b8c970df0;  1 drivers
v0000021b8c7b9110_0 .net *"_ivl_42", 31 0, L_0000021b8c9cf250;  1 drivers
v0000021b8c7b8cb0_0 .net/s *"_ivl_44", 31 0, L_0000021b8c9cd270;  1 drivers
v0000021b8c7b9250_0 .net *"_ivl_6", 31 0, L_0000021b8c9ce670;  1 drivers
L_0000021b8c970c40 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000021b8c7b85d0_0 .net/2u *"_ivl_8", 31 0, L_0000021b8c970c40;  1 drivers
v0000021b8c7b87b0_0 .var/s "accumulator", 31 0;
v0000021b8c7b7630_0 .var/s "bias_shifted", 31 0;
v0000021b8c7b8170_0 .var "busy", 0 0;
v0000021b8c7b8df0_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c7b8a30_0 .net/s "current_input", 15 0, L_0000021b8c9cf110;  1 drivers
v0000021b8c7b78b0_0 .net/s "current_product", 31 0, L_0000021b8c9cdf90;  1 drivers
v0000021b8c7ae7d0_0 .var "done", 0 0;
v0000021b8c7aee10_0 .net/s "flat_input_flat", 2047 0, v0000021b8c8633a0_0;  alias, 1 drivers
v0000021b8c7aeff0_0 .var/s "flat_output_flat", 511 0;
v0000021b8c7af090_0 .var "input_idx", 7 0;
v0000021b8c7ae870 .array/s "layer2_disc_bias", 31 0, 15 0;
v0000021b8c7ae370 .array/s "layer2_disc_weights", 4095 0, 15 0;
v0000021b8c956cf0_0 .var "neuron_idx", 5 0;
v0000021b8c9576f0_0 .net/s "next_acc", 31 0, L_0000021b8c9cd1d0;  1 drivers
v0000021b8c957c90_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c956c50_0 .net "start", 0 0, v0000021b8c8c3160_0;  1 drivers
L_0000021b8c9cdb30 .concat [ 8 24 0 0], v0000021b8c7af090_0, L_0000021b8c970bb0;
L_0000021b8c9ce670 .arith/sum 32, L_0000021b8c9cdb30, L_0000021b8c970bf8;
L_0000021b8c9cef30 .arith/mult 32, L_0000021b8c9ce670, L_0000021b8c970c40;
L_0000021b8c9cf7f0 .arith/sub 32, L_0000021b8c9cef30, L_0000021b8c970c88;
L_0000021b8c9cf610 .concat [ 32 2 0 0], L_0000021b8c9cf7f0, L_0000021b8c970cd0;
L_0000021b8c9ce490 .arith/sub 34, L_0000021b8c9cf610, L_0000021b8c970d18;
L_0000021b8c9cf110 .part/v.s v0000021b8c8633a0_0, L_0000021b8c9ce490, 16;
L_0000021b8c9ce530 .extend/s 32, L_0000021b8c9cf110;
L_0000021b8c9cf890 .array/port v0000021b8c7ae370, L_0000021b8c9cf250;
L_0000021b8c9cd590 .concat [ 6 26 0 0], v0000021b8c956cf0_0, L_0000021b8c970d60;
L_0000021b8c9cf6b0 .arith/mult 32, L_0000021b8c9cd590, L_0000021b8c970da8;
L_0000021b8c9cefd0 .concat [ 8 24 0 0], v0000021b8c7af090_0, L_0000021b8c970df0;
L_0000021b8c9cf250 .arith/sum 32, L_0000021b8c9cf6b0, L_0000021b8c9cefd0;
L_0000021b8c9cd270 .extend/s 32, L_0000021b8c9cf890;
L_0000021b8c9cdf90 .arith/mult 32, L_0000021b8c9ce530, L_0000021b8c9cd270;
L_0000021b8c9cd1d0 .arith/sum 32, v0000021b8c7b87b0_0, L_0000021b8c9cdf90;
S_0000021b8c61c1a0 .scope module, "u_l3" "layer3_discriminator" 6 152, 9 10 0, S_0000021b8c880da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v0000021b8c956110 .array/s "b", 0 0, 15 0;
v0000021b8c9578d0_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c957bf0_0 .var "decision_real", 0 0;
v0000021b8c956a70_0 .var "done", 0 0;
v0000021b8c956570_0 .net/s "flat_input_flat", 511 0, v0000021b8c7aeff0_0;  alias, 1 drivers
v0000021b8c957650_0 .net "mac_done", 0 0, v0000021b8c957470_0;  1 drivers
v0000021b8c956e30_0 .net/s "mac_result", 15 0, v0000021b8c9570b0_0;  1 drivers
v0000021b8c956610_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c957e70_0 .var/s "score_out", 15 0;
v0000021b8c9569d0_0 .net "start", 0 0, v0000021b8c8c3e80_0;  1 drivers
v0000021b8c956ed0 .array/s "w", 31 0, 15 0;
v0000021b8c957f10_0 .net/s "weights_flat", 511 0, L_0000021b8c9cdef0;  1 drivers
v0000021b8c956ed0_0 .array/port v0000021b8c956ed0, 0;
v0000021b8c956ed0_1 .array/port v0000021b8c956ed0, 1;
v0000021b8c956ed0_2 .array/port v0000021b8c956ed0, 2;
v0000021b8c956ed0_3 .array/port v0000021b8c956ed0, 3;
LS_0000021b8c9cdef0_0_0 .concat [ 16 16 16 16], v0000021b8c956ed0_0, v0000021b8c956ed0_1, v0000021b8c956ed0_2, v0000021b8c956ed0_3;
v0000021b8c956ed0_4 .array/port v0000021b8c956ed0, 4;
v0000021b8c956ed0_5 .array/port v0000021b8c956ed0, 5;
v0000021b8c956ed0_6 .array/port v0000021b8c956ed0, 6;
v0000021b8c956ed0_7 .array/port v0000021b8c956ed0, 7;
LS_0000021b8c9cdef0_0_4 .concat [ 16 16 16 16], v0000021b8c956ed0_4, v0000021b8c956ed0_5, v0000021b8c956ed0_6, v0000021b8c956ed0_7;
v0000021b8c956ed0_8 .array/port v0000021b8c956ed0, 8;
v0000021b8c956ed0_9 .array/port v0000021b8c956ed0, 9;
v0000021b8c956ed0_10 .array/port v0000021b8c956ed0, 10;
v0000021b8c956ed0_11 .array/port v0000021b8c956ed0, 11;
LS_0000021b8c9cdef0_0_8 .concat [ 16 16 16 16], v0000021b8c956ed0_8, v0000021b8c956ed0_9, v0000021b8c956ed0_10, v0000021b8c956ed0_11;
v0000021b8c956ed0_12 .array/port v0000021b8c956ed0, 12;
v0000021b8c956ed0_13 .array/port v0000021b8c956ed0, 13;
v0000021b8c956ed0_14 .array/port v0000021b8c956ed0, 14;
v0000021b8c956ed0_15 .array/port v0000021b8c956ed0, 15;
LS_0000021b8c9cdef0_0_12 .concat [ 16 16 16 16], v0000021b8c956ed0_12, v0000021b8c956ed0_13, v0000021b8c956ed0_14, v0000021b8c956ed0_15;
v0000021b8c956ed0_16 .array/port v0000021b8c956ed0, 16;
v0000021b8c956ed0_17 .array/port v0000021b8c956ed0, 17;
v0000021b8c956ed0_18 .array/port v0000021b8c956ed0, 18;
v0000021b8c956ed0_19 .array/port v0000021b8c956ed0, 19;
LS_0000021b8c9cdef0_0_16 .concat [ 16 16 16 16], v0000021b8c956ed0_16, v0000021b8c956ed0_17, v0000021b8c956ed0_18, v0000021b8c956ed0_19;
v0000021b8c956ed0_20 .array/port v0000021b8c956ed0, 20;
v0000021b8c956ed0_21 .array/port v0000021b8c956ed0, 21;
v0000021b8c956ed0_22 .array/port v0000021b8c956ed0, 22;
v0000021b8c956ed0_23 .array/port v0000021b8c956ed0, 23;
LS_0000021b8c9cdef0_0_20 .concat [ 16 16 16 16], v0000021b8c956ed0_20, v0000021b8c956ed0_21, v0000021b8c956ed0_22, v0000021b8c956ed0_23;
v0000021b8c956ed0_24 .array/port v0000021b8c956ed0, 24;
v0000021b8c956ed0_25 .array/port v0000021b8c956ed0, 25;
v0000021b8c956ed0_26 .array/port v0000021b8c956ed0, 26;
v0000021b8c956ed0_27 .array/port v0000021b8c956ed0, 27;
LS_0000021b8c9cdef0_0_24 .concat [ 16 16 16 16], v0000021b8c956ed0_24, v0000021b8c956ed0_25, v0000021b8c956ed0_26, v0000021b8c956ed0_27;
v0000021b8c956ed0_28 .array/port v0000021b8c956ed0, 28;
v0000021b8c956ed0_29 .array/port v0000021b8c956ed0, 29;
v0000021b8c956ed0_30 .array/port v0000021b8c956ed0, 30;
v0000021b8c956ed0_31 .array/port v0000021b8c956ed0, 31;
LS_0000021b8c9cdef0_0_28 .concat [ 16 16 16 16], v0000021b8c956ed0_28, v0000021b8c956ed0_29, v0000021b8c956ed0_30, v0000021b8c956ed0_31;
LS_0000021b8c9cdef0_1_0 .concat [ 64 64 64 64], LS_0000021b8c9cdef0_0_0, LS_0000021b8c9cdef0_0_4, LS_0000021b8c9cdef0_0_8, LS_0000021b8c9cdef0_0_12;
LS_0000021b8c9cdef0_1_4 .concat [ 64 64 64 64], LS_0000021b8c9cdef0_0_16, LS_0000021b8c9cdef0_0_20, LS_0000021b8c9cdef0_0_24, LS_0000021b8c9cdef0_0_28;
L_0000021b8c9cdef0 .concat [ 256 256 0 0], LS_0000021b8c9cdef0_1_0, LS_0000021b8c9cdef0_1_4;
S_0000021b8c5f0250 .scope module, "mac_unit" "pipelined_mac" 9 58, 10 1 0, S_0000021b8c61c1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v0000021b8c956d90_0 .net/s "a_flat", 511 0, v0000021b8c7aeff0_0;  alias, 1 drivers
v0000021b8c9561b0_0 .net/s "b_flat", 511 0, L_0000021b8c9cdef0;  alias, 1 drivers
v0000021b8c956110_0 .array/port v0000021b8c956110, 0;
v0000021b8c9562f0_0 .net/s "bias", 15 0, v0000021b8c956110_0;  1 drivers
v0000021b8c957d30_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c956250_0 .var "d0", 0 0;
v0000021b8c957010_0 .var "d1", 0 0;
v0000021b8c957970_0 .var "d2", 0 0;
v0000021b8c956070_0 .var "d3", 0 0;
v0000021b8c957dd0_0 .var "d4", 0 0;
v0000021b8c957a10_0 .var "d5", 0 0;
v0000021b8c956390_0 .var "d6", 0 0;
v0000021b8c957470_0 .var "done", 0 0;
v0000021b8c9566b0 .array/s "p", 31 0, 31 0;
v0000021b8c957ab0 .array/s "ra", 31 0, 15 0;
v0000021b8c9567f0 .array/s "rb", 31 0, 15 0;
v0000021b8c9570b0_0 .var/s "result", 15 0;
v0000021b8c957b50_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c957790 .array/s "s1", 15 0, 31 0;
v0000021b8c957150 .array/s "s2", 7 0, 31 0;
v0000021b8c9571f0 .array/s "s3", 3 0, 31 0;
v0000021b8c956430 .array/s "s4", 1 0, 31 0;
v0000021b8c9564d0_0 .net "start", 0 0, v0000021b8c8c3e80_0;  alias, 1 drivers
v0000021b8c956f70_0 .var/s "total_sum", 31 0;
S_0000021b8c5f03e0 .scope module, "u_sample_fifo" "sync_fifo" 6 104, 11 9 0, S_0000021b8c880da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_0000021b8c6a8e90 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000001000>;
P_0000021b8c6a8ec8 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_0000021b8c6a8f00 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000000100000000>;
L_0000021b8c81d460 .functor AND 1, v0000021b8c9682d0_0, L_0000021b8c9cee90, C4<1>, C4<1>;
L_0000021b8c81c820 .functor AND 1, v0000021b8c9589e0_0, L_0000021b8c9cf430, C4<1>, C4<1>;
v0000021b8c9575b0_0 .net *"_ivl_1", 0 0, L_0000021b8c9cee90;  1 drivers
v0000021b8c956750_0 .net *"_ivl_5", 0 0, L_0000021b8c9cf430;  1 drivers
v0000021b8c957290_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c956890_0 .var "count", 8 0;
v0000021b8c956930_0 .var "count_next", 8 0;
v0000021b8c956b10_0 .var "empty", 0 0;
v0000021b8c956bb0_0 .var "full", 0 0;
v0000021b8c957330_0 .var "level", 8 0;
v0000021b8c9573d0 .array "mem", 255 0, 15 0;
v0000021b8c957510_0 .var "rd_data", 15 0;
v0000021b8c957830_0 .net "rd_do", 0 0, L_0000021b8c81c820;  1 drivers
v0000021b8c9597a0_0 .net "rd_en", 0 0, v0000021b8c9589e0_0;  1 drivers
v0000021b8c958080_0 .var "rd_ptr", 7 0;
v0000021b8c9588a0_0 .var "rd_valid", 0 0;
v0000021b8c959de0_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c9590c0_0 .net "wr_data", 15 0, v0000021b8c969b30_0;  alias, 1 drivers
v0000021b8c958440_0 .net "wr_do", 0 0, L_0000021b8c81d460;  1 drivers
v0000021b8c9581c0_0 .net "wr_en", 0 0, v0000021b8c9682d0_0;  alias, 1 drivers
v0000021b8c9584e0_0 .var "wr_ptr", 7 0;
E_0000021b8c89dae0 .event anyedge, v0000021b8c956890_0, v0000021b8c958440_0, v0000021b8c957830_0;
L_0000021b8c9cee90 .reduce/nor v0000021b8c956bb0_0;
L_0000021b8c9cf430 .reduce/nor v0000021b8c956b10_0;
S_0000021b8c623300 .scope module, "u_score_fifo" "sync_fifo" 6 121, 11 9 0, S_0000021b8c880da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_0000021b8c6a9200 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000000010>;
P_0000021b8c6a9238 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_0000021b8c6a9270 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0000021b8c81d700 .functor AND 1, v0000021b8c8c3520_0, L_0000021b8c9cd9f0, C4<1>, C4<1>;
L_0000021b8c81d7e0 .functor AND 1, v0000021b8c96a3f0_0, L_0000021b8c9cddb0, C4<1>, C4<1>;
v0000021b8c959700_0 .net *"_ivl_1", 0 0, L_0000021b8c9cd9f0;  1 drivers
v0000021b8c959a20_0 .net *"_ivl_5", 0 0, L_0000021b8c9cddb0;  1 drivers
v0000021b8c959020_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c959840_0 .var "count", 2 0;
v0000021b8c959ac0_0 .var "count_next", 2 0;
v0000021b8c958260_0 .var "empty", 0 0;
v0000021b8c959480_0 .var "full", 0 0;
v0000021b8c958b20_0 .var "level", 2 0;
v0000021b8c959ca0 .array "mem", 3 0, 15 0;
v0000021b8c958800_0 .var "rd_data", 15 0;
v0000021b8c959160_0 .net "rd_do", 0 0, L_0000021b8c81d7e0;  1 drivers
v0000021b8c959660_0 .net "rd_en", 0 0, v0000021b8c96a3f0_0;  alias, 1 drivers
v0000021b8c959e80_0 .var "rd_ptr", 1 0;
v0000021b8c9592a0_0 .var "rd_valid", 0 0;
v0000021b8c959520_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c9595c0_0 .net "wr_data", 15 0, v0000021b8c8c3fc0_0;  1 drivers
v0000021b8c958da0_0 .net "wr_do", 0 0, L_0000021b8c81d700;  1 drivers
v0000021b8c9598e0_0 .net "wr_en", 0 0, v0000021b8c8c3520_0;  1 drivers
v0000021b8c958300_0 .var "wr_ptr", 1 0;
E_0000021b8c8a1c20 .event anyedge, v0000021b8c959840_0, v0000021b8c958da0_0, v0000021b8c959160_0;
L_0000021b8c9cd9f0 .reduce/nor v0000021b8c959480_0;
L_0000021b8c9cddb0 .reduce/nor v0000021b8c958260_0;
S_0000021b8c642450 .scope module, "u_frame_sampler" "frame_sampler" 5 111, 12 11 0, S_0000021b8c804280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "frame_flat";
    .port_info 4 /OUTPUT 4096 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000021b8c815020 .param/l "BASE_STEP" 1 12 33, +C4<00000000000000000000000000000011>;
P_0000021b8c815058 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000000010000>;
P_0000021b8c815090 .param/l "INPUT_COUNT" 0 12 12, +C4<00000000000000000000001100010000>;
P_0000021b8c8150c8 .param/l "OUTPUT_COUNT" 0 12 13, +C4<00000000000000000000000100000000>;
P_0000021b8c815100 .param/l "STEP_REM" 1 12 34, +C4<00000000000000000000000000010000>;
v0000021b8c8c41a0_0 .var "active", 0 0;
v0000021b8c8c3d40_0 .var "busy", 0 0;
v0000021b8c8c2580_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c8c37a0_0 .var "done", 0 0;
v0000021b8c8c28a0_0 .net "frame_flat", 12543 0, v0000021b8c969e50_0;  1 drivers
v0000021b8c8c3840_0 .var/i "out_idx", 31 0;
v0000021b8c8c2300_0 .var/i "rem_accum", 31 0;
v0000021b8c8c3de0_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c8c2f80_0 .var "sampled_flat", 4095 0;
v0000021b8c8c2a80_0 .var/i "src_index", 31 0;
v0000021b8c8c23a0_0 .net "start", 0 0, v0000021b8c9687d0_0;  1 drivers
v0000021b8c8c24e0_0 .var/i "tmp_rem", 31 0;
v0000021b8c8c2b20_0 .var/i "tmp_src", 31 0;
S_0000021b8c6425e0 .scope module, "u_generator" "generator_pipeline" 5 160, 13 35 0, S_0000021b8c804280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "seed_wr_en";
    .port_info 4 /INPUT 16 "seed_wr_data";
    .port_info 5 /OUTPUT 1 "seed_full";
    .port_info 6 /OUTPUT 7 "seed_level";
    .port_info 7 /INPUT 1 "feature_rd_en";
    .port_info 8 /OUTPUT 16 "feature_rd_data";
    .port_info 9 /OUTPUT 1 "feature_rd_valid";
    .port_info 10 /OUTPUT 1 "feature_empty";
    .port_info 11 /OUTPUT 8 "feature_level";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "done";
P_0000021b8c5fb520 .param/l "FEATURE_COUNT" 1 13 53, +C4<00000000000000000000000010000000>;
P_0000021b8c5fb558 .param/l "FIN" 1 13 61, C4<110>;
P_0000021b8c5fb590 .param/l "IDLE" 1 13 55, C4<000>;
P_0000021b8c5fb5c8 .param/l "L1" 1 13 57, C4<010>;
P_0000021b8c5fb600 .param/l "L2" 1 13 58, C4<011>;
P_0000021b8c5fb638 .param/l "L3" 1 13 59, C4<100>;
P_0000021b8c5fb670 .param/l "LOAD" 1 13 56, C4<001>;
P_0000021b8c5fb6a8 .param/l "OUTPUT" 1 13 60, C4<101>;
P_0000021b8c5fb6e0 .param/l "SEED_COUNT" 1 13 52, +C4<00000000000000000000000001000000>;
L_0000021b8c81d230 .functor BUFZ 1, v0000021b8c95f880_0, C4<0>, C4<0>, C4<0>;
L_0000021b8c81c5f0 .functor BUFZ 7, v0000021b8c9601e0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000021b8c81dd90 .functor BUFZ 16, v0000021b8c8c3a20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021b8c81d9a0 .functor BUFZ 1, v0000021b8c8c33e0_0, C4<0>, C4<0>, C4<0>;
L_0000021b8c81da10 .functor BUFZ 1, v0000021b8c8c3980_0, C4<0>, C4<0>, C4<0>;
L_0000021b8c81cf20 .functor BUFZ 8, v0000021b8c8c2bc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000021b8c95e2a0_0 .var "busy", 0 0;
v0000021b8c960000_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c95e8e0_0 .var "done", 0 0;
v0000021b8c960460_0 .net "feature_empty", 0 0, L_0000021b8c81da10;  alias, 1 drivers
v0000021b8c95e340_0 .net "feature_fifo_empty", 0 0, v0000021b8c8c3980_0;  1 drivers
v0000021b8c95f2e0_0 .net "feature_fifo_full", 0 0, v0000021b8c8c30c0_0;  1 drivers
v0000021b8c960500_0 .net "feature_fifo_level_int", 7 0, v0000021b8c8c2bc0_0;  1 drivers
v0000021b8c9605a0_0 .net "feature_fifo_rd_data", 15 0, v0000021b8c8c3a20_0;  1 drivers
v0000021b8c960640_0 .net "feature_fifo_rd_valid", 0 0, v0000021b8c8c33e0_0;  1 drivers
v0000021b8c960820_0 .var "feature_fifo_wr_data", 15 0;
v0000021b8c9606e0_0 .var "feature_fifo_wr_en", 0 0;
v0000021b8c95e160_0 .net "feature_level", 7 0, L_0000021b8c81cf20;  alias, 1 drivers
v0000021b8c95e200_0 .net "feature_rd_data", 15 0, L_0000021b8c81dd90;  alias, 1 drivers
v0000021b8c95e3e0_0 .net "feature_rd_en", 0 0, v0000021b8c969450_0;  1 drivers
v0000021b8c95e480_0 .net "feature_rd_valid", 0 0, L_0000021b8c81d9a0;  alias, 1 drivers
v0000021b8c95e520_0 .var "feature_store_idx", 7 0;
v0000021b8c95ea20_0 .net "layer1_done", 0 0, v0000021b8c8c6d60_0;  1 drivers
v0000021b8c95e660_0 .net "layer1_out", 4095 0, v0000021b8c8c6220_0;  1 drivers
v0000021b8c95f240_0 .net "layer2_done", 0 0, v0000021b8c95c8c0_0;  1 drivers
v0000021b8c95ed40_0 .net "layer2_out", 4095 0, v0000021b8c95cdc0_0;  1 drivers
v0000021b8c95e700_0 .net "layer3_done", 0 0, v0000021b8c95f920_0;  1 drivers
v0000021b8c95e7a0_0 .net "layer3_out", 2047 0, v0000021b8c95f7e0_0;  1 drivers
v0000021b8c95e980_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c95efc0_0 .var "seed_buffer", 1023 0;
v0000021b8c95ec00_0 .net "seed_fifo_empty", 0 0, v0000021b8c95f6a0_0;  1 drivers
v0000021b8c95eca0_0 .net "seed_fifo_full", 0 0, v0000021b8c95f880_0;  1 drivers
v0000021b8c95ede0_0 .net "seed_fifo_level_int", 6 0, v0000021b8c9601e0_0;  1 drivers
v0000021b8c95ee80_0 .net "seed_fifo_rd_data", 15 0, v0000021b8c95ff60_0;  1 drivers
v0000021b8c95f060_0 .var "seed_fifo_rd_en", 0 0;
v0000021b8c95f380_0 .net "seed_fifo_rd_valid", 0 0, v0000021b8c95eb60_0;  1 drivers
v0000021b8c95f420_0 .net "seed_full", 0 0, L_0000021b8c81d230;  alias, 1 drivers
v0000021b8c960960_0 .net "seed_level", 6 0, L_0000021b8c81c5f0;  alias, 1 drivers
v0000021b8c961180_0 .var "seed_load_idx", 6 0;
v0000021b8c9610e0_0 .net "seed_wr_data", 15 0, v0000021b8c9699f0_0;  1 drivers
v0000021b8c961220_0 .net "seed_wr_en", 0 0, v0000021b8c968910_0;  1 drivers
v0000021b8c961720_0 .net "start", 0 0, v0000021b8c96a490_0;  1 drivers
v0000021b8c961cc0_0 .var "start_l1", 0 0;
v0000021b8c961680_0 .var "start_l2", 0 0;
v0000021b8c9612c0_0 .var "start_l3", 0 0;
v0000021b8c960f00_0 .var "state", 2 0;
S_0000021b8c8c4310 .scope module, "u_feature_fifo" "sync_fifo" 13 126, 11 9 0, S_0000021b8c6425e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "level";
P_0000021b8c6a9410 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000000111>;
P_0000021b8c6a9448 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_0000021b8c6a9480 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000000010000000>;
L_0000021b8c81c7b0 .functor AND 1, v0000021b8c9606e0_0, L_0000021b8c96d6e0, C4<1>, C4<1>;
L_0000021b8c81d070 .functor AND 1, v0000021b8c969450_0, L_0000021b8c96d000, C4<1>, C4<1>;
v0000021b8c8c2620_0 .net *"_ivl_1", 0 0, L_0000021b8c96d6e0;  1 drivers
v0000021b8c8c2940_0 .net *"_ivl_5", 0 0, L_0000021b8c96d000;  1 drivers
v0000021b8c8c38e0_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c8c2760_0 .var "count", 7 0;
v0000021b8c8c2800_0 .var "count_next", 7 0;
v0000021b8c8c3980_0 .var "empty", 0 0;
v0000021b8c8c30c0_0 .var "full", 0 0;
v0000021b8c8c2bc0_0 .var "level", 7 0;
v0000021b8c8c2c60 .array "mem", 127 0, 15 0;
v0000021b8c8c3a20_0 .var "rd_data", 15 0;
v0000021b8c8c2d00_0 .net "rd_do", 0 0, L_0000021b8c81d070;  1 drivers
v0000021b8c8c2da0_0 .net "rd_en", 0 0, v0000021b8c969450_0;  alias, 1 drivers
v0000021b8c8c3ac0_0 .var "rd_ptr", 6 0;
v0000021b8c8c33e0_0 .var "rd_valid", 0 0;
v0000021b8c8c2e40_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c8c3020_0 .net "wr_data", 15 0, v0000021b8c960820_0;  1 drivers
v0000021b8c8c3b60_0 .net "wr_do", 0 0, L_0000021b8c81c7b0;  1 drivers
v0000021b8c8c3200_0 .net "wr_en", 0 0, v0000021b8c9606e0_0;  1 drivers
v0000021b8c8c3340_0 .var "wr_ptr", 6 0;
E_0000021b8c8a1e20 .event anyedge, v0000021b8c8c2760_0, v0000021b8c8c3b60_0, v0000021b8c8c2d00_0;
L_0000021b8c96d6e0 .reduce/nor v0000021b8c8c30c0_0;
L_0000021b8c96d000 .reduce/nor v0000021b8c8c3980_0;
S_0000021b8c8c44a0 .scope module, "u_l1" "layer1_generator" 13 139, 14 5 0, S_0000021b8c6425e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000021b8c8c6900_0 .net *"_ivl_0", 31 0, L_0000021b8c96d0a0;  1 drivers
v0000021b8c8c58c0_0 .net *"_ivl_11", 31 0, L_0000021b8c96fe40;  1 drivers
L_0000021b8c970220 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c6720_0 .net/2u *"_ivl_12", 31 0, L_0000021b8c970220;  1 drivers
v0000021b8c8c67c0_0 .net *"_ivl_14", 31 0, L_0000021b8c96f300;  1 drivers
v0000021b8c8c5f00_0 .net *"_ivl_16", 33 0, L_0000021b8c96f4e0;  1 drivers
L_0000021b8c970268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c5960_0 .net *"_ivl_19", 1 0, L_0000021b8c970268;  1 drivers
L_0000021b8c9702b0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c7080_0 .net/2s *"_ivl_20", 33 0, L_0000021b8c9702b0;  1 drivers
v0000021b8c8c69a0_0 .net/s *"_ivl_22", 33 0, L_0000021b8c96ee00;  1 drivers
v0000021b8c8c5780_0 .net/s *"_ivl_26", 31 0, L_0000021b8c96eea0;  1 drivers
v0000021b8c8c6a40_0 .net *"_ivl_28", 15 0, L_0000021b8c96ed60;  1 drivers
L_0000021b8c970148 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c5b40_0 .net *"_ivl_3", 24 0, L_0000021b8c970148;  1 drivers
v0000021b8c8c6c20_0 .net *"_ivl_30", 31 0, L_0000021b8c96f080;  1 drivers
L_0000021b8c9702f8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c6360_0 .net *"_ivl_33", 22 0, L_0000021b8c9702f8;  1 drivers
L_0000021b8c970340 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c6ae0_0 .net/2u *"_ivl_34", 31 0, L_0000021b8c970340;  1 drivers
v0000021b8c8c6540_0 .net *"_ivl_37", 31 0, L_0000021b8c96efe0;  1 drivers
v0000021b8c8c5820_0 .net *"_ivl_38", 31 0, L_0000021b8c96f800;  1 drivers
L_0000021b8c970190 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c6400_0 .net/2u *"_ivl_4", 31 0, L_0000021b8c970190;  1 drivers
L_0000021b8c970388 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c6b80_0 .net *"_ivl_41", 24 0, L_0000021b8c970388;  1 drivers
v0000021b8c8c56e0_0 .net *"_ivl_42", 31 0, L_0000021b8c96ef40;  1 drivers
v0000021b8c8c5320_0 .net/s *"_ivl_44", 31 0, L_0000021b8c96eb80;  1 drivers
v0000021b8c8c5be0_0 .net *"_ivl_6", 31 0, L_0000021b8c96ea40;  1 drivers
L_0000021b8c9701d8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c6ea0_0 .net/2u *"_ivl_8", 31 0, L_0000021b8c9701d8;  1 drivers
v0000021b8c8c6180_0 .var/s "accumulator", 31 0;
v0000021b8c8c64a0_0 .var/s "bias_shifted", 31 0;
v0000021b8c8c5a00_0 .var "busy", 0 0;
v0000021b8c8c6860_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c8c5aa0_0 .net/s "current_input", 15 0, L_0000021b8c96f1c0;  1 drivers
v0000021b8c8c5c80_0 .net/s "current_product", 31 0, L_0000021b8c96e9a0;  1 drivers
v0000021b8c8c6d60_0 .var "done", 0 0;
v0000021b8c8c55a0_0 .net/s "flat_input_flat", 1023 0, v0000021b8c95efc0_0;  1 drivers
v0000021b8c8c6220_0 .var/s "flat_output_flat", 4095 0;
v0000021b8c8c6cc0_0 .var "input_idx", 6 0;
v0000021b8c8c6e00 .array/s "layer1_gen_bias", 255 0, 15 0;
v0000021b8c8c5d20 .array/s "layer1_gen_weights", 16383 0, 15 0;
v0000021b8c8c62c0_0 .var "neuron_idx", 8 0;
v0000021b8c8c5dc0_0 .net/s "next_acc", 31 0, L_0000021b8c96fd00;  1 drivers
v0000021b8c8c6040_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c8c6f40_0 .net "start", 0 0, v0000021b8c961cc0_0;  1 drivers
L_0000021b8c96d0a0 .concat [ 7 25 0 0], v0000021b8c8c6cc0_0, L_0000021b8c970148;
L_0000021b8c96ea40 .arith/sum 32, L_0000021b8c96d0a0, L_0000021b8c970190;
L_0000021b8c96fe40 .arith/mult 32, L_0000021b8c96ea40, L_0000021b8c9701d8;
L_0000021b8c96f300 .arith/sub 32, L_0000021b8c96fe40, L_0000021b8c970220;
L_0000021b8c96f4e0 .concat [ 32 2 0 0], L_0000021b8c96f300, L_0000021b8c970268;
L_0000021b8c96ee00 .arith/sub 34, L_0000021b8c96f4e0, L_0000021b8c9702b0;
L_0000021b8c96f1c0 .part/v.s v0000021b8c95efc0_0, L_0000021b8c96ee00, 16;
L_0000021b8c96eea0 .extend/s 32, L_0000021b8c96f1c0;
L_0000021b8c96ed60 .array/port v0000021b8c8c5d20, L_0000021b8c96ef40;
L_0000021b8c96f080 .concat [ 9 23 0 0], v0000021b8c8c62c0_0, L_0000021b8c9702f8;
L_0000021b8c96efe0 .arith/mult 32, L_0000021b8c96f080, L_0000021b8c970340;
L_0000021b8c96f800 .concat [ 7 25 0 0], v0000021b8c8c6cc0_0, L_0000021b8c970388;
L_0000021b8c96ef40 .arith/sum 32, L_0000021b8c96efe0, L_0000021b8c96f800;
L_0000021b8c96eb80 .extend/s 32, L_0000021b8c96ed60;
L_0000021b8c96e9a0 .arith/mult 32, L_0000021b8c96eea0, L_0000021b8c96eb80;
L_0000021b8c96fd00 .arith/sum 32, v0000021b8c8c6180_0, L_0000021b8c96e9a0;
S_0000021b8c8c4c70 .scope module, "u_l2" "layer2_generator" 13 148, 15 5 0, S_0000021b8c6425e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000021b8c8c6fe0_0 .net *"_ivl_0", 31 0, L_0000021b8c96f260;  1 drivers
v0000021b8c8c5e60_0 .net *"_ivl_11", 31 0, L_0000021b8c96eae0;  1 drivers
L_0000021b8c9704a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c7120_0 .net/2u *"_ivl_12", 31 0, L_0000021b8c9704a8;  1 drivers
v0000021b8c8c5fa0_0 .net *"_ivl_14", 31 0, L_0000021b8c96f120;  1 drivers
v0000021b8c8c71c0_0 .net *"_ivl_16", 33 0, L_0000021b8c96f3a0;  1 drivers
L_0000021b8c9704f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c65e0_0 .net *"_ivl_19", 1 0, L_0000021b8c9704f0;  1 drivers
L_0000021b8c970538 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c60e0_0 .net/2s *"_ivl_20", 33 0, L_0000021b8c970538;  1 drivers
v0000021b8c8c6680_0 .net/s *"_ivl_22", 33 0, L_0000021b8c96f440;  1 drivers
v0000021b8c8c53c0_0 .net/s *"_ivl_26", 31 0, L_0000021b8c96fb20;  1 drivers
v0000021b8c8c5500_0 .net *"_ivl_28", 15 0, L_0000021b8c96f580;  1 drivers
L_0000021b8c9703d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c8c5460_0 .net *"_ivl_3", 22 0, L_0000021b8c9703d0;  1 drivers
v0000021b8c8c5640_0 .net *"_ivl_30", 31 0, L_0000021b8c96ff80;  1 drivers
L_0000021b8c970580 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95c960_0 .net *"_ivl_33", 22 0, L_0000021b8c970580;  1 drivers
L_0000021b8c9705c8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95dc20_0 .net/2u *"_ivl_34", 31 0, L_0000021b8c9705c8;  1 drivers
v0000021b8c95da40_0 .net *"_ivl_37", 31 0, L_0000021b8c96f620;  1 drivers
v0000021b8c95ca00_0 .net *"_ivl_38", 31 0, L_0000021b8c96f6c0;  1 drivers
L_0000021b8c970418 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c95c780_0 .net/2u *"_ivl_4", 31 0, L_0000021b8c970418;  1 drivers
L_0000021b8c970610 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95c640_0 .net *"_ivl_41", 22 0, L_0000021b8c970610;  1 drivers
v0000021b8c95cf00_0 .net *"_ivl_42", 31 0, L_0000021b8c96ec20;  1 drivers
v0000021b8c95dd60_0 .net/s *"_ivl_44", 31 0, L_0000021b8c96ecc0;  1 drivers
v0000021b8c95d2c0_0 .net *"_ivl_6", 31 0, L_0000021b8c96fee0;  1 drivers
L_0000021b8c970460 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95ce60_0 .net/2u *"_ivl_8", 31 0, L_0000021b8c970460;  1 drivers
v0000021b8c95c0a0_0 .var/s "accumulator", 31 0;
v0000021b8c95d0e0_0 .var/s "bias_shifted", 31 0;
v0000021b8c95d4a0_0 .var "busy", 0 0;
v0000021b8c95c820_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c95d680_0 .net/s "current_input", 15 0, L_0000021b8c96f940;  1 drivers
v0000021b8c95c6e0_0 .net/s "current_product", 31 0, L_0000021b8c96f760;  1 drivers
v0000021b8c95c8c0_0 .var "done", 0 0;
v0000021b8c95caa0_0 .net/s "flat_input_flat", 4095 0, v0000021b8c8c6220_0;  alias, 1 drivers
v0000021b8c95cdc0_0 .var/s "flat_output_flat", 4095 0;
v0000021b8c95cb40_0 .var "input_idx", 8 0;
v0000021b8c95d400 .array/s "layer2_gen_bias", 255 0, 15 0;
v0000021b8c95c140 .array/s "layer2_gen_weights", 65535 0, 15 0;
v0000021b8c95cfa0_0 .var "neuron_idx", 8 0;
v0000021b8c95dae0_0 .net/s "next_acc", 31 0, L_0000021b8c96f8a0;  1 drivers
v0000021b8c95c320_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c95d040_0 .net "start", 0 0, v0000021b8c961680_0;  1 drivers
L_0000021b8c96f260 .concat [ 9 23 0 0], v0000021b8c95cb40_0, L_0000021b8c9703d0;
L_0000021b8c96fee0 .arith/sum 32, L_0000021b8c96f260, L_0000021b8c970418;
L_0000021b8c96eae0 .arith/mult 32, L_0000021b8c96fee0, L_0000021b8c970460;
L_0000021b8c96f120 .arith/sub 32, L_0000021b8c96eae0, L_0000021b8c9704a8;
L_0000021b8c96f3a0 .concat [ 32 2 0 0], L_0000021b8c96f120, L_0000021b8c9704f0;
L_0000021b8c96f440 .arith/sub 34, L_0000021b8c96f3a0, L_0000021b8c970538;
L_0000021b8c96f940 .part/v.s v0000021b8c8c6220_0, L_0000021b8c96f440, 16;
L_0000021b8c96fb20 .extend/s 32, L_0000021b8c96f940;
L_0000021b8c96f580 .array/port v0000021b8c95c140, L_0000021b8c96ec20;
L_0000021b8c96ff80 .concat [ 9 23 0 0], v0000021b8c95cfa0_0, L_0000021b8c970580;
L_0000021b8c96f620 .arith/mult 32, L_0000021b8c96ff80, L_0000021b8c9705c8;
L_0000021b8c96f6c0 .concat [ 9 23 0 0], v0000021b8c95cb40_0, L_0000021b8c970610;
L_0000021b8c96ec20 .arith/sum 32, L_0000021b8c96f620, L_0000021b8c96f6c0;
L_0000021b8c96ecc0 .extend/s 32, L_0000021b8c96f580;
L_0000021b8c96f760 .arith/mult 32, L_0000021b8c96fb20, L_0000021b8c96ecc0;
L_0000021b8c96f8a0 .arith/sum 32, v0000021b8c95c0a0_0, L_0000021b8c96f760;
S_0000021b8c8c4950 .scope module, "u_l3" "layer3_generator" 13 157, 16 5 0, S_0000021b8c6425e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000021b8c95c1e0_0 .net *"_ivl_0", 31 0, L_0000021b8c96fc60;  1 drivers
v0000021b8c95d360_0 .net *"_ivl_11", 31 0, L_0000021b8c96e900;  1 drivers
L_0000021b8c970730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c95d720_0 .net/2u *"_ivl_12", 31 0, L_0000021b8c970730;  1 drivers
v0000021b8c95d180_0 .net *"_ivl_14", 31 0, L_0000021b8c96fbc0;  1 drivers
v0000021b8c95d900_0 .net *"_ivl_16", 33 0, L_0000021b8c96fa80;  1 drivers
L_0000021b8c970778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021b8c95d220_0 .net *"_ivl_19", 1 0, L_0000021b8c970778;  1 drivers
L_0000021b8c9707c0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021b8c95d5e0_0 .net/2s *"_ivl_20", 33 0, L_0000021b8c9707c0;  1 drivers
v0000021b8c95d540_0 .net/s *"_ivl_22", 33 0, L_0000021b8c96fda0;  1 drivers
v0000021b8c95d7c0_0 .net/s *"_ivl_26", 31 0, L_0000021b8c9cdc70;  1 drivers
v0000021b8c95d860_0 .net *"_ivl_28", 15 0, L_0000021b8c9ce170;  1 drivers
L_0000021b8c970658 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95d9a0_0 .net *"_ivl_3", 22 0, L_0000021b8c970658;  1 drivers
v0000021b8c95c3c0_0 .net *"_ivl_30", 31 0, L_0000021b8c9ced50;  1 drivers
L_0000021b8c970808 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95c460_0 .net *"_ivl_33", 23 0, L_0000021b8c970808;  1 drivers
L_0000021b8c970850 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95cbe0_0 .net/2u *"_ivl_34", 31 0, L_0000021b8c970850;  1 drivers
v0000021b8c95c280_0 .net *"_ivl_37", 31 0, L_0000021b8c9ceb70;  1 drivers
v0000021b8c95dcc0_0 .net *"_ivl_38", 31 0, L_0000021b8c9ce210;  1 drivers
L_0000021b8c9706a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021b8c95cc80_0 .net/2u *"_ivl_4", 31 0, L_0000021b8c9706a0;  1 drivers
L_0000021b8c970898 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95de00_0 .net *"_ivl_41", 22 0, L_0000021b8c970898;  1 drivers
v0000021b8c95c500_0 .net *"_ivl_42", 31 0, L_0000021b8c9cead0;  1 drivers
v0000021b8c95dea0_0 .net/s *"_ivl_44", 31 0, L_0000021b8c9ce2b0;  1 drivers
v0000021b8c95db80_0 .net *"_ivl_6", 31 0, L_0000021b8c96f9e0;  1 drivers
L_0000021b8c9706e8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000021b8c95c5a0_0 .net/2u *"_ivl_8", 31 0, L_0000021b8c9706e8;  1 drivers
v0000021b8c95df40_0 .var/s "accumulator", 31 0;
v0000021b8c95cd20_0 .var/s "bias_shifted", 31 0;
v0000021b8c95f9c0_0 .var "busy", 0 0;
v0000021b8c95eac0_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c95f100_0 .net/s "current_input", 15 0, L_0000021b8c9cecb0;  1 drivers
v0000021b8c95e840_0 .net/s "current_product", 31 0, L_0000021b8c9cd8b0;  1 drivers
v0000021b8c95f920_0 .var "done", 0 0;
v0000021b8c95fec0_0 .net/s "flat_input_flat", 4095 0, v0000021b8c95cdc0_0;  alias, 1 drivers
v0000021b8c95f7e0_0 .var/s "flat_output_flat", 2047 0;
v0000021b8c95f4c0_0 .var "input_idx", 8 0;
v0000021b8c95f1a0 .array/s "layer3_gen_bias", 127 0, 15 0;
v0000021b8c95f560 .array/s "layer3_gen_weights", 32767 0, 15 0;
v0000021b8c95fb00_0 .var "neuron_idx", 7 0;
v0000021b8c95fa60_0 .net/s "next_acc", 31 0, L_0000021b8c9cd950;  1 drivers
v0000021b8c95ef20_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c9603c0_0 .net "start", 0 0, v0000021b8c9612c0_0;  1 drivers
L_0000021b8c96fc60 .concat [ 9 23 0 0], v0000021b8c95f4c0_0, L_0000021b8c970658;
L_0000021b8c96f9e0 .arith/sum 32, L_0000021b8c96fc60, L_0000021b8c9706a0;
L_0000021b8c96e900 .arith/mult 32, L_0000021b8c96f9e0, L_0000021b8c9706e8;
L_0000021b8c96fbc0 .arith/sub 32, L_0000021b8c96e900, L_0000021b8c970730;
L_0000021b8c96fa80 .concat [ 32 2 0 0], L_0000021b8c96fbc0, L_0000021b8c970778;
L_0000021b8c96fda0 .arith/sub 34, L_0000021b8c96fa80, L_0000021b8c9707c0;
L_0000021b8c9cecb0 .part/v.s v0000021b8c95cdc0_0, L_0000021b8c96fda0, 16;
L_0000021b8c9cdc70 .extend/s 32, L_0000021b8c9cecb0;
L_0000021b8c9ce170 .array/port v0000021b8c95f560, L_0000021b8c9cead0;
L_0000021b8c9ced50 .concat [ 8 24 0 0], v0000021b8c95fb00_0, L_0000021b8c970808;
L_0000021b8c9ceb70 .arith/mult 32, L_0000021b8c9ced50, L_0000021b8c970850;
L_0000021b8c9ce210 .concat [ 9 23 0 0], v0000021b8c95f4c0_0, L_0000021b8c970898;
L_0000021b8c9cead0 .arith/sum 32, L_0000021b8c9ceb70, L_0000021b8c9ce210;
L_0000021b8c9ce2b0 .extend/s 32, L_0000021b8c9ce170;
L_0000021b8c9cd8b0 .arith/mult 32, L_0000021b8c9cdc70, L_0000021b8c9ce2b0;
L_0000021b8c9cd950 .arith/sum 32, v0000021b8c95df40_0, L_0000021b8c9cd8b0;
S_0000021b8c8c4630 .scope module, "u_seed_fifo" "sync_fifo" 13 109, 11 9 0, S_0000021b8c6425e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_0000021b8c6a9d00 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000000110>;
P_0000021b8c6a9d38 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_0000021b8c6a9d70 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000000001000000>;
L_0000021b8c81cf90 .functor AND 1, v0000021b8c968910_0, L_0000021b8c96da00, C4<1>, C4<1>;
L_0000021b8c81d690 .functor AND 1, v0000021b8c95f060_0, L_0000021b8c96cf60, C4<1>, C4<1>;
v0000021b8c95fc40_0 .net *"_ivl_1", 0 0, L_0000021b8c96da00;  1 drivers
v0000021b8c95fce0_0 .net *"_ivl_5", 0 0, L_0000021b8c96cf60;  1 drivers
v0000021b8c960140_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c95f740_0 .var "count", 6 0;
v0000021b8c9600a0_0 .var "count_next", 6 0;
v0000021b8c95f6a0_0 .var "empty", 0 0;
v0000021b8c95f880_0 .var "full", 0 0;
v0000021b8c9601e0_0 .var "level", 6 0;
v0000021b8c95f600 .array "mem", 63 0, 15 0;
v0000021b8c95ff60_0 .var "rd_data", 15 0;
v0000021b8c95fba0_0 .net "rd_do", 0 0, L_0000021b8c81d690;  1 drivers
v0000021b8c95fd80_0 .net "rd_en", 0 0, v0000021b8c95f060_0;  1 drivers
v0000021b8c960280_0 .var "rd_ptr", 5 0;
v0000021b8c95eb60_0 .var "rd_valid", 0 0;
v0000021b8c960780_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c960320_0 .net "wr_data", 15 0, v0000021b8c9699f0_0;  alias, 1 drivers
v0000021b8c95e5c0_0 .net "wr_do", 0 0, L_0000021b8c81cf90;  1 drivers
v0000021b8c95e0c0_0 .net "wr_en", 0 0, v0000021b8c968910_0;  alias, 1 drivers
v0000021b8c95fe20_0 .var "wr_ptr", 5 0;
E_0000021b8c8a1aa0 .event anyedge, v0000021b8c95f740_0, v0000021b8c95e5c0_0, v0000021b8c95fba0_0;
L_0000021b8c96da00 .reduce/nor v0000021b8c95f880_0;
L_0000021b8c96cf60 .reduce/nor v0000021b8c95f6a0_0;
S_0000021b8c8c4f90 .scope module, "u_loader" "pixel_serial_loader" 5 90, 17 23 0, S_0000021b8c804280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 12544 "frame_flat";
P_0000021b8c652db0 .param/l "COLLECT" 1 17 107, C4<00>;
P_0000021b8c652de8 .param/l "DATA_WIDTH" 0 17 25, +C4<00000000000000000000000000010000>;
P_0000021b8c652e20 .param/l "FIFO_ADDR_W" 0 17 28, +C4<00000000000000000000000000001010>;
P_0000021b8c652e58 .param/l "FIFO_DEPTH" 0 17 27, +C4<00000000000000000000010000000000>;
P_0000021b8c652e90 .param/l "FRAME_SLOT_W" 0 17 29, +C4<00000000000000000000000000000100>;
P_0000021b8c652ec8 .param/l "LOAD_CAP" 1 17 109, C4<10>;
P_0000021b8c652f00 .param/l "LOAD_REQ" 1 17 108, C4<01>;
P_0000021b8c652f38 .param/l "PIXEL_COUNT" 0 17 24, +C4<00000000000000000000001100010000>;
P_0000021b8c652f70 .param/l "PIXEL_SCALE" 0 17 26, +C4<00000000000000000000000000001000>;
P_0000021b8c652fa8 .param/l "READY" 1 17 110, C4<11>;
L_0000021b8c81cb30 .functor AND 1, v0000021b8c96b6b0_0, L_0000021b8c96c420, C4<1>, C4<1>;
L_0000021b8c9700b8 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c961540_0 .net/2u *"_ivl_4", 15 0, L_0000021b8c9700b8;  1 drivers
L_0000021b8c970100 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c9614a0_0 .net/2u *"_ivl_6", 15 0, L_0000021b8c970100;  1 drivers
v0000021b8c960aa0_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c960e60_0 .net "fifo_din", 15 0, L_0000021b8c96d960;  1 drivers
v0000021b8c960b40_0 .net "fifo_empty", 0 0, v0000021b8c960d20_0;  1 drivers
v0000021b8c960fa0_0 .net "fifo_full", 0 0, v0000021b8c9619a0_0;  1 drivers
v0000021b8c9615e0_0 .net "fifo_level", 10 0, v0000021b8c961860_0;  1 drivers
v0000021b8c960be0_0 .net "fifo_rd_data", 15 0, v0000021b8c961ae0_0;  1 drivers
v0000021b8c961040_0 .net "fifo_rd_en", 0 0, v0000021b8c963750_0;  1 drivers
v0000021b8c963750_0 .var "fifo_rd_en_r", 0 0;
v0000021b8c9645b0_0 .net "fifo_rd_valid", 0 0, v0000021b8c961f40_0;  1 drivers
v0000021b8c962ad0_0 .net "frame_consume", 0 0, v0000021b8c969770_0;  1 drivers
v0000021b8c963250_0 .var "frame_dequeue_flag", 0 0;
v0000021b8c9628f0_0 .var "frame_flat", 12543 0;
v0000021b8c964150_0 .var "frame_slots", 4 0;
v0000021b8c962490_0 .var "frame_valid", 0 0;
v0000021b8c9632f0_0 .var "load_idx", 15 0;
v0000021b8c964790_0 .net "pixel_accept", 0 0, L_0000021b8c81cb30;  1 drivers
v0000021b8c962710_0 .net "pixel_bit", 0 0, v0000021b8c96b110_0;  alias, 1 drivers
v0000021b8c963f70_0 .net "pixel_bit_ready", 0 0, L_0000021b8c96c420;  alias, 1 drivers
v0000021b8c963890_0 .net "pixel_bit_valid", 0 0, v0000021b8c96b6b0_0;  alias, 1 drivers
v0000021b8c963390_0 .var "pixel_count", 15 0;
v0000021b8c9640b0_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c9631b0_0 .var "state", 1 0;
L_0000021b8c96c420 .reduce/nor v0000021b8c9619a0_0;
L_0000021b8c96d960 .functor MUXZ 16, L_0000021b8c970100, L_0000021b8c9700b8, v0000021b8c96b110_0, C4<>;
S_0000021b8c8c5120 .scope module, "u_pixel_fifo" "sync_fifo" 17 62, 11 9 0, S_0000021b8c8c4f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_0000021b8c6a9830 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000001010>;
P_0000021b8c6a9868 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_0000021b8c6a98a0 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000010000000000>;
L_0000021b8c81dd20 .functor AND 1, L_0000021b8c81cb30, L_0000021b8c96cba0, C4<1>, C4<1>;
L_0000021b8c81cdd0 .functor AND 1, v0000021b8c963750_0, L_0000021b8c96ce20, C4<1>, C4<1>;
v0000021b8c9617c0_0 .net *"_ivl_1", 0 0, L_0000021b8c96cba0;  1 drivers
v0000021b8c961360_0 .net *"_ivl_5", 0 0, L_0000021b8c96ce20;  1 drivers
v0000021b8c961400_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c961b80_0 .var "count", 10 0;
v0000021b8c961900_0 .var "count_next", 10 0;
v0000021b8c960d20_0 .var "empty", 0 0;
v0000021b8c9619a0_0 .var "full", 0 0;
v0000021b8c961860_0 .var "level", 10 0;
v0000021b8c961e00 .array "mem", 1023 0, 15 0;
v0000021b8c961ae0_0 .var "rd_data", 15 0;
v0000021b8c961a40_0 .net "rd_do", 0 0, L_0000021b8c81cdd0;  1 drivers
v0000021b8c960dc0_0 .net "rd_en", 0 0, v0000021b8c963750_0;  alias, 1 drivers
v0000021b8c961c20_0 .var "rd_ptr", 9 0;
v0000021b8c961f40_0 .var "rd_valid", 0 0;
v0000021b8c961d60_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c960c80_0 .net "wr_data", 15 0, L_0000021b8c96d960;  alias, 1 drivers
v0000021b8c961ea0_0 .net "wr_do", 0 0, L_0000021b8c81dd20;  1 drivers
v0000021b8c9608c0_0 .net "wr_en", 0 0, L_0000021b8c81cb30;  alias, 1 drivers
v0000021b8c960a00_0 .var "wr_ptr", 9 0;
E_0000021b8c8a1c60 .event anyedge, v0000021b8c961b80_0, v0000021b8c961ea0_0, v0000021b8c961a40_0;
L_0000021b8c96cba0 .reduce/nor v0000021b8c9619a0_0;
L_0000021b8c96ce20 .reduce/nor v0000021b8c960d20_0;
S_0000021b8c8c47c0 .scope module, "u_seed_bank" "seed_lfsr_bank" 5 139, 18 10 0, S_0000021b8c804280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1024 "seed_flat";
    .port_info 4 /OUTPUT 1 "done";
P_0000021b8c6a98e0 .param/l "DATA_WIDTH" 0 18 12, +C4<00000000000000000000000000010000>;
P_0000021b8c6a9918 .param/l "INDEX_WIDTH" 1 18 31, +C4<00000000000000000000000000000110>;
P_0000021b8c6a9950 .param/l "SEED_COUNT" 0 18 11, +C4<00000000000000000000000001000000>;
L_0000021b8c81d1c0 .functor XOR 1, L_0000021b8c96c4c0, L_0000021b8c96c560, C4<0>, C4<0>;
L_0000021b8c81e110 .functor XOR 1, L_0000021b8c81d1c0, L_0000021b8c96cec0, C4<0>, C4<0>;
L_0000021b8c81ce40 .functor XOR 1, L_0000021b8c81e110, L_0000021b8c96d640, C4<0>, C4<0>;
v0000021b8c963570_0 .net *"_ivl_1", 0 0, L_0000021b8c96c4c0;  1 drivers
v0000021b8c963a70_0 .net *"_ivl_11", 0 0, L_0000021b8c96d640;  1 drivers
v0000021b8c9634d0_0 .net *"_ivl_3", 0 0, L_0000021b8c96c560;  1 drivers
v0000021b8c964290_0 .net *"_ivl_4", 0 0, L_0000021b8c81d1c0;  1 drivers
v0000021b8c963cf0_0 .net *"_ivl_7", 0 0, L_0000021b8c96cec0;  1 drivers
v0000021b8c964510_0 .net *"_ivl_8", 0 0, L_0000021b8c81e110;  1 drivers
v0000021b8c962170_0 .var "busy", 0 0;
v0000021b8c963610_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c962a30_0 .var "done", 0 0;
v0000021b8c963bb0_0 .net "feedback", 0 0, L_0000021b8c81ce40;  1 drivers
v0000021b8c9622b0_0 .var "lfsr", 15 0;
v0000021b8c962d50_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c962df0_0 .var "sample_idx", 6 0;
v0000021b8c964470_0 .var "seed_flat", 1023 0;
v0000021b8c962b70_0 .net "start", 0 0, v0000021b8c969090_0;  1 drivers
L_0000021b8c96c4c0 .part v0000021b8c9622b0_0, 15, 1;
L_0000021b8c96c560 .part v0000021b8c9622b0_0, 13, 1;
L_0000021b8c96cec0 .part v0000021b8c9622b0_0, 12, 1;
L_0000021b8c96d640 .part v0000021b8c9622b0_0, 10, 1;
S_0000021b8c8c4ae0 .scope function.vec4.u32, "calc_width" "calc_width" 18 21, 18 21 0, S_0000021b8c8c47c0;
 .timescale -9 -12;
; Variable calc_width is vec4 return value of scope S_0000021b8c8c4ae0
v0000021b8c9646f0_0 .var/i "i", 31 0;
v0000021b8c962530_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.u_gan_serial.u_seed_bank.calc_width ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v0000021b8c962530_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021b8c9646f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021b8c9646f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.1, 5;
    %retload/vec4 0; Load calc_width (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v0000021b8c9646f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021b8c9646f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0000021b8c8c4e00 .scope module, "u_vector_expander" "vector_expander" 5 231, 19 11 0, S_0000021b8c804280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 4096 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000021b8c815140 .param/l "DATA_WIDTH" 0 19 14, +C4<00000000000000000000000000010000>;
P_0000021b8c815178 .param/l "INPUT_COUNT" 0 19 12, +C4<00000000000000000000000010000000>;
P_0000021b8c8151b0 .param/l "IN_IDX_WIDTH" 1 19 43, +C4<00000000000000000000000000000111>;
P_0000021b8c8151e8 .param/l "OUTPUT_COUNT" 0 19 13, +C4<00000000000000000000000100000000>;
P_0000021b8c815220 .param/l "OUT_IDX_WIDTH" 1 19 42, +C4<00000000000000000000000000001000>;
v0000021b8c9636b0_0 .var "busy", 0 0;
v0000021b8c962990_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c9625d0_0 .var "done", 0 0;
v0000021b8c962210_0 .var "input_buffer", 2047 0;
v0000021b8c962350_0 .var/i "lut_idx", 31 0;
v0000021b8c9637f0_0 .var "out_idx", 7 0;
v0000021b8c9623f0_0 .var "processing", 0 0;
v0000021b8c964650_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c963930 .array "src_index_lut", 255 0, 6 0;
v0000021b8c9639d0_0 .net "start", 0 0, v0000021b8c969d10_0;  1 drivers
v0000021b8c963b10_0 .net "vector_in", 2047 0, v0000021b8c963070_0;  alias, 1 drivers
v0000021b8c9643d0_0 .var "vector_out", 4095 0;
S_0000021b8c966bc0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 19 32, 19 32 0, S_0000021b8c8c4e00;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000021b8c966bc0
v0000021b8c964330_0 .var/i "i", 31 0;
v0000021b8c962c10_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.u_gan_serial.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021b8c962c10_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021b8c964330_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000021b8c964330_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.3, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021b8c964330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021b8c964330_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_0000021b8c966a30 .scope module, "u_vector_sigmoid" "vector_sigmoid" 5 192, 20 21 0, S_0000021b8c804280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "data_in";
    .port_info 4 /OUTPUT 2048 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000021b8c7f0040 .param/l "DATA_WIDTH" 0 20 23, +C4<00000000000000000000000000010000>;
P_0000021b8c7f0078 .param/l "ELEMENT_COUNT" 0 20 22, +C4<00000000000000000000000010000000>;
P_0000021b8c7f00b0 .param/l "INDEX_WIDTH" 1 20 52, +C4<00000000000000000000000000000111>;
P_0000021b8c7f00e8 .param/l "Q_FRAC" 0 20 24, +C4<00000000000000000000000000001000>;
v0000021b8c962cb0_0 .var "busy", 0 0;
v0000021b8c962e90_0 .var "capture_idx", 7 0;
v0000021b8c962f30_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c962fd0_0 .net "data_in", 2047 0, v0000021b8c96a7b0_0;  1 drivers
v0000021b8c963070_0 .var "data_out", 2047 0;
v0000021b8c963110_0 .var "done", 0 0;
v0000021b8c9654b0_0 .var "feed_idx", 7 0;
v0000021b8c965870_0 .var "feed_pending", 0 0;
v0000021b8c965050_0 .var "processing", 0 0;
v0000021b8c9652d0_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c964d30_0 .var/s "sigmoid_in", 15 0;
v0000021b8c965c30_0 .net/s "sigmoid_out", 15 0, v0000021b8c964010_0;  1 drivers
v0000021b8c965910_0 .var "stage_valid", 0 0;
v0000021b8c964f10_0 .net "start", 0 0, v0000021b8c968690_0;  1 drivers
S_0000021b8c967070 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 20 42, 20 42 0, S_0000021b8c966a30;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000021b8c967070
v0000021b8c963d90_0 .var/i "i", 31 0;
v0000021b8c964830_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.u_gan_serial.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021b8c964830_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021b8c963d90_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000021b8c963d90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.5, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021b8c963d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021b8c963d90_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
S_0000021b8c967e80 .scope module, "shared_sigmoid" "sigmoid_approx" 20 66, 21 13 0, S_0000021b8c966a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_0000021b8c816100 .param/l "DATA_WIDTH" 0 21 14, +C4<00000000000000000000000000010000>;
P_0000021b8c816138 .param/l "HALF_Q" 1 21 23, +C4<0000000010000000>;
P_0000021b8c816170 .param/l "ONE_Q" 1 21 22, +C4<0000000100000000>;
P_0000021b8c8161a8 .param/l "Q_FRAC" 0 21 15, +C4<00000000000000000000000000001000>;
P_0000021b8c8161e0 .param/l "SAT_LIMIT" 0 21 16, +C4<00000000000000000000010000000000>;
v0000021b8c963e30_0 .net/s *"_ivl_0", 17 0, L_0000021b8c9cd4f0;  1 drivers
v0000021b8c9620d0_0 .net *"_ivl_4", 15 0, L_0000021b8c9cf070;  1 drivers
L_0000021b8c9708e0 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000021b8c9641f0_0 .net/2s *"_ivl_6", 17 0, L_0000021b8c9708e0;  1 drivers
v0000021b8c962670_0 .net/s "approx", 17 0, L_0000021b8c9cedf0;  1 drivers
v0000021b8c963ed0_0 .net/s "data_in", 15 0, v0000021b8c964d30_0;  1 drivers
v0000021b8c964010_0 .var/s "data_out", 15 0;
v0000021b8c9627b0_0 .net/s "scaled", 17 0, L_0000021b8c9ce850;  1 drivers
E_0000021b8c8a2460 .event anyedge, v0000021b8c963ed0_0, v0000021b8c962670_0;
L_0000021b8c9cd4f0 .extend/s 18, v0000021b8c964d30_0;
L_0000021b8c9cf070 .part L_0000021b8c9cd4f0, 2, 16;
L_0000021b8c9ce850 .extend/s 18, L_0000021b8c9cf070;
L_0000021b8c9cedf0 .arith/sum 18, L_0000021b8c9708e0, L_0000021b8c9ce850;
S_0000021b8c9679d0 .scope module, "u_vector_upsampler" "vector_upsampler" 5 245, 22 13 0, S_0000021b8c804280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 12544 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000021b8c8154a0 .param/l "DATA_WIDTH" 0 22 16, +C4<00000000000000000000000000010000>;
P_0000021b8c8154d8 .param/l "INPUT_COUNT" 0 22 14, +C4<00000000000000000000000010000000>;
P_0000021b8c815510 .param/l "IN_IDX_WIDTH" 1 22 45, +C4<00000000000000000000000000000111>;
P_0000021b8c815548 .param/l "OUTPUT_COUNT" 0 22 15, +C4<00000000000000000000001100010000>;
P_0000021b8c815580 .param/l "OUT_IDX_WIDTH" 1 22 44, +C4<00000000000000000000000000001010>;
v0000021b8c965d70_0 .var "busy", 0 0;
v0000021b8c964970_0 .net "clk", 0 0, v0000021b8c96cce0_0;  alias, 1 drivers
v0000021b8c9650f0_0 .var "done", 0 0;
v0000021b8c964a10_0 .var "input_buffer", 2047 0;
v0000021b8c9648d0_0 .var/i "lut_idx", 31 0;
v0000021b8c965e10_0 .var "out_idx", 9 0;
v0000021b8c965190_0 .var "processing", 0 0;
v0000021b8c964b50_0 .net "rst", 0 0, v0000021b8c96c240_0;  alias, 1 drivers
v0000021b8c964fb0 .array "src_index_lut", 783 0, 6 0;
v0000021b8c964bf0_0 .net "start", 0 0, v0000021b8c96b930_0;  1 drivers
v0000021b8c964dd0_0 .net "vector_in", 2047 0, v0000021b8c963070_0;  alias, 1 drivers
v0000021b8c964ab0_0 .var "vector_out", 12543 0;
S_0000021b8c967cf0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 22 34, 22 34 0, S_0000021b8c9679d0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000021b8c967cf0
v0000021b8c965370_0 .var/i "i", 31 0;
v0000021b8c965f50_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.u_gan_serial.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021b8c965f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021b8c965370_0, 0, 32;
T_4.6 ;
    %load/vec4 v0000021b8c965370_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.7, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000021b8c965370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021b8c965370_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %end;
S_0000021b8c9660d0 .scope task, "capture_generated_pixels" "capture_generated_pixels" 3 287, 3 287 0, S_0000021b8c9026b0;
 .timescale -9 -12;
v0000021b8c96d1e0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.capture_generated_pixels ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96d1e0_0, 0, 32;
T_5.8 ;
    %load/vec4 v0000021b8c96d1e0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_5.9, 5;
    %load/vec4 v0000021b8c96e7c0_0;
    %load/vec4 v0000021b8c96d1e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0000021b8c96d1e0_0;
    %store/vec4a v0000021b8c96d3c0, 4, 0;
    %load/vec4 v0000021b8c96d1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96d1e0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %vpi_call/w 3 293 "$display", "[TB] Captured generated frame into local buffer" {0 0 0};
    %end;
S_0000021b8c9676b0 .scope task, "compute_similarity" "compute_similarity" 3 314, 3 314 0, S_0000021b8c9026b0;
 .timescale -9 -12;
v0000021b8c96daa0_0 .var/i "abs_sum", 31 0;
v0000021b8c96e400_0 .var/i "diff", 31 0;
v0000021b8c96e220_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.compute_similarity ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96daa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96c740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96e220_0, 0, 32;
T_6.10 ;
    %load/vec4 v0000021b8c96e220_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_6.11, 5;
    %alloc S_0000021b8c967200;
    %load/vec4 v0000021b8c96e220_0;
    %store/vec4 v0000021b8c96c7e0_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.sample_word, S_0000021b8c967200;
    %free S_0000021b8c967200;
    %pad/u 32;
    %ix/getv/s 4, v0000021b8c96e220_0;
    %load/vec4a v0000021b8c96d3c0, 4;
    %pad/u 32;
    %sub;
    %store/vec4 v0000021b8c96e400_0, 0, 32;
    %load/vec4 v0000021b8c96e400_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v0000021b8c96e400_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000021b8c96e400_0, 0, 32;
T_6.12 ;
    %load/vec4 v0000021b8c96daa0_0;
    %load/vec4 v0000021b8c96e400_0;
    %add;
    %store/vec4 v0000021b8c96daa0_0, 0, 32;
    %load/vec4 v0000021b8c96c740_0;
    %load/vec4 v0000021b8c96e400_0;
    %cmp/s;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v0000021b8c96e400_0;
    %store/vec4 v0000021b8c96c740_0, 0, 32;
T_6.14 ;
    %load/vec4 v0000021b8c96e220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96e220_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %load/vec4 v0000021b8c96daa0_0;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %store/vec4 v0000021b8c96dfa0_0, 0, 32;
    %vpi_call/w 3 330 "$display", "[TB] avg|diff|=%0d max|diff|=%0d (Q8.8 domain)", v0000021b8c96dfa0_0, v0000021b8c96c740_0 {0 0 0};
    %end;
S_0000021b8c966d50 .scope task, "dump_generated_mem" "dump_generated_mem" 3 297, 3 297 0, S_0000021b8c9026b0;
 .timescale -9 -12;
v0000021b8c96d320_0 .var/i "fh", 31 0;
v0000021b8c96c920_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.dump_generated_mem ;
    %vpi_func 3 301 "$fopen" 32, P_0000021b8c9057f8, "w" {0 0 0};
    %store/vec4 v0000021b8c96d320_0, 0, 32;
    %load/vec4 v0000021b8c96d320_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %vpi_call/w 3 303 "$error", "[TB] Unable to open %s for write", P_0000021b8c9057f8 {0 0 0};
    %vpi_call/w 3 304 "$fatal", 32'sb00000000000000000000000000000001, "Failed to create generated frame mem file" {0 0 0};
T_7.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96c920_0, 0, 32;
T_7.18 ;
    %load/vec4 v0000021b8c96c920_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_7.19, 5;
    %ix/getv/s 4, v0000021b8c96c920_0;
    %load/vec4a v0000021b8c96d3c0, 4;
    %pushi/vec4 65535, 0, 16;
    %and;
    %vpi_call/w 3 307 "$fdisplay", v0000021b8c96d320_0, "%04x", S<0,vec4,u16> {1 0 0};
    %load/vec4 v0000021b8c96c920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96c920_0, 0, 32;
    %jmp T_7.18;
T_7.19 ;
    %vpi_call/w 3 309 "$fclose", v0000021b8c96d320_0 {0 0 0};
    %vpi_call/w 3 310 "$display", "[TB] Dumped generated frame to %s", P_0000021b8c9057f8 {0 0 0};
    %end;
S_0000021b8c966260 .scope autofunction.vec4.s16, "expected_word" "expected_word" 3 153, 3 153 0, S_0000021b8c9026b0;
 .timescale -9 -12;
; Variable expected_word is vec4 return value of scope S_0000021b8c966260
v0000021b8c96d820_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.expected_word ;
    %load/vec4 v0000021b8c96dd20_0;
    %load/vec4 v0000021b8c96d820_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to expected_word (store_vec4_to_lval)
    %end;
S_0000021b8c9663f0 .scope task, "maybe_write_expected_snapshot" "maybe_write_expected_snapshot" 3 334, 3 334 0, S_0000021b8c9026b0;
 .timescale -9 -12;
v0000021b8c96e860_0 .var/i "fh", 31 0;
v0000021b8c96d780_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.maybe_write_expected_snapshot ;
    %load/vec4 v0000021b8c96e4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %vpi_func 3 339 "$fopen" 32, P_0000021b8c905718, "w" {0 0 0};
    %store/vec4 v0000021b8c96e860_0, 0, 32;
    %load/vec4 v0000021b8c96e860_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_call/w 3 341 "$error", "[TB] Unable to create %s for expected snapshot", P_0000021b8c905718 {0 0 0};
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96d780_0, 0, 32;
T_9.24 ;
    %load/vec4 v0000021b8c96d780_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_9.25, 5;
    %ix/getv/s 4, v0000021b8c96d780_0;
    %load/vec4a v0000021b8c96d3c0, 4;
    %pushi/vec4 65535, 0, 16;
    %and;
    %vpi_call/w 3 344 "$fdisplay", v0000021b8c96e860_0, "%04x", S<0,vec4,u16> {1 0 0};
    %load/vec4 v0000021b8c96d780_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96d780_0, 0, 32;
    %jmp T_9.24;
T_9.25 ;
    %vpi_call/w 3 346 "$fclose", v0000021b8c96e860_0 {0 0 0};
    %vpi_call/w 3 347 "$display", "[TB] Seeded new expected snapshot at %s (effective next run)", P_0000021b8c905718 {0 0 0};
T_9.23 ;
T_9.20 ;
    %end;
S_0000021b8c967200 .scope autofunction.vec4.s16, "sample_word" "sample_word" 3 147, 3 147 0, S_0000021b8c9026b0;
 .timescale -9 -12;
v0000021b8c96c7e0_0 .var/i "idx", 31 0;
; Variable sample_word is vec4 return value of scope S_0000021b8c967200
TD_digit_identifier_tb.sample_word ;
    %load/vec4 v0000021b8c96d5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.26, 8;
    %load/vec4 v0000021b8c96c9c0_0;
    %load/vec4 v0000021b8c96c7e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_10.27, 8;
T_10.26 ; End of true expr.
    %load/vec4 v0000021b8c96d460_0;
    %load/vec4 v0000021b8c96c7e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_10.27, 8;
 ; End of false expr.
    %blend;
T_10.27;
    %ret/vec4 0, 0, 16;  Assign to sample_word (store_vec4_to_lval)
    %end;
S_0000021b8c967520 .scope module, "u_comb_done" "combinational_done_block" 3 140, 23 12 0, S_0000021b8c9026b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12544 "sample_flat";
    .port_info 1 /OUTPUT 12544 "expected_flat";
    .port_info 2 /OUTPUT 1 "has_expected";
    .port_info 3 /OUTPUT 1 "data_valid";
P_0000021b8c6a8d30 .param/str "EXPECTED_MEM_PATH" 0 23 15, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_0000021b8c6a8d68 .param/l "PIXEL_COUNT" 0 23 13, +C4<00000000000000000000001100010000>;
P_0000021b8c6a8da0 .param/str "SAMPLE_MEM_PATH" 0 23 14, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v0000021b8c96c2e0_0 .var "data_valid", 0 0;
v0000021b8c96c600_0 .var/i "expected_fh", 31 0;
v0000021b8c96c1a0_0 .var "expected_flat", 12543 0;
v0000021b8c96d8c0 .array "expected_mem", 783 0, 15 0;
v0000021b8c96d500_0 .var "has_expected", 0 0;
v0000021b8c96e2c0_0 .var/i "idx", 31 0;
v0000021b8c96e540_0 .var "sample_flat", 12543 0;
v0000021b8c96e0e0 .array "sample_mem", 783 0, 15 0;
S_0000021b8c966ee0 .scope task, "validate_against_expected" "validate_against_expected" 3 353, 3 353 0, S_0000021b8c9026b0;
 .timescale -9 -12;
v0000021b8c96db40_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.validate_against_expected ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96cd80_0, 0, 32;
    %load/vec4 v0000021b8c96e4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %vpi_call/w 3 358 "$display", "[TB] No expected snapshot present; skipping combinational validation block." {0 0 0};
    %jmp T_11.29;
T_11.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96db40_0, 0, 32;
T_11.30 ;
    %load/vec4 v0000021b8c96db40_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_11.31, 5;
    %ix/getv/s 4, v0000021b8c96db40_0;
    %load/vec4a v0000021b8c96d3c0, 4;
    %alloc S_0000021b8c966260;
    %load/vec4 v0000021b8c96db40_0;
    %store/vec4 v0000021b8c96d820_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.expected_word, S_0000021b8c966260;
    %free S_0000021b8c966260;
    %cmp/ne;
    %jmp/0xz  T_11.32, 6;
    %load/vec4 v0000021b8c96cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96cd80_0, 0, 32;
    %load/vec4 v0000021b8c96cd80_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_11.34, 5;
    %alloc S_0000021b8c966260;
    %load/vec4 v0000021b8c96db40_0;
    %store/vec4 v0000021b8c96d820_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.expected_word, S_0000021b8c966260;
    %free S_0000021b8c966260;
    %vpi_call/w 3 364 "$display", "[TB] expected mismatch idx %0d exp %04x got %04x", v0000021b8c96db40_0, S<0,vec4,u16>, &A<v0000021b8c96d3c0, v0000021b8c96db40_0 > {1 0 0};
T_11.34 ;
T_11.32 ;
    %load/vec4 v0000021b8c96db40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96db40_0, 0, 32;
    %jmp T_11.30;
T_11.31 ;
    %load/vec4 v0000021b8c96cd80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.36, 4;
    %vpi_call/w 3 369 "$display", "[TB] PASS: generated frame matches combinational reference snapshot." {0 0 0};
    %jmp T_11.37;
T_11.36 ;
    %vpi_call/w 3 371 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %0d mismatches vs combinational reference", v0000021b8c96cd80_0 {0 0 0};
T_11.37 ;
T_11.29 ;
    %end;
S_0000021b8c967390 .scope task, "wait_for_done" "wait_for_done" 3 269, 3 269 0, S_0000021b8c9026b0;
 .timescale -9 -12;
v0000021b8c96d140_0 .var/i "cycles", 31 0;
v0000021b8c96dc80_0 .var/i "max_cycles", 31 0;
E_0000021b8c8a2860 .event posedge, v0000021b8c863c60_0;
TD_digit_identifier_tb.wait_for_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96d140_0, 0, 32;
T_12.38 ;
    %load/vec4 v0000021b8c96c6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_12.39, 8;
    %wait E_0000021b8c8a2860;
    %load/vec4 v0000021b8c96d140_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96d140_0, 0, 32;
    %load/vec4 v0000021b8c96d140_0;
    %pushi/vec4 16777215, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.40, 4;
    %vpi_call/w 3 277 "$display", "[TB]   ... still processing (cycles=%0d busy=%0b)", v0000021b8c96d140_0, v0000021b8c96c100_0 {0 0 0};
T_12.40 ;
    %load/vec4 v0000021b8c96dc80_0;
    %load/vec4 v0000021b8c96d140_0;
    %cmp/s;
    %jmp/0xz  T_12.42, 5;
    %vpi_call/w 3 280 "$fatal", 32'sb00000000000000000000000000000001, "[TB] Timeout waiting for gan_serial_top to assert done (limit=%0d)", v0000021b8c96dc80_0 {0 0 0};
T_12.42 ;
    %jmp T_12.38;
T_12.39 ;
    %vpi_call/w 3 283 "$display", "[TB] gan_comb_frame_top.done asserted after %0d cycles", v0000021b8c96d140_0 {0 0 0};
    %end;
S_0000021b8c967840 .scope task, "write_metrics" "write_metrics" 3 377, 3 377 0, S_0000021b8c9026b0;
 .timescale -9 -12;
v0000021b8c96e5e0_0 .var/i "fh", 31 0;
TD_digit_identifier_tb.write_metrics ;
    %vpi_func 3 380 "$fopen" 32, P_0000021b8c9057c0, "w" {0 0 0};
    %store/vec4 v0000021b8c96e5e0_0, 0, 32;
    %load/vec4 v0000021b8c96e5e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.44, 4;
    %vpi_call/w 3 382 "$error", "[TB] Unable to write metrics log %s", P_0000021b8c9057c0 {0 0 0};
    %jmp T_13.45;
T_13.44 ;
    %vpi_call/w 3 384 "$fdisplay", v0000021b8c96e5e0_0, "disc_fake_score=%0d", v0000021b8c96ddc0_0 {0 0 0};
    %vpi_call/w 3 385 "$fdisplay", v0000021b8c96e5e0_0, "disc_fake_flag=%0b", v0000021b8c96e680_0 {0 0 0};
    %vpi_call/w 3 386 "$fdisplay", v0000021b8c96e5e0_0, "disc_real_score=%0d", v0000021b8c96df00_0 {0 0 0};
    %vpi_call/w 3 387 "$fdisplay", v0000021b8c96e5e0_0, "disc_real_flag=%0b", v0000021b8c96c880_0 {0 0 0};
    %vpi_call/w 3 388 "$fdisplay", v0000021b8c96e5e0_0, "avg_abs_diff_q8_8=%0d", v0000021b8c96dfa0_0 {0 0 0};
    %vpi_call/w 3 389 "$fdisplay", v0000021b8c96e5e0_0, "max_abs_diff_q8_8=%0d", v0000021b8c96c740_0 {0 0 0};
    %vpi_call/w 3 390 "$fdisplay", v0000021b8c96e5e0_0, "combinational_expected=%0b", v0000021b8c96e4a0_0 {0 0 0};
    %load/vec4 v0000021b8c96e4a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.46, 8;
    %load/vec4 v0000021b8c96cd80_0;
    %jmp/1 T_13.47, 8;
T_13.46 ; End of true expr.
    %pushi/vec4 4294967295, 0, 32;
    %jmp/0 T_13.47, 8;
 ; End of false expr.
    %blend;
T_13.47;
    %vpi_call/w 3 391 "$fdisplay", v0000021b8c96e5e0_0, "expected_mismatches=%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 392 "$fclose", v0000021b8c96e5e0_0 {0 0 0};
T_13.45 ;
    %end;
    .scope S_0000021b8c8c5120;
T_14 ;
    %end;
    .thread T_14;
    .scope S_0000021b8c8c5120;
T_15 ;
    %wait E_0000021b8c8a1c60;
    %load/vec4 v0000021b8c961b80_0;
    %store/vec4 v0000021b8c961900_0, 0, 11;
    %load/vec4 v0000021b8c961ea0_0;
    %load/vec4 v0000021b8c961a40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v0000021b8c961b80_0;
    %store/vec4 v0000021b8c961900_0, 0, 11;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0000021b8c961b80_0;
    %addi 1, 0, 11;
    %store/vec4 v0000021b8c961900_0, 0, 11;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0000021b8c961b80_0;
    %subi 1, 0, 11;
    %store/vec4 v0000021b8c961900_0, 0, 11;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000021b8c8c5120;
T_16 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c961d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c961ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c961f40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000021b8c960a00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000021b8c961c20_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000021b8c961b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9619a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c960d20_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000021b8c961860_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c961f40_0, 0;
    %load/vec4 v0000021b8c961ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000021b8c960c80_0;
    %load/vec4 v0000021b8c960a00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c961e00, 0, 4;
    %load/vec4 v0000021b8c960a00_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000021b8c960a00_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000021b8c960a00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000021b8c960a00_0, 0;
T_16.5 ;
T_16.2 ;
    %load/vec4 v0000021b8c961a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0000021b8c961c20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021b8c961e00, 4;
    %assign/vec4 v0000021b8c961ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c961f40_0, 0;
    %load/vec4 v0000021b8c961c20_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000021b8c961c20_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0000021b8c961c20_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000021b8c961c20_0, 0;
T_16.9 ;
T_16.6 ;
    %load/vec4 v0000021b8c961900_0;
    %assign/vec4 v0000021b8c961b80_0, 0;
    %load/vec4 v0000021b8c961900_0;
    %assign/vec4 v0000021b8c961860_0, 0;
    %load/vec4 v0000021b8c961900_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c9619a0_0, 0;
    %load/vec4 v0000021b8c961900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c960d20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021b8c8c4f90;
T_17 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9640b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c963390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021b8c964150_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000021b8c964790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000021b8c963390_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c963390_0, 0;
    %load/vec4 v0000021b8c964150_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000021b8c964150_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0000021b8c963390_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021b8c963390_0, 0;
T_17.5 ;
T_17.2 ;
    %load/vec4 v0000021b8c963250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.8, 9;
    %load/vec4 v0000021b8c964150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_17.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0000021b8c964150_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000021b8c964150_0, 0;
T_17.6 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021b8c8c4f90;
T_18 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9640b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b8c9631b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c9632f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c963750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962490_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000021b8c9628f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c963250_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c963250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c963750_0, 0;
    %load/vec4 v0000021b8c9631b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b8c9631b0_0, 0;
    %jmp T_18.7;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962490_0, 0;
    %load/vec4 v0000021b8c964150_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b8c9631b0_0, 0;
T_18.8 ;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0000021b8c960b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c963750_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021b8c9631b0_0, 0;
T_18.10 ;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0000021b8c9645b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0000021b8c960be0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c9632f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c9628f0_0, 4, 5;
    %load/vec4 v0000021b8c9632f0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021b8c9631b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c962490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c9632f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c963250_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v0000021b8c9632f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021b8c9632f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b8c9631b0_0, 0;
T_18.15 ;
T_18.12 ;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0000021b8c962ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962490_0, 0;
    %load/vec4 v0000021b8c964150_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.19, 8;
T_18.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.19, 8;
 ; End of false expr.
    %blend;
T_18.19;
    %assign/vec4 v0000021b8c9631b0_0, 0;
T_18.16 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000021b8c642450;
T_19 ;
    %end;
    .thread T_19;
    .scope S_0000021b8c642450;
T_20 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c8c3de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c41a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c37a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c8c3840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c8c2a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c8c2300_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v0000021b8c8c2f80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c37a0_0, 0;
    %load/vec4 v0000021b8c8c23a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0000021b8c8c41a0_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c41a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c3d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c8c3840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c8c2a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c8c2300_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000021b8c8c41a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v0000021b8c8c28a0_0;
    %load/vec4 v0000021b8c8c2a80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c8c3840_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c8c2f80_0, 4, 5;
    %load/vec4 v0000021b8c8c3840_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c41a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c37a0_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0000021b8c8c3840_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021b8c8c3840_0, 0;
    %load/vec4 v0000021b8c8c2300_0;
    %addi 16, 0, 32;
    %store/vec4 v0000021b8c8c24e0_0, 0, 32;
    %load/vec4 v0000021b8c8c2a80_0;
    %addi 3, 0, 32;
    %store/vec4 v0000021b8c8c2b20_0, 0, 32;
    %load/vec4 v0000021b8c8c24e0_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.9, 5;
    %load/vec4 v0000021b8c8c24e0_0;
    %subi 256, 0, 32;
    %store/vec4 v0000021b8c8c24e0_0, 0, 32;
    %load/vec4 v0000021b8c8c2b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c8c2b20_0, 0, 32;
T_20.9 ;
    %load/vec4 v0000021b8c8c2b20_0;
    %cmpi/s 784, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.11, 5;
    %pushi/vec4 783, 0, 32;
    %store/vec4 v0000021b8c8c2b20_0, 0, 32;
T_20.11 ;
    %load/vec4 v0000021b8c8c24e0_0;
    %assign/vec4 v0000021b8c8c2300_0, 0;
    %load/vec4 v0000021b8c8c2b20_0;
    %assign/vec4 v0000021b8c8c2a80_0, 0;
T_20.8 ;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3d40_0, 0;
T_20.6 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021b8c8c47c0;
T_21 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c962d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0000021b8c9622b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c962df0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0000021b8c964470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962a30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962a30_0, 0;
    %load/vec4 v0000021b8c962b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0000021b8c962170_0;
    %nor/r;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c962170_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c962df0_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0000021b8c9622b0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0000021b8c962170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v0000021b8c9622b0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c962df0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c964470_0, 4, 5;
    %load/vec4 v0000021b8c9622b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000021b8c963bb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021b8c9622b0_0, 0;
    %load/vec4 v0000021b8c962df0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c962a30_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0000021b8c962df0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000021b8c962df0_0, 0;
T_21.8 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021b8c8c4630;
T_22 ;
    %end;
    .thread T_22;
    .scope S_0000021b8c8c4630;
T_23 ;
    %wait E_0000021b8c8a1aa0;
    %load/vec4 v0000021b8c95f740_0;
    %store/vec4 v0000021b8c9600a0_0, 0, 7;
    %load/vec4 v0000021b8c95e5c0_0;
    %load/vec4 v0000021b8c95fba0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %load/vec4 v0000021b8c95f740_0;
    %store/vec4 v0000021b8c9600a0_0, 0, 7;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v0000021b8c95f740_0;
    %addi 1, 0, 7;
    %store/vec4 v0000021b8c9600a0_0, 0, 7;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v0000021b8c95f740_0;
    %subi 1, 0, 7;
    %store/vec4 v0000021b8c9600a0_0, 0, 7;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000021b8c8c4630;
T_24 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c960780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c95ff60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95eb60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021b8c95fe20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021b8c960280_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c95f740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95f880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95f6a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c9601e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95eb60_0, 0;
    %load/vec4 v0000021b8c95e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000021b8c960320_0;
    %load/vec4 v0000021b8c95fe20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c95f600, 0, 4;
    %load/vec4 v0000021b8c95fe20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021b8c95fe20_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0000021b8c95fe20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021b8c95fe20_0, 0;
T_24.5 ;
T_24.2 ;
    %load/vec4 v0000021b8c95fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0000021b8c960280_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000021b8c95f600, 4;
    %assign/vec4 v0000021b8c95ff60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95eb60_0, 0;
    %load/vec4 v0000021b8c960280_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_24.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021b8c960280_0, 0;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0000021b8c960280_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021b8c960280_0, 0;
T_24.9 ;
T_24.6 ;
    %load/vec4 v0000021b8c9600a0_0;
    %assign/vec4 v0000021b8c95f740_0, 0;
    %load/vec4 v0000021b8c9600a0_0;
    %assign/vec4 v0000021b8c9601e0_0, 0;
    %load/vec4 v0000021b8c9600a0_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c95f880_0, 0;
    %load/vec4 v0000021b8c9600a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c95f6a0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000021b8c8c4310;
T_25 ;
    %end;
    .thread T_25;
    .scope S_0000021b8c8c4310;
T_26 ;
    %wait E_0000021b8c8a1e20;
    %load/vec4 v0000021b8c8c2760_0;
    %store/vec4 v0000021b8c8c2800_0, 0, 8;
    %load/vec4 v0000021b8c8c3b60_0;
    %load/vec4 v0000021b8c8c2d00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %load/vec4 v0000021b8c8c2760_0;
    %store/vec4 v0000021b8c8c2800_0, 0, 8;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v0000021b8c8c2760_0;
    %addi 1, 0, 8;
    %store/vec4 v0000021b8c8c2800_0, 0, 8;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v0000021b8c8c2760_0;
    %subi 1, 0, 8;
    %store/vec4 v0000021b8c8c2800_0, 0, 8;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000021b8c8c4310;
T_27 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c8c2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c8c3a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c33e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c8c3340_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c8c3ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c8c2760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c30c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c3980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c8c2bc0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c33e0_0, 0;
    %load/vec4 v0000021b8c8c3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000021b8c8c3020_0;
    %load/vec4 v0000021b8c8c3340_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c8c2c60, 0, 4;
    %load/vec4 v0000021b8c8c3340_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c8c3340_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0000021b8c8c3340_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000021b8c8c3340_0, 0;
T_27.5 ;
T_27.2 ;
    %load/vec4 v0000021b8c8c2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0000021b8c8c3ac0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000021b8c8c2c60, 4;
    %assign/vec4 v0000021b8c8c3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c33e0_0, 0;
    %load/vec4 v0000021b8c8c3ac0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c8c3ac0_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0000021b8c8c3ac0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000021b8c8c3ac0_0, 0;
T_27.9 ;
T_27.6 ;
    %load/vec4 v0000021b8c8c2800_0;
    %assign/vec4 v0000021b8c8c2760_0, 0;
    %load/vec4 v0000021b8c8c2800_0;
    %assign/vec4 v0000021b8c8c2bc0_0, 0;
    %load/vec4 v0000021b8c8c2800_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c8c30c0_0, 0;
    %load/vec4 v0000021b8c8c2800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c8c3980_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000021b8c8c44a0;
T_28 ;
    %vpi_call/w 14 25 "$readmemh", "src/layers/hex_data/layer1_gen_weights.hex", v0000021b8c8c5d20 {0 0 0};
    %vpi_call/w 14 26 "$readmemh", "src/layers/hex_data/layer1_gen_bias.hex", v0000021b8c8c6e00 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0000021b8c8c44a0;
T_29 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c8c6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c8c62c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c8c6cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c8c6180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c8c64a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c6d60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000021b8c8c6f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v0000021b8c8c5a00_0;
    %nor/r;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c8c62c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c8c6cc0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c8c6e00, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c8c64a0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c8c6e00, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c8c6180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c6d60_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0000021b8c8c5a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v0000021b8c8c5dc0_0;
    %assign/vec4 v0000021b8c8c6180_0, 0;
    %load/vec4 v0000021b8c8c6cc0_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_29.7, 4;
    %load/vec4 v0000021b8c8c5dc0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c8c62c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c8c6220_0, 4, 5;
    %load/vec4 v0000021b8c8c62c0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_29.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c5a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c6d60_0, 0;
    %jmp T_29.10;
T_29.9 ;
    %load/vec4 v0000021b8c8c62c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000021b8c8c62c0_0, 0;
    %load/vec4 v0000021b8c8c62c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c8c6e00, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c8c64a0_0, 0;
    %load/vec4 v0000021b8c8c62c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c8c6e00, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c8c6180_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c8c6cc0_0, 0;
T_29.10 ;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v0000021b8c8c6cc0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000021b8c8c6cc0_0, 0;
T_29.8 ;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0000021b8c8c6d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c6d60_0, 0;
T_29.11 ;
T_29.6 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000021b8c8c4c70;
T_30 ;
    %vpi_call/w 15 25 "$readmemh", "src/layers/hex_data/Generator_Layer2_Weights_All.hex", v0000021b8c95c140 {0 0 0};
    %vpi_call/w 15 26 "$readmemh", "src/layers/hex_data/Generator_Layer2_Biases_All.hex", v0000021b8c95d400 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0000021b8c8c4c70;
T_31 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c95c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c95cfa0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c95cb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c95c0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c95d0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95c8c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000021b8c95d040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0000021b8c95d4a0_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c95cfa0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c95cb40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c95d400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c95d0e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c95d400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c95c0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95c8c0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000021b8c95d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v0000021b8c95dae0_0;
    %assign/vec4 v0000021b8c95c0a0_0, 0;
    %load/vec4 v0000021b8c95cb40_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_31.7, 4;
    %load/vec4 v0000021b8c95dae0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c95cfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c95cdc0_0, 4, 5;
    %load/vec4 v0000021b8c95cfa0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_31.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95c8c0_0, 0;
    %jmp T_31.10;
T_31.9 ;
    %load/vec4 v0000021b8c95cfa0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000021b8c95cfa0_0, 0;
    %load/vec4 v0000021b8c95cfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c95d400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c95d0e0_0, 0;
    %load/vec4 v0000021b8c95cfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c95d400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c95c0a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c95cb40_0, 0;
T_31.10 ;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0000021b8c95cb40_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000021b8c95cb40_0, 0;
T_31.8 ;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v0000021b8c95c8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95c8c0_0, 0;
T_31.11 ;
T_31.6 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000021b8c8c4950;
T_32 ;
    %vpi_call/w 16 25 "$readmemh", "src/layers/hex_data/Generator_Layer3_Weights_All.hex", v0000021b8c95f560 {0 0 0};
    %vpi_call/w 16 26 "$readmemh", "src/layers/hex_data/Generator_Layer3_Biases_All.hex", v0000021b8c95f1a0 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0000021b8c8c4950;
T_33 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c95ef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c95fb00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c95f4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c95df40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c95cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95f9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95f920_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000021b8c9603c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.4, 9;
    %load/vec4 v0000021b8c95f9c0_0;
    %nor/r;
    %and;
T_33.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c95fb00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c95f4c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c95f1a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c95cd20_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c95f1a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c95df40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95f9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95f920_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000021b8c95f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %load/vec4 v0000021b8c95fa60_0;
    %assign/vec4 v0000021b8c95df40_0, 0;
    %load/vec4 v0000021b8c95f4c0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_33.7, 4;
    %load/vec4 v0000021b8c95fa60_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c95fb00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c95f7e0_0, 4, 5;
    %load/vec4 v0000021b8c95fb00_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_33.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95f9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95f920_0, 0;
    %jmp T_33.10;
T_33.9 ;
    %load/vec4 v0000021b8c95fb00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c95fb00_0, 0;
    %load/vec4 v0000021b8c95fb00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c95f1a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c95cd20_0, 0;
    %load/vec4 v0000021b8c95fb00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c95f1a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c95df40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c95f4c0_0, 0;
T_33.10 ;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0000021b8c95f4c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000021b8c95f4c0_0, 0;
T_33.8 ;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v0000021b8c95f920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95f920_0, 0;
T_33.11 ;
T_33.6 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000021b8c6425e0;
T_34 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c95e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c961cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c961680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9612c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9606e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c961180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c95e520_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0000021b8c95efc0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c961cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c961680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9612c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9606e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95e8e0_0, 0;
    %load/vec4 v0000021b8c960f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
    %jmp T_34.10;
T_34.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %load/vec4 v0000021b8c961720_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_34.14, 10;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0000021b8c95ede0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_34.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.13, 9;
    %load/vec4 v0000021b8c95e340_0;
    %and;
T_34.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c961180_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
T_34.11 ;
    %jmp T_34.10;
T_34.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %load/vec4 v0000021b8c95ec00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.17, 9;
    %load/vec4 v0000021b8c961180_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_34.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95f060_0, 0;
T_34.15 ;
    %load/vec4 v0000021b8c95f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.18, 8;
    %load/vec4 v0000021b8c95ee80_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c961180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c95efc0_0, 4, 5;
    %load/vec4 v0000021b8c961180_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_34.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c961cc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
    %jmp T_34.21;
T_34.20 ;
    %load/vec4 v0000021b8c961180_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000021b8c961180_0, 0;
T_34.21 ;
T_34.18 ;
    %jmp T_34.10;
T_34.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %load/vec4 v0000021b8c95ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c961680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
T_34.22 ;
    %jmp T_34.10;
T_34.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %load/vec4 v0000021b8c95f240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9612c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
T_34.24 ;
    %jmp T_34.10;
T_34.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %load/vec4 v0000021b8c95e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.26, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c95e520_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
T_34.26 ;
    %jmp T_34.10;
T_34.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %load/vec4 v0000021b8c95f2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9606e0_0, 0;
    %load/vec4 v0000021b8c95e7a0_0;
    %load/vec4 v0000021b8c95e520_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v0000021b8c960820_0, 0;
    %load/vec4 v0000021b8c95e520_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_34.30, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
    %jmp T_34.31;
T_34.30 ;
    %load/vec4 v0000021b8c95e520_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c95e520_0, 0;
T_34.31 ;
T_34.28 ;
    %jmp T_34.10;
T_34.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c95e2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c95e8e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c960f00_0, 0;
    %jmp T_34.10;
T_34.10 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000021b8c967e80;
T_35 ;
    %wait E_0000021b8c8a2460;
    %load/vec4 v0000021b8c963ed0_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000021b8c964010_0, 0, 16;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000021b8c963ed0_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_35.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021b8c964010_0, 0, 16;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0000021b8c962670_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_35.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021b8c964010_0, 0, 16;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0000021b8c962670_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000021b8c964010_0, 0, 16;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0000021b8c962670_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000021b8c964010_0, 0, 16;
T_35.7 ;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000021b8c966a30;
T_36 ;
    %end;
    .thread T_36;
    .scope S_0000021b8c966a30;
T_37 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9652d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c963110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c9654b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c962e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c964d30_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000021b8c963070_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c963110_0, 0;
    %load/vec4 v0000021b8c964f10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.4, 9;
    %load/vec4 v0000021b8c965050_0;
    %nor/r;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c965050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c962cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c962e90_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000021b8c9654b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c965870_0, 0;
    %load/vec4 v0000021b8c962fd0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000021b8c964d30_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0000021b8c965050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.5, 8;
    %load/vec4 v0000021b8c965910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.7, 8;
    %load/vec4 v0000021b8c965c30_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c962e90_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000021b8c963070_0, 4, 5;
    %load/vec4 v0000021b8c962e90_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_37.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c963110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965910_0, 0;
    %jmp T_37.10;
T_37.9 ;
    %load/vec4 v0000021b8c962e90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c962e90_0, 0;
T_37.10 ;
    %jmp T_37.8;
T_37.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c965910_0, 0;
T_37.8 ;
    %load/vec4 v0000021b8c965870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.13, 9;
    %load/vec4 v0000021b8c965910_0;
    %and;
T_37.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.11, 8;
    %load/vec4 v0000021b8c962fd0_0;
    %load/vec4 v0000021b8c9654b0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v0000021b8c964d30_0, 0;
    %load/vec4 v0000021b8c9654b0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965870_0, 0;
    %jmp T_37.15;
T_37.14 ;
    %load/vec4 v0000021b8c9654b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c9654b0_0, 0;
T_37.15 ;
T_37.11 ;
    %jmp T_37.6;
T_37.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c962cb0_0, 0;
T_37.6 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000021b8c8c4e00;
T_38 ;
    %end;
    .thread T_38;
    .scope S_0000021b8c8c4e00;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c962350_0, 0, 32;
T_39.0 ;
    %load/vec4 v0000021b8c962350_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_39.1, 5;
    %load/vec4 v0000021b8c962350_0;
    %muli 128, 0, 32;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v0000021b8c962350_0;
    %store/vec4a v0000021b8c963930, 4, 0;
    %load/vec4 v0000021b8c962350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c962350_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %end;
    .thread T_39;
    .scope S_0000021b8c8c4e00;
T_40 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c964650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v0000021b8c9643d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9636b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9625d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9623f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c9637f0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000021b8c962210_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9625d0_0, 0;
    %load/vec4 v0000021b8c9639d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v0000021b8c9623f0_0;
    %nor/r;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9623f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9636b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c9637f0_0, 0;
    %load/vec4 v0000021b8c963b10_0;
    %assign/vec4 v0000021b8c962210_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0000021b8c9623f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %load/vec4 v0000021b8c962210_0;
    %load/vec4 v0000021b8c9637f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000021b8c963930, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c9637f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c9643d0_0, 4, 5;
    %load/vec4 v0000021b8c9637f0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_40.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9623f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9636b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9625d0_0, 0;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v0000021b8c9637f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c9637f0_0, 0;
T_40.8 ;
    %jmp T_40.6;
T_40.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9636b0_0, 0;
T_40.6 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000021b8c9679d0;
T_41 ;
    %end;
    .thread T_41;
    .scope S_0000021b8c9679d0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c9648d0_0, 0, 32;
T_42.0 ;
    %load/vec4 v0000021b8c9648d0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_42.1, 5;
    %load/vec4 v0000021b8c9648d0_0;
    %muli 128, 0, 32;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v0000021b8c9648d0_0;
    %store/vec4a v0000021b8c964fb0, 4, 0;
    %load/vec4 v0000021b8c9648d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c9648d0_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %end;
    .thread T_42;
    .scope S_0000021b8c9679d0;
T_43 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c964b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000021b8c964ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9650f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965190_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000021b8c965e10_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000021b8c964a10_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9650f0_0, 0;
    %load/vec4 v0000021b8c964bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.4, 9;
    %load/vec4 v0000021b8c965190_0;
    %nor/r;
    %and;
T_43.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c965190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c965d70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000021b8c965e10_0, 0;
    %load/vec4 v0000021b8c964dd0_0;
    %assign/vec4 v0000021b8c964a10_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0000021b8c965190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v0000021b8c964a10_0;
    %load/vec4 v0000021b8c965e10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0000021b8c964fb0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c965e10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c964ab0_0, 4, 5;
    %load/vec4 v0000021b8c965e10_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_43.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9650f0_0, 0;
    %jmp T_43.8;
T_43.7 ;
    %load/vec4 v0000021b8c965e10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000021b8c965e10_0, 0;
T_43.8 ;
    %jmp T_43.6;
T_43.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965d70_0, 0;
T_43.6 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000021b8c5f03e0;
T_44 ;
    %end;
    .thread T_44;
    .scope S_0000021b8c5f03e0;
T_45 ;
    %wait E_0000021b8c89dae0;
    %load/vec4 v0000021b8c956890_0;
    %store/vec4 v0000021b8c956930_0, 0, 9;
    %load/vec4 v0000021b8c958440_0;
    %load/vec4 v0000021b8c957830_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v0000021b8c956890_0;
    %store/vec4 v0000021b8c956930_0, 0, 9;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v0000021b8c956890_0;
    %addi 1, 0, 9;
    %store/vec4 v0000021b8c956930_0, 0, 9;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v0000021b8c956890_0;
    %subi 1, 0, 9;
    %store/vec4 v0000021b8c956930_0, 0, 9;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000021b8c5f03e0;
T_46 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c959de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c957510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9588a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c9584e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c958080_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c956890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c956bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c956b10_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c957330_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9588a0_0, 0;
    %load/vec4 v0000021b8c958440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0000021b8c9590c0_0;
    %load/vec4 v0000021b8c9584e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9573d0, 0, 4;
    %load/vec4 v0000021b8c9584e0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c9584e0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0000021b8c9584e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c9584e0_0, 0;
T_46.5 ;
T_46.2 ;
    %load/vec4 v0000021b8c957830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v0000021b8c958080_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000021b8c9573d0, 4;
    %assign/vec4 v0000021b8c957510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9588a0_0, 0;
    %load/vec4 v0000021b8c958080_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_46.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c958080_0, 0;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v0000021b8c958080_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c958080_0, 0;
T_46.9 ;
T_46.6 ;
    %load/vec4 v0000021b8c956930_0;
    %assign/vec4 v0000021b8c956890_0, 0;
    %load/vec4 v0000021b8c956930_0;
    %assign/vec4 v0000021b8c957330_0, 0;
    %load/vec4 v0000021b8c956930_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c956bb0_0, 0;
    %load/vec4 v0000021b8c956930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c956b10_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000021b8c623300;
T_47 ;
    %end;
    .thread T_47;
    .scope S_0000021b8c623300;
T_48 ;
    %wait E_0000021b8c8a1c20;
    %load/vec4 v0000021b8c959840_0;
    %store/vec4 v0000021b8c959ac0_0, 0, 3;
    %load/vec4 v0000021b8c958da0_0;
    %load/vec4 v0000021b8c959160_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %load/vec4 v0000021b8c959840_0;
    %store/vec4 v0000021b8c959ac0_0, 0, 3;
    %jmp T_48.3;
T_48.0 ;
    %load/vec4 v0000021b8c959840_0;
    %addi 1, 0, 3;
    %store/vec4 v0000021b8c959ac0_0, 0, 3;
    %jmp T_48.3;
T_48.1 ;
    %load/vec4 v0000021b8c959840_0;
    %subi 1, 0, 3;
    %store/vec4 v0000021b8c959ac0_0, 0, 3;
    %jmp T_48.3;
T_48.3 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000021b8c623300;
T_49 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c959520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c958800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9592a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b8c958300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b8c959e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c959840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c959480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c958260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c958b20_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9592a0_0, 0;
    %load/vec4 v0000021b8c958da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0000021b8c9595c0_0;
    %load/vec4 v0000021b8c958300_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c959ca0, 0, 4;
    %load/vec4 v0000021b8c958300_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_49.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b8c958300_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0000021b8c958300_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000021b8c958300_0, 0;
T_49.5 ;
T_49.2 ;
    %load/vec4 v0000021b8c959160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v0000021b8c959e80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000021b8c959ca0, 4;
    %assign/vec4 v0000021b8c958800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9592a0_0, 0;
    %load/vec4 v0000021b8c959e80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_49.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b8c959e80_0, 0;
    %jmp T_49.9;
T_49.8 ;
    %load/vec4 v0000021b8c959e80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000021b8c959e80_0, 0;
T_49.9 ;
T_49.6 ;
    %load/vec4 v0000021b8c959ac0_0;
    %assign/vec4 v0000021b8c959840_0, 0;
    %load/vec4 v0000021b8c959ac0_0;
    %assign/vec4 v0000021b8c958b20_0, 0;
    %load/vec4 v0000021b8c959ac0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c959480_0, 0;
    %load/vec4 v0000021b8c959ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b8c958260_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000021b8c63aac0;
T_50 ;
    %vpi_call/w 7 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v0000021b8c862540 {0 0 0};
    %vpi_call/w 7 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v0000021b8c862400 {0 0 0};
    %end;
    .thread T_50;
    .scope S_0000021b8c63aac0;
T_51 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c863120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c8625e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c862fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c862ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c862cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c863f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c862180_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000021b8c8631c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.4, 9;
    %load/vec4 v0000021b8c863f80_0;
    %nor/r;
    %and;
T_51.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c8625e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c862fe0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c862400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c862cc0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c862400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c862ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c863f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c862180_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0000021b8c863f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.5, 8;
    %load/vec4 v0000021b8c862680_0;
    %assign/vec4 v0000021b8c862ea0_0, 0;
    %load/vec4 v0000021b8c862fe0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_51.7, 4;
    %load/vec4 v0000021b8c862680_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c8625e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c8633a0_0, 4, 5;
    %load/vec4 v0000021b8c8625e0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_51.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c863f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c862180_0, 0;
    %jmp T_51.10;
T_51.9 ;
    %load/vec4 v0000021b8c8625e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c8625e0_0, 0;
    %load/vec4 v0000021b8c8625e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c862400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c862cc0_0, 0;
    %load/vec4 v0000021b8c8625e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c862400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c862ea0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c862fe0_0, 0;
T_51.10 ;
    %jmp T_51.8;
T_51.7 ;
    %load/vec4 v0000021b8c862fe0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000021b8c862fe0_0, 0;
T_51.8 ;
    %jmp T_51.6;
T_51.5 ;
    %load/vec4 v0000021b8c862180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c862180_0, 0;
T_51.11 ;
T_51.6 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000021b8c62da70;
T_52 ;
    %vpi_call/w 8 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v0000021b8c7ae370 {0 0 0};
    %vpi_call/w 8 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v0000021b8c7ae870 {0 0 0};
    %end;
    .thread T_52;
    .scope S_0000021b8c62da70;
T_53 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c957c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021b8c956cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c7af090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c7b87b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c7b7630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c7b8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c7ae7d0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000021b8c956c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.4, 9;
    %load/vec4 v0000021b8c7b8170_0;
    %nor/r;
    %and;
T_53.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021b8c956cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c7af090_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c7ae870, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c7b7630_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c7ae870, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c7b87b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c7b8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c7ae7d0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0000021b8c7b8170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.5, 8;
    %load/vec4 v0000021b8c9576f0_0;
    %assign/vec4 v0000021b8c7b87b0_0, 0;
    %load/vec4 v0000021b8c7af090_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_53.7, 4;
    %load/vec4 v0000021b8c9576f0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c956cf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c7aeff0_0, 4, 5;
    %load/vec4 v0000021b8c956cf0_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_53.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c7b8170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c7ae7d0_0, 0;
    %jmp T_53.10;
T_53.9 ;
    %load/vec4 v0000021b8c956cf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021b8c956cf0_0, 0;
    %load/vec4 v0000021b8c956cf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c7ae870, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c7b7630_0, 0;
    %load/vec4 v0000021b8c956cf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021b8c7ae870, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021b8c7b87b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c7af090_0, 0;
T_53.10 ;
    %jmp T_53.8;
T_53.7 ;
    %load/vec4 v0000021b8c7af090_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c7af090_0, 0;
T_53.8 ;
    %jmp T_53.6;
T_53.5 ;
    %load/vec4 v0000021b8c7ae7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c7ae7d0_0, 0;
T_53.11 ;
T_53.6 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000021b8c5f0250;
T_54 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c957b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c956250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c957010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c957970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c956070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c957dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c957a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c956390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c957470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c9570b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b8c956f70_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000021b8c9564d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
    %load/vec4 v0000021b8c956d90_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957ab0, 0, 4;
    %load/vec4 v0000021b8c9561b0_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9567f0, 0, 4;
T_54.2 ;
    %load/vec4 v0000021b8c9564d0_0;
    %assign/vec4 v0000021b8c956250_0, 0;
    %load/vec4 v0000021b8c956250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957ab0, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9567f0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9566b0, 0, 4;
T_54.4 ;
    %load/vec4 v0000021b8c956250_0;
    %assign/vec4 v0000021b8c957010_0, 0;
    %load/vec4 v0000021b8c957010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9566b0, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957790, 0, 4;
T_54.6 ;
    %load/vec4 v0000021b8c957010_0;
    %assign/vec4 v0000021b8c957970_0, 0;
    %load/vec4 v0000021b8c957970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957150, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957150, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957150, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957150, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957150, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957150, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957150, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957790, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c957150, 0, 4;
T_54.8 ;
    %load/vec4 v0000021b8c957970_0;
    %assign/vec4 v0000021b8c956070_0, 0;
    %load/vec4 v0000021b8c956070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957150, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957150, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9571f0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957150, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957150, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9571f0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957150, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957150, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9571f0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957150, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c957150, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c9571f0, 0, 4;
T_54.10 ;
    %load/vec4 v0000021b8c956070_0;
    %assign/vec4 v0000021b8c957dd0_0, 0;
    %load/vec4 v0000021b8c957dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9571f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9571f0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c956430, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9571f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c9571f0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b8c956430, 0, 4;
T_54.12 ;
    %load/vec4 v0000021b8c957dd0_0;
    %assign/vec4 v0000021b8c957a10_0, 0;
    %load/vec4 v0000021b8c957a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c956430, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b8c956430, 4;
    %add;
    %load/vec4 v0000021b8c9562f0_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0000021b8c956f70_0, 0;
T_54.14 ;
    %load/vec4 v0000021b8c957a10_0;
    %assign/vec4 v0000021b8c956390_0, 0;
    %load/vec4 v0000021b8c956390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.16, 8;
    %load/vec4 v0000021b8c956f70_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v0000021b8c9570b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c957470_0, 0;
    %jmp T_54.17;
T_54.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c957470_0, 0;
T_54.17 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000021b8c61c1a0;
T_55 ;
    %vpi_call/w 9 31 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v0000021b8c956ed0 {0 0 0};
    %vpi_call/w 9 32 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v0000021b8c956110 {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000021b8c61c1a0;
T_56 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c956610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c957e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c957bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c956a70_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000021b8c957650_0;
    %assign/vec4 v0000021b8c956a70_0, 0;
    %load/vec4 v0000021b8c957650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0000021b8c956e30_0;
    %assign/vec4 v0000021b8c957e70_0, 0;
    %load/vec4 v0000021b8c956e30_0;
    %cmpi/s 0, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_56.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c957bf0_0, 0;
    %jmp T_56.5;
T_56.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c957bf0_0, 0;
T_56.5 ;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000021b8c880da0;
T_57 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c958760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c959980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c959c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9589e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c958d00_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v0000021b8c958120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c8c3fc0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9589e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c8c3520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c959c00_0, 0;
    %load/vec4 v0000021b8c8c35c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
    %jmp T_57.10;
T_57.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %load/vec4 v0000021b8c8c3700_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0000021b8c958620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_57.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.13, 9;
    %load/vec4 v0000021b8c8c29e0_0;
    %nor/r;
    %and;
T_57.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c958d00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
T_57.11 ;
    %jmp T_57.10;
T_57.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %load/vec4 v0000021b8c9583a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.17, 9;
    %load/vec4 v0000021b8c958d00_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_57.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9589e0_0, 0;
T_57.15 ;
    %load/vec4 v0000021b8c958940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.18, 8;
    %load/vec4 v0000021b8c958f80_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c958d00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c958120_0, 4, 5;
    %load/vec4 v0000021b8c958d00_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_57.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c3480_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
    %jmp T_57.21;
T_57.20 ;
    %load/vec4 v0000021b8c958d00_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000021b8c958d00_0, 0;
T_57.21 ;
T_57.18 ;
    %jmp T_57.10;
T_57.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %load/vec4 v0000021b8c959d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c3160_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
T_57.22 ;
    %jmp T_57.10;
T_57.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %load/vec4 v0000021b8c958bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c3e80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
T_57.24 ;
    %jmp T_57.10;
T_57.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %load/vec4 v0000021b8c9586c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.26, 8;
    %load/vec4 v0000021b8c959340_0;
    %assign/vec4 v0000021b8c959980_0, 0;
    %load/vec4 v0000021b8c9593e0_0;
    %assign/vec4 v0000021b8c8c3fc0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
T_57.26 ;
    %jmp T_57.10;
T_57.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %load/vec4 v0000021b8c8c29e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c8c3520_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
T_57.28 ;
    %jmp T_57.10;
T_57.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c959b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c959c00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c8c35c0_0, 0;
    %jmp T_57.10;
T_57.10 ;
    %pop/vec4 1;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000021b8c804280;
T_58 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968730_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000021b8c9687d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968730_0, 0;
T_58.2 ;
    %load/vec4 v0000021b8c9693b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c968730_0, 0;
T_58.4 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000021b8c804280;
T_59 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9685f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96bd90_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968690_0, 0;
    %load/vec4 v0000021b8c96a530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.4, 9;
    %load/vec4 v0000021b8c96bd90_0;
    %nor/r;
    %and;
T_59.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000021b8c9694f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c968690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96bd90_0, 0;
T_59.5 ;
T_59.2 ;
    %load/vec4 v0000021b8c968eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9685f0_0, 0;
T_59.7 ;
    %load/vec4 v0000021b8c965a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9685f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96bd90_0, 0;
T_59.9 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000021b8c804280;
T_60 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c9699f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b070_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c96bed0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968910_0, 0;
    %load/vec4 v0000021b8c968ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b070_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000021b8c96bed0_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0000021b8c969130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v0000021b8c968190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c968910_0, 0;
    %load/vec4 v0000021b8c968f50_0;
    %load/vec4 v0000021b8c96bed0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v0000021b8c9699f0_0, 0;
    %load/vec4 v0000021b8c96bed0_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_60.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96b070_0, 0;
    %jmp T_60.9;
T_60.8 ;
    %load/vec4 v0000021b8c96bed0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000021b8c96bed0_0, 0;
T_60.9 ;
T_60.6 ;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0000021b8c96a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b070_0, 0;
T_60.10 ;
T_60.5 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000021b8c804280;
T_61 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c9696d0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000021b8c96a7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a530_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969450_0, 0;
    %load/vec4 v0000021b8c968cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b8c9696d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a530_0, 0;
T_61.2 ;
    %load/vec4 v0000021b8c969630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.6, 9;
    %load/vec4 v0000021b8c969f90_0;
    %nor/r;
    %and;
T_61.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969450_0, 0;
T_61.4 ;
    %load/vec4 v0000021b8c968e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.7, 8;
    %load/vec4 v0000021b8c969950_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000021b8c9696d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021b8c96a7b0_0, 4, 5;
    %load/vec4 v0000021b8c9696d0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_61.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96a530_0, 0;
    %jmp T_61.10;
T_61.9 ;
    %load/vec4 v0000021b8c9696d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021b8c9696d0_0, 0;
T_61.10 ;
T_61.7 ;
    %load/vec4 v0000021b8c965a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a530_0, 0;
T_61.11 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000021b8c804280;
T_62 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9682d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c969b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969db0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c969310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968d70_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9682d0_0, 0;
    %load/vec4 v0000021b8c969a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c968870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969db0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c969310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968d70_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0000021b8c9684b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c968870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969db0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021b8c969310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968d70_0, 0;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0000021b8c968870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v0000021b8c965730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9682d0_0, 0;
    %load/vec4 v0000021b8c969db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.10, 8;
    %load/vec4 v0000021b8c968550_0;
    %load/vec4 v0000021b8c969310_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_62.11, 8;
T_62.10 ; End of true expr.
    %load/vec4 v0000021b8c96a710_0;
    %load/vec4 v0000021b8c969310_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_62.11, 8;
 ; End of false expr.
    %blend;
T_62.11;
    %assign/vec4 v0000021b8c969b30_0, 0;
    %load/vec4 v0000021b8c969310_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_62.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c968d70_0, 0;
    %jmp T_62.13;
T_62.12 ;
    %load/vec4 v0000021b8c969310_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000021b8c969310_0, 0;
T_62.13 ;
T_62.8 ;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v0000021b8c968d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.16, 9;
    %load/vec4 v0000021b8c96a210_0;
    %and;
T_62.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968d70_0, 0;
T_62.14 ;
T_62.7 ;
T_62.5 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000021b8c804280;
T_63 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a670_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a3f0_0, 0;
    %load/vec4 v0000021b8c9659b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0000021b8c965eb0_0;
    %assign/vec4 v0000021b8c96a670_0, 0;
    %load/vec4 v0000021b8c965690_0;
    %assign/vec4 v0000021b8c965550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c968c30_0, 0;
T_63.2 ;
    %load/vec4 v0000021b8c968c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.6, 9;
    %load/vec4 v0000021b8c9691d0_0;
    %nor/r;
    %and;
T_63.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96a3f0_0, 0;
T_63.4 ;
    %load/vec4 v0000021b8c969270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v0000021b8c965550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.9, 8;
    %load/vec4 v0000021b8c96a2b0_0;
    %assign/vec4 v0000021b8c965b90_0, 0;
    %load/vec4 v0000021b8c96a670_0;
    %assign/vec4 v0000021b8c965410_0, 0;
    %jmp T_63.10;
T_63.9 ;
    %load/vec4 v0000021b8c96a2b0_0;
    %assign/vec4 v0000021b8c965230_0, 0;
    %load/vec4 v0000021b8c96a670_0;
    %assign/vec4 v0000021b8c964e70_0, 0;
T_63.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968c30_0, 0;
T_63.7 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0000021b8c804280;
T_64 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c9689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000021b8c969e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c965230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021b8c965b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c964e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965410_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000021b8c968230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9684b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9687d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b390_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9684b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c9687d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969d10_0, 0;
    %load/vec4 v0000021b8c96be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0000021b8c969ef0_0;
    %assign/vec4 v0000021b8c968230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96a0d0_0, 0;
T_64.2 ;
    %load/vec4 v0000021b8c965a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c969810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b390_0, 0;
T_64.4 ;
    %load/vec4 v0000021b8c96b250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_64.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_64.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
    %jmp T_64.15;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %load/vec4 v0000021b8c96bc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.18, 9;
    %load/vec4 v0000021b8c96a170_0;
    %and;
T_64.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %load/vec4 v0000021b8c96a5d0_0;
    %assign/vec4 v0000021b8c969e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96a0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9687d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968410_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
T_64.16 ;
    %jmp T_64.15;
T_64.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %load/vec4 v0000021b8c96b070_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.22, 10;
    %pushi/vec4 64, 0, 7;
    %load/vec4 v0000021b8c968a50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.21, 9;
    %load/vec4 v0000021b8c969f90_0;
    %and;
T_64.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96a490_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
T_64.19 ;
    %jmp T_64.15;
T_64.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %load/vec4 v0000021b8c9685f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.23, 8;
    %load/vec4 v0000021b8c969810_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.27, 9;
    %load/vec4 v0000021b8c96a030_0;
    %nor/r;
    %and;
T_64.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969810_0, 0;
T_64.25 ;
    %load/vec4 v0000021b8c96b390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.30, 9;
    %load/vec4 v0000021b8c96af30_0;
    %nor/r;
    %and;
T_64.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96b390_0, 0;
T_64.28 ;
    %load/vec4 v0000021b8c969590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.33, 9;
    %load/vec4 v0000021b8c96be30_0;
    %and;
T_64.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c965a50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
T_64.31 ;
T_64.23 ;
    %jmp T_64.15;
T_64.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %load/vec4 v0000021b8c968d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.36, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v0000021b8c9657d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96a210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c965690_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
T_64.34 ;
    %jmp T_64.15;
T_64.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %load/vec4 v0000021b8c9659b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c968410_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
T_64.37 ;
    %jmp T_64.15;
T_64.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %load/vec4 v0000021b8c968410_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.41, 9;
    %load/vec4 v0000021b8c968730_0;
    %and;
T_64.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c9684b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c968410_0, 0;
T_64.39 ;
    %load/vec4 v0000021b8c968410_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.45, 10;
    %load/vec4 v0000021b8c968d70_0;
    %and;
T_64.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.44, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v0000021b8c9657d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96a210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c965690_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
T_64.42 ;
    %jmp T_64.15;
T_64.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %load/vec4 v0000021b8c9659b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.46, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
T_64.46 ;
    %jmp T_64.15;
T_64.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c964c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c969c70_0, 0;
    %load/vec4 v0000021b8c96bc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.48, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c96b250_0, 0;
T_64.48 ;
    %jmp T_64.15;
T_64.15 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000021b8c7adf60;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b8c96d280_0, 0, 1;
    %vpi_func 4 93 "$test$plusargs" 32, "frame_debug" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_65.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b8c96d280_0, 0, 1;
    %vpi_call/w 4 95 "$display", "[gan_comb_frame_top] Verbose logging enabled via +frame_debug" {0 0 0};
T_65.0 ;
    %end;
    .thread T_65;
    .scope S_0000021b8c7adf60;
T_66 ;
    %wait E_0000021b8c89fae0;
    %load/vec4 v0000021b8c96b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c96cb00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000021b8c96b7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96afd0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000021b8c96ba70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96bb10_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96afd0_0, 0;
    %load/vec4 v0000021b8c96cb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c96cb00_0, 0;
    %jmp T_66.7;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b8c96bb10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000021b8c96b7f0_0, 0;
    %load/vec4 v0000021b8c96e180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.10, 9;
    %load/vec4 v0000021b8c96ca60_0;
    %and;
T_66.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.8, 8;
    %load/vec4 v0000021b8c96bbb0_0;
    %assign/vec4 v0000021b8c96ba70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96bb10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b8c96cb00_0, 0;
    %load/vec4 v0000021b8c96d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %vpi_call/w 4 125 "$display", "[gan_comb_frame_top] Sample accepted, starting serialization @%0t", $time {0 0 0};
T_66.11 ;
T_66.8 ;
    %jmp T_66.7;
T_66.3 ;
    %alloc S_0000021b8c882240;
    %load/vec4 v0000021b8c96b7f0_0;
    %pad/u 32;
    %store/vec4 v0000021b8c8627c0_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.GEN_FULL_PIPE.dut.sample_word, S_0000021b8c882240;
    %free S_0000021b8c882240;
    %or/r;
    %assign/vec4 v0000021b8c96b110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96b6b0_0, 0;
    %load/vec4 v0000021b8c96b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.13, 8;
    %load/vec4 v0000021b8c96b7f0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_66.15, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021b8c96cb00_0, 0;
    %load/vec4 v0000021b8c96d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.17, 8;
    %vpi_call/w 4 136 "$display", "[gan_comb_frame_top] Completed serialization of %0d pixels @%0t", P_0000021b8c905ea8, $time {0 0 0};
T_66.17 ;
    %jmp T_66.16;
T_66.15 ;
    %load/vec4 v0000021b8c96b7f0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000021b8c96b7f0_0, 0;
T_66.16 ;
T_66.13 ;
    %jmp T_66.7;
T_66.4 ;
    %load/vec4 v0000021b8c96aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b8c96afd0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021b8c96cb00_0, 0;
    %load/vec4 v0000021b8c96d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.21, 8;
    %vpi_call/w 4 148 "$display", "[gan_comb_frame_top] Frame loader ready; launching GAN pipeline @%0t", $time {0 0 0};
T_66.21 ;
T_66.19 ;
    %jmp T_66.7;
T_66.5 ;
    %load/vec4 v0000021b8c96b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.23, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b8c96cb00_0, 0;
    %load/vec4 v0000021b8c96d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.25, 8;
    %vpi_call/w 4 156 "$display", "[gan_comb_frame_top] GAN pipeline done @%0t", $time {0 0 0};
T_66.25 ;
T_66.23 ;
    %jmp T_66.7;
T_66.7 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000021b8c967520;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b8c96c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b8c96d500_0, 0, 1;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v0000021b8c96e540_0, 0, 12544;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v0000021b8c96c1a0_0, 0, 12544;
    %vpi_call/w 23 34 "$display", "[CombinationalDone] Loading sample mem %s", P_0000021b8c6a8da0 {0 0 0};
    %vpi_call/w 23 35 "$readmemh", P_0000021b8c6a8da0, v0000021b8c96e0e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96e2c0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0000021b8c96e2c0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_67.1, 5;
    %ix/getv/s 4, v0000021b8c96e2c0_0;
    %load/vec4a v0000021b8c96e0e0, 4;
    %load/vec4 v0000021b8c96e2c0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000021b8c96e540_0, 4, 16;
    %load/vec4 v0000021b8c96e2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96e2c0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %vpi_func 23 42 "$fopen" 32, P_0000021b8c6a8d30, "r" {0 0 0};
    %store/vec4 v0000021b8c96c600_0, 0, 32;
    %load/vec4 v0000021b8c96c600_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_67.2, 4;
    %vpi_call/w 23 44 "$fclose", v0000021b8c96c600_0 {0 0 0};
    %vpi_call/w 23 45 "$display", "[CombinationalDone] Loading expected mem %s", P_0000021b8c6a8d30 {0 0 0};
    %vpi_call/w 23 46 "$readmemh", P_0000021b8c6a8d30, v0000021b8c96d8c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b8c96d500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96e2c0_0, 0, 32;
T_67.4 ;
    %load/vec4 v0000021b8c96e2c0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_67.5, 5;
    %ix/getv/s 4, v0000021b8c96e2c0_0;
    %load/vec4a v0000021b8c96d8c0, 4;
    %load/vec4 v0000021b8c96e2c0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000021b8c96c1a0_0, 4, 16;
    %load/vec4 v0000021b8c96e2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b8c96e2c0_0, 0, 32;
    %jmp T_67.4;
T_67.5 ;
    %jmp T_67.3;
T_67.2 ;
    %vpi_call/w 23 52 "$display", "[CombinationalDone] Expected mem %s not found, skipping", P_0000021b8c6a8d30 {0 0 0};
T_67.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b8c96c2e0_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0000021b8c9026b0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b8c96cce0_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0000021b8c9026b0;
T_69 ;
    %delay 5000, 0;
    %load/vec4 v0000021b8c96cce0_0;
    %inv;
    %store/vec4 v0000021b8c96cce0_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0000021b8c9026b0;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 8;
    %jmp/1 T_70.2, 8;
    %vpi_func 3 208 "$test$plusargs" 32, "dumpvcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %flag_or 8, 4;
T_70.2;
    %jmp/0xz  T_70.0, 8;
    %vpi_call/w 3 209 "$display", "[TB] Wave dump ENABLED -> vcd/digit_identifier_tb.vcd" {0 0 0};
    %vpi_call/w 3 210 "$dumpfile", "vcd/digit_identifier_tb.vcd" {0 0 0};
    %vpi_call/w 3 211 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021b8c9026b0 {0 0 0};
    %jmp T_70.1;
T_70.0 ;
    %vpi_call/w 3 213 "$display", "[TB] Wave dump DISABLED (set ENABLE_VCD_DEFAULT=1 or pass +dumpvcd to enable)" {0 0 0};
T_70.1 ;
T_70.3 ;
    %load/vec4 v0000021b8c96dbe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_70.4, 6;
    %wait E_0000021b8c89d620;
    %jmp T_70.3;
T_70.4 ;
    %vpi_call/w 3 217 "$display", "[TB] Combinational sample ready (expected available = %0b)", v0000021b8c96e4a0_0 {0 0 0};
    %end;
    .thread T_70;
    .scope S_0000021b8c9026b0;
T_71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b8c96c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b8c96c380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96dfa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b8c96c740_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_71.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_71.1, 5;
    %jmp/1 T_71.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021b8c8a2860;
    %jmp T_71.0;
T_71.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b8c96c240_0, 0, 1;
T_71.2 ;
    %load/vec4 v0000021b8c96dbe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_71.3, 6;
    %wait E_0000021b8c89d620;
    %jmp T_71.2;
T_71.3 ;
    %vpi_call/w 3 231 "$display", "[TB] Sample latched; issuing start pulse next cycle" {0 0 0};
    %wait E_0000021b8c8a2860;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b8c96c380_0, 0, 1;
    %wait E_0000021b8c8a2860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b8c96c380_0, 0, 1;
    %vpi_call/w 3 240 "$display", "[TB] Start pulse issued. Monitoring gan_comb_frame_top busy signal..." {0 0 0};
    %pushi/vec4 800000000, 0, 32;
    %store/vec4 v0000021b8c96dc80_0, 0, 32;
    %fork TD_digit_identifier_tb.wait_for_done, S_0000021b8c967390;
    %join;
    %vpi_call/w 3 243 "$display", "[TB] gan_comb_frame_top.done observed. Waiting for generated_frame_valid..." {0 0 0};
T_71.4 ;
    %load/vec4 v0000021b8c96e360_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_71.5, 6;
    %wait E_0000021b8c89d4e0;
    %jmp T_71.4;
T_71.5 ;
    %vpi_call/w 3 245 "$display", "[TB] generated_frame_valid asserted. Capturing artifacts." {0 0 0};
    %fork TD_digit_identifier_tb.capture_generated_pixels, S_0000021b8c9660d0;
    %join;
    %fork TD_digit_identifier_tb.dump_generated_mem, S_0000021b8c966d50;
    %join;
    %fork TD_digit_identifier_tb.maybe_write_expected_snapshot, S_0000021b8c9663f0;
    %join;
    %fork TD_digit_identifier_tb.compute_similarity, S_0000021b8c9676b0;
    %join;
    %fork TD_digit_identifier_tb.validate_against_expected, S_0000021b8c966ee0;
    %join;
    %fork TD_digit_identifier_tb.write_metrics, S_0000021b8c967840;
    %join;
    %load/vec4 v0000021b8c96c880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %vpi_call/w 3 254 "$error", "[TB] Discriminator flagged the real sample as fake. Score=%0d", v0000021b8c96df00_0 {0 0 0};
    %vpi_call/w 3 255 "$fatal", 32'sb00000000000000000000000000000001, "Digit identifier test failed on real sample" {0 0 0};
T_71.6 ;
    %vpi_call/w 3 258 "$display", "\012=== Digit Identifier Summary ===" {0 0 0};
    %vpi_call/w 3 259 "$display", "D(fake) score=%0d flag=%0b", v0000021b8c96ddc0_0, v0000021b8c96e680_0 {0 0 0};
    %vpi_call/w 3 260 "$display", "D(real) score=%0d flag=%0b", v0000021b8c96df00_0, v0000021b8c96c880_0 {0 0 0};
    %vpi_call/w 3 261 "$display", "avg|diff| (Q8.8) = %0d | max|diff| (Q8.8) = %0d", v0000021b8c96dfa0_0, v0000021b8c96c740_0 {0 0 0};
    %vpi_call/w 3 262 "$display", "Artifacts: %s (frame), %s (metrics)", P_0000021b8c9057f8, P_0000021b8c9057c0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 265 "$finish" {0 0 0};
    %end;
    .thread T_71;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "-";
    "src/DigitIdentificationTest/digit_identifier_tb.v";
    "src/CombinationalDone/../CombinationalDone/gan_comb_frame_top.v";
    "src/top/gan_serial_top.v";
    "src/CombinationalDone/../discriminator/discriminator_pipeline.v";
    "src/CombinationalDone/../layers/layer1_discriminator.v";
    "src/CombinationalDone/../layers/layer2_discriminator.v";
    "src/CombinationalDone/../layers/layer3_discriminator.v";
    "src/layers/pipelined_mac.v";
    "src/CombinationalDone/../fifo/sync_fifo.v";
    "src/CombinationalDone/../interfaces/frame_sampler.v";
    "src/CombinationalDone/../generator/generator_pipeline.v";
    "src/CombinationalDone/../layers/layer1_generator.v";
    "src/CombinationalDone/../layers/layer2_generator.v";
    "src/CombinationalDone/../layers/layer3_generator.v";
    "src/CombinationalDone/../interfaces/pixel_serial_loader.v";
    "src/CombinationalDone/../generator/seed_lfsr_bank.v";
    "src/CombinationalDone/../interfaces/vector_expander.v";
    "src/CombinationalDone/../interfaces/vector_sigmoid.v";
    "src/interfaces/sigmoid_approx.v";
    "src/CombinationalDone/../interfaces/vector_upsampler.v";
    "src/CombinationalDone/../CombinationalDone/combinational_done_block.v";
