<map id="C:/work/s025_sw/kits/common/drivers/tftspi.c" name="C:/work/s025_sw/kits/common/drivers/tftspi.c">
<area shape="rect" id="node3" href="$em__device_8h.html" title="CMSIS Cortex&#45;M Peripheral Access Layer for Silicon Laboratories microcontroller devices. " alt="" coords="3415,245,3509,272"/>
<area shape="rect" id="node85" href="$em__usart_8h.html" title="Universal synchronous/asynchronous receiver/transmitter (USART/UART) peripheral API. " alt="" coords="3402,96,3488,123"/>
<area shape="rect" id="node90" href="$em__gpio_8h.html" title="General Purpose IO (GPIO) peripheral API. " alt="" coords="3620,96,3703,123"/>
<area shape="rect" id="node99" href="$em__cmu_8h.html" title="Clock management unit (CMU) API. " alt="" coords="3513,96,3596,123"/>
<area shape="rect" id="node105" href="$tftspi_8h.html" title="EFM32GG_DK3750, SPI controller API for SSD2119 display interface when using Generic/Direct Drive mode..." alt="" coords="5797,245,5859,272"/>
<area shape="rect" id="node5" href="$efm32pg1b200f256gm48_8h.html" title="CMSIS Cortex&#45;M Peripheral Access Layer Header File for EFM32PG1B200F256GM48. " alt="" coords="3047,320,3221,347"/>
<area shape="rect" id="node9" href="$system__efm32pg1b_8h.html" title="CMSIS Cortex&#45;M3/M4 System Layer for EFM32 devices. " alt="" coords="6051,395,6195,421"/>
<area shape="rect" id="node13" href="$efm32pg1b__msc_8h.html" title="EFM32PG1B_MSC register and bit field definitions. " alt="" coords="5,395,131,421"/>
<area shape="rect" id="node15" href="$efm32pg1b__emu_8h.html" title="EFM32PG1B_EMU register and bit field definitions. " alt="" coords="155,395,284,421"/>
<area shape="rect" id="node17" href="$efm32pg1b__rmu_8h.html" title="EFM32PG1B_RMU register and bit field definitions. " alt="" coords="309,395,435,421"/>
<area shape="rect" id="node19" href="$efm32pg1b__cmu_8h.html" title="EFM32PG1B_CMU register and bit field definitions. " alt="" coords="460,395,588,421"/>
<area shape="rect" id="node21" href="$efm32pg1b__crypto_8h.html" title="EFM32PG1B_CRYPTO register and bit field definitions. " alt="" coords="612,395,751,421"/>
<area shape="rect" id="node23" href="$efm32pg1b__gpio__p_8h.html" title="EFM32PG1B_GPIO_P register and bit field definitions. " alt="" coords="775,395,917,421"/>
<area shape="rect" id="node25" href="$efm32pg1b__gpio_8h.html" title="EFM32PG1B_GPIO register and bit field definitions. " alt="" coords="943,395,1071,421"/>
<area shape="rect" id="node27" href="$efm32pg1b__prs__ch_8h.html" title="EFM32PG1B_PRS_CH register and bit field definitions. " alt="" coords="1095,395,1237,421"/>
<area shape="rect" id="node29" href="$efm32pg1b__prs_8h.html" title="EFM32PG1B_PRS register and bit field definitions. " alt="" coords="1263,395,1385,421"/>
<area shape="rect" id="node31" href="$efm32pg1b__ldma__ch_8h.html" title="EFM32PG1B_LDMA_CH register and bit field definitions. " alt="" coords="1409,395,1561,421"/>
<area shape="rect" id="node33" href="$efm32pg1b__ldma_8h.html" title="EFM32PG1B_LDMA register and bit field definitions. " alt="" coords="1586,395,1717,421"/>
<area shape="rect" id="node35" href="$efm32pg1b__fpueh_8h.html" title="EFM32PG1B_FPUEH register and bit field definitions. " alt="" coords="1743,395,1879,421"/>
<area shape="rect" id="node37" href="$efm32pg1b__gpcrc_8h.html" title="EFM32PG1B_GPCRC register and bit field definitions. " alt="" coords="1903,395,2037,421"/>
<area shape="rect" id="node39" href="$efm32pg1b__timer__cc_8h.html" title="EFM32PG1B_TIMER_CC register and bit field definitions. " alt="" coords="2062,395,2215,421"/>
<area shape="rect" id="node41" href="$efm32pg1b__timer_8h.html" title="EFM32PG1B_TIMER register and bit field definitions. " alt="" coords="2239,395,2373,421"/>
<area shape="rect" id="node43" href="$efm32pg1b__usart_8h.html" title="EFM32PG1B_USART register and bit field definitions. " alt="" coords="2399,395,2532,421"/>
<area shape="rect" id="node45" href="$efm32pg1b__leuart_8h.html" title="EFM32PG1B_LEUART register and bit field definitions. " alt="" coords="2557,395,2693,421"/>
<area shape="rect" id="node47" href="$efm32pg1b__letimer_8h.html" title="EFM32PG1B_LETIMER register and bit field definitions. " alt="" coords="2719,395,2863,421"/>
<area shape="rect" id="node49" href="$efm32pg1b__cryotimer_8h.html" title="EFM32PG1B_CRYOTIMER register and bit field definitions. " alt="" coords="2887,395,3045,421"/>
<area shape="rect" id="node51" href="$efm32pg1b__pcnt_8h.html" title="EFM32PG1B_PCNT register and bit field definitions. " alt="" coords="3071,395,3199,421"/>
<area shape="rect" id="node53" href="$efm32pg1b__i2c_8h.html" title="EFM32PG1B_I2C register and bit field definitions. " alt="" coords="3223,395,3343,421"/>
<area shape="rect" id="node55" href="$efm32pg1b__adc_8h.html" title="EFM32PG1B_ADC register and bit field definitions. " alt="" coords="3367,395,3491,421"/>
<area shape="rect" id="node57" href="$efm32pg1b__acmp_8h.html" title="EFM32PG1B_ACMP register and bit field definitions. " alt="" coords="3515,395,3649,421"/>
<area shape="rect" id="node59" href="$efm32pg1b__idac_8h.html" title="EFM32PG1B_IDAC register and bit field definitions. " alt="" coords="3674,395,3800,421"/>
<area shape="rect" id="node61" href="$efm32pg1b__rtcc__cc_8h.html" title="EFM32PG1B_RTCC_CC register and bit field definitions. " alt="" coords="3825,395,3969,421"/>
<area shape="rect" id="node63" href="$efm32pg1b__rtcc__ret_8h.html" title="EFM32PG1B_RTCC_RET register and bit field definitions. " alt="" coords="3994,395,4141,421"/>
<area shape="rect" id="node65" href="$efm32pg1b__rtcc_8h.html" title="EFM32PG1B_RTCC register and bit field definitions. " alt="" coords="4167,395,4292,421"/>
<area shape="rect" id="node67" href="$efm32pg1b__wdog__pch_8h.html" title="EFM32PG1B_WDOG_PCH register and bit field definitions. " alt="" coords="4316,395,4479,421"/>
<area shape="rect" id="node69" href="$efm32pg1b__wdog_8h.html" title="EFM32PG1B_WDOG register and bit field definitions. " alt="" coords="4503,395,4637,421"/>
<area shape="rect" id="node71" href="$efm32pg1b__dma__descriptor_8h.html" title="EFM32PG1B_DMA_DESCRIPTOR register and bit field definitions. " alt="" coords="4662,395,4855,421"/>
<area shape="rect" id="node73" href="$efm32pg1b__devinfo_8h.html" title="EFM32PG1B_DEVINFO register and bit field definitions. " alt="" coords="4879,395,5024,421"/>
<area shape="rect" id="node75" href="$efm32pg1b__romtable_8h.html" title="EFM32PG1B_ROMTABLE register and bit field definitions. " alt="" coords="5049,395,5204,421"/>
<area shape="rect" id="node77" href="$efm32pg1b__prs__signals_8h.html" title="EFM32PG1B_PRS_SIGNALS register and bit field definitions. " alt="" coords="5228,395,5396,421"/>
<area shape="rect" id="node79" href="$efm32pg1b__dmareq_8h.html" title="EFM32PG1B_DMAREQ register and bit field definitions. " alt="" coords="5421,395,5568,421"/>
<area shape="rect" id="node81" href="$efm32pg1b__af__ports_8h.html" title="EFM32PG1B_AF_PORTS register and bit field definitions. " alt="" coords="5593,395,5743,421"/>
<area shape="rect" id="node83" href="$efm32pg1b__af__pins_8h.html" title="EFM32PG1B_AF_PINS register and bit field definitions. " alt="" coords="5767,395,5912,421"/>
<area shape="rect" id="node94" href="$em__bus_8h.html" title="RAM and peripheral bit&#45;field set and clear API. " alt="" coords="3575,171,3653,197"/>
<area shape="rect" id="node97" href="$em__assert_8h.html" title="Emlib peripheral API &quot;assert&quot; implementation. " alt="" coords="3679,171,3772,197"/>
</map>
