// Seed: 1558376988
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wor id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5  = 1;
  assign id_13 = 1;
  always @(posedge id_7 or posedge id_14) $clog2(21);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd27
) (
    output wand id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand _id_4,
    output wor id_5
);
  parameter id_7 = 1'd0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8, id_9;
  wire id_10;
  ;
  wire [id_4 : -1] id_11;
  logic id_12 = 1 == -1;
endmodule
