#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x5571f371d070 .scope module, "cpu_tb" "cpu_tb" 2 16;
 .timescale -8 -12;
P_0x5571f373e090 .param/l "ADD_INSTR" 1 2 24, C4<0100>;
P_0x5571f373e0d0 .param/l "AND_INSTR" 1 2 22, C4<0010>;
P_0x5571f373e110 .param/l "BAUD_COUNTS_PER_BIT" 1 2 45, +C4<00000000000000000000001000001001>;
P_0x5571f373e150 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 1 2 46, +C4<00000000000000000000000000001010>;
P_0x5571f373e190 .param/l "CRA_BIT_NUMB" 1 2 38, +C4<00000000000000000000000000000100>;
P_0x5571f373e1d0 .param/l "DEC_INSTR" 1 2 26, C4<0110>;
P_0x5571f373e210 .param/l "INC_INSTR" 1 2 25, C4<0101>;
P_0x5571f373e250 .param/l "IN_INSTR" 1 2 33, C4<1101>;
P_0x5571f373e290 .param/l "JC_INSTR" 1 2 30, C4<1010>;
P_0x5571f373e2d0 .param/l "JMP_INSTR" 1 2 28, C4<1000>;
P_0x5571f373e310 .param/l "JZ_INSTR" 1 2 29, C4<1001>;
P_0x5571f373e350 .param/l "LDI_INSTR" 1 2 35, C4<1111>;
P_0x5571f373e390 .param/l "LD_INSTR" 1 2 31, C4<1011>;
P_0x5571f373e3d0 .param/l "MEMORY_ADDRESS_WIDTH" 1 2 40, +C4<00000000000000000000000000000100>;
P_0x5571f373e410 .param/l "MEMORY_REGISTERS" 1 2 41, +C4<00000000000000000000000000010000>;
P_0x5571f373e450 .param/l "NOP_INSTR" 1 2 20, C4<0000>;
P_0x5571f373e490 .param/l "OPERATION_CODE_WIDTH" 1 2 37, +C4<00000000000000000000000000000011>;
P_0x5571f373e4d0 .param/l "OR_INSTR" 1 2 23, C4<0011>;
P_0x5571f373e510 .param/l "OUT_INSTR" 1 2 34, C4<1110>;
P_0x5571f373e550 .param/l "REGISTER_WIDTH" 1 2 39, +C4<00000000000000000000000000000100>;
P_0x5571f373e590 .param/l "RX_COUNTER_BITWIDTH" 1 2 44, +C4<00000000000000000000000000000011>;
P_0x5571f373e5d0 .param/l "ST_INSTR" 1 2 32, C4<1100>;
P_0x5571f373e610 .param/l "SUB_INSTR" 1 2 27, C4<0111>;
P_0x5571f373e650 .param/l "UART_DATA_LENGTH" 1 2 43, +C4<00000000000000000000000000001000>;
P_0x5571f373e690 .param/l "XOR_INSTR" 1 2 21, C4<0001>;
P_0x5571f373e6d0 .param/l "clk_pulse" 1 2 48, +C4<00000000000000000000000000001010>;
P_0x5571f373e710 .param/l "wait_one_bit" 1 2 49, +C4<0000000000000000000000000000000000000000000000000001010001011010>;
v0x5571f3763980_0 .var "clk_tb", 0 0;
v0x5571f3763a40_0 .var "current_byte", 7 0;
v0x5571f3763b20_0 .var "data_array", 63 0;
v0x5571f3763be0_0 .net "data_valid_strb_tb", 0 0, L_0x5571f3778680;  1 drivers
v0x5571f3763cd0_0 .net "decode_tb", 0 0, L_0x5571f3767ad0;  1 drivers
v0x5571f3763e10_0 .net "execute_tb", 0 0, L_0x5571f37681a0;  1 drivers
v0x5571f3763f00_0 .net "fetch_instr_tb", 0 0, L_0x5571f3767990;  1 drivers
v0x5571f3763ff0_0 .net "fetch_mdr_tb", 0 0, L_0x5571f3767d30;  1 drivers
v0x5571f37640e0_0 .net "fetcho_op_tb", 0 0, L_0x5571f3767c00;  1 drivers
v0x5571f3764180_0 .var/i "i", 31 0;
v0x5571f3764260_0 .var "in_pins_tb", 3 0;
v0x5571f3764320_0 .var/i "j", 31 0;
v0x5571f37643e0_0 .net "next_data_strb_tb", 0 0, L_0x5571f37785c0;  1 drivers
v0x5571f37644d0_0 .net "out_pins_tb", 3 0, L_0x5571f3709890;  1 drivers
v0x5571f3764590_0 .var "p_programm_tb", 0 0;
v0x5571f3764680_0 .net "programm_o_tb", 0 0, L_0x5571f37678a0;  1 drivers
v0x5571f3764770_0 .var "reset_tb", 0 0;
v0x5571f3764810_0 .var "rx_tb", 0 0;
S_0x5571f3718e20 .scope module, "dut" "cpu" 2 84, 3 1 0, S_0x5571f371d070;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 4 "in_pins_i";
    .port_info 3 /OUTPUT 1 "next_data_strb_o";
    .port_info 4 /OUTPUT 4 "out_pins_o";
    .port_info 5 /OUTPUT 1 "data_valid_strb_o";
    .port_info 6 /OUTPUT 4 "instr_reg_o";
    .port_info 7 /OUTPUT 1 "programm_o";
    .port_info 8 /OUTPUT 1 "fetch_instr_o";
    .port_info 9 /OUTPUT 1 "decode_o";
    .port_info 10 /OUTPUT 1 "fetcho_op_o";
    .port_info 11 /OUTPUT 1 "fetch_mdr_o";
    .port_info 12 /OUTPUT 1 "execute_o";
    .port_info 13 /INPUT 1 "p_programm_i";
    .port_info 14 /INPUT 1 "rx_i";
P_0x5571f3668ec0 .param/l "BAUD_COUNTS_PER_BIT" 0 3 10, +C4<00000000000000000000001000001001>;
P_0x5571f3668f00 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 3 11, +C4<00000000000000000000000000001010>;
P_0x5571f3668f40 .param/l "CRA_BIT_NUMB" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x5571f3668f80 .param/l "MEMORY_ADDRESS_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5571f3668fc0 .param/l "MEMORY_REGISTERS" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x5571f3669000 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x5571f3669040 .param/l "REGISTER_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x5571f3669080 .param/l "RX_COUNTER_BITWIDTH" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x5571f36690c0 .param/l "UART_DATA_LENGTH" 0 3 8, +C4<00000000000000000000000000001000>;
L_0x5571f3709890 .functor BUFZ 4, v0x5571f375df10_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5571f3708c70 .functor BUFZ 4, v0x5571f3764260_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5571f370d1e0 .functor BUFZ 4, v0x5571f375a880_0, C4<0000>, C4<0000>, C4<0000>;
v0x5571f3760ce0_0 .net "a_alu_cpu", 3 0, v0x5571f3755ae0_0;  1 drivers
v0x5571f3760dc0_0 .net "addr_mem_cpu", 3 0, v0x5571f3755ba0_0;  1 drivers
v0x5571f3760e80_0 .net "b_alu_cpu", 3 0, v0x5571f3755d40_0;  1 drivers
v0x5571f3760f70_0 .net "carry_alu_cpu", 0 0, L_0x5571f37675a0;  1 drivers
v0x5571f3761010_0 .net "clk_i", 0 0, v0x5571f3763980_0;  1 drivers
v0x5571f3761100_0 .net "data_a_cpu", 3 0, L_0x5571f3708050;  1 drivers
v0x5571f3761210_0 .net "data_in_cpu", 3 0, L_0x5571f3764b90;  1 drivers
v0x5571f3761320_0 .net "data_ir_cpu", 3 0, v0x5571f375a880_0;  1 drivers
v0x5571f3761430_0 .net "data_mdr_cpu", 3 0, L_0x5571f370a480;  1 drivers
v0x5571f37614f0_0 .net "data_opnd_cpu", 3 0, L_0x5571f3730b00;  1 drivers
v0x5571f3761600_0 .net "data_out_cpu", 3 0, v0x5571f375df10_0;  1 drivers
v0x5571f37616c0_0 .net "data_valid_strb_o", 0 0, L_0x5571f3778680;  alias, 1 drivers
v0x5571f3761760_0 .net "decode_o", 0 0, L_0x5571f3767ad0;  alias, 1 drivers
v0x5571f3761800_0 .net "execute_o", 0 0, L_0x5571f37681a0;  alias, 1 drivers
v0x5571f37618a0_0 .net "fetch_instr_o", 0 0, L_0x5571f3767990;  alias, 1 drivers
v0x5571f3761940_0 .net "fetch_mdr_o", 0 0, L_0x5571f3767d30;  alias, 1 drivers
v0x5571f37619e0_0 .net "fetcho_op_o", 0 0, L_0x5571f3767c00;  alias, 1 drivers
v0x5571f3761b90_0 .net "in_pins_i", 3 0, v0x5571f3764260_0;  1 drivers
v0x5571f3761c30_0 .net "instr_reg_o", 3 0, L_0x5571f370d1e0;  1 drivers
v0x5571f3761cd0_0 .net "next_data_strb_o", 0 0, L_0x5571f37785c0;  alias, 1 drivers
v0x5571f3761d70_0 .net "oc_alu_cpu", 2 0, v0x5571f37577e0_0;  1 drivers
v0x5571f3761e60_0 .net "out_pins_o", 3 0, L_0x5571f3709890;  alias, 1 drivers
v0x5571f3761f00_0 .net "p_active", 0 0, L_0x5571f3767800;  1 drivers
v0x5571f3761ff0_0 .net "p_addr", 3 0, v0x5571f375eb50_0;  1 drivers
v0x5571f37620e0_0 .net "p_data", 3 0, v0x5571f375ecf0_0;  1 drivers
v0x5571f37621f0_0 .net "p_enable_mem_write", 0 0, v0x5571f375ee80_0;  1 drivers
v0x5571f37622e0_0 .net "p_programm_i", 0 0, v0x5571f3764590_0;  1 drivers
v0x5571f3762380_0 .net "programm_o", 0 0, L_0x5571f37678a0;  alias, 1 drivers
v0x5571f3762420_0 .net "read_data_mem_cpu", 3 0, v0x5571f375c8b0_0;  1 drivers
v0x5571f3762510_0 .net "read_en_mem_cpu", 0 0, v0x5571f3758190_0;  1 drivers
v0x5571f3762600_0 .net "reset_i", 0 0, v0x5571f3764770_0;  1 drivers
v0x5571f37626a0_0 .net "result_alu_cpu", 3 0, v0x5571f3753780_0;  1 drivers
v0x5571f3762790_0 .net "rx_data", 7 0, L_0x5571f37786f0;  1 drivers
v0x5571f37628a0_0 .net "rx_data_valid_strb", 0 0, v0x5571f3760400_0;  1 drivers
v0x5571f3762990_0 .net "rx_i", 0 0, v0x5571f3764810_0;  1 drivers
v0x5571f3762a30_0 .net "write_data_a_cpu", 3 0, v0x5571f37588a0_0;  1 drivers
v0x5571f3762b20_0 .net "write_data_in_cpu", 3 0, L_0x5571f3708c70;  1 drivers
v0x5571f3762be0_0 .net "write_data_ir_cpu", 3 0, v0x5571f3758990_0;  1 drivers
v0x5571f3762cd0_0 .net "write_data_mdr_cpu", 3 0, v0x5571f3758a50_0;  1 drivers
v0x5571f3762de0_0 .net "write_data_mem_cpu", 3 0, v0x5571f3758b30_0;  1 drivers
v0x5571f3762ef0_0 .net "write_data_opnd_cpu", 3 0, v0x5571f3758c10_0;  1 drivers
v0x5571f3763000_0 .net "write_data_out_cpu", 3 0, v0x5571f3758cf0_0;  1 drivers
v0x5571f3763110_0 .net "write_en_a_cpu", 0 0, v0x5571f3758dd0_0;  1 drivers
v0x5571f3763200_0 .net "write_en_in_cpu", 0 0, v0x5571f3758ea0_0;  1 drivers
v0x5571f37632f0_0 .net "write_en_ir_cpu", 0 0, v0x5571f3758f40_0;  1 drivers
v0x5571f37633e0_0 .net "write_en_mdr_cpu", 0 0, v0x5571f3759000_0;  1 drivers
v0x5571f37634d0_0 .net "write_en_mem_cpu", 0 0, v0x5571f37590c0_0;  1 drivers
v0x5571f37635c0_0 .net "write_en_opnd_cpu", 0 0, v0x5571f3759180_0;  1 drivers
v0x5571f37636b0_0 .net "write_en_out_cpu", 0 0, v0x5571f3759240_0;  1 drivers
S_0x5571f371a340 .scope module, "a_reg" "my_register" 3 119, 4 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5571f367dfb0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x5571f3708050 .functor BUFZ 4, v0x5571f370a590_0, C4<0000>, C4<0000>, C4<0000>;
v0x5571f3708260_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f3707570_0 .net "in_i", 3 0, v0x5571f37588a0_0;  alias, 1 drivers
v0x5571f3707670_0 .net "out_o", 3 0, L_0x5571f3708050;  alias, 1 drivers
v0x5571f370a590_0 .var "reg_val", 3 0;
v0x5571f370a690_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f3730c10_0 .net "write_en_i", 0 0, v0x5571f3758dd0_0;  alias, 1 drivers
E_0x5571f366eaf0 .event posedge, v0x5571f370a690_0, v0x5571f3708260_0;
S_0x5571f371e3f0 .scope module, "alu" "alu" 3 228, 5 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x5571f373db90 .param/l "ALU_BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
P_0x5571f373dbd0 .param/l "OPERATION_CODE_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
L_0x7fdab5d78018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5571f3764ce0 .functor XNOR 1, L_0x5571f3764c20, L_0x7fdab5d78018, C4<0>, C4<0>;
L_0x5571f3764d50 .functor NOT 4, v0x5571f3755d40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5571f3764f40 .functor XOR 4, v0x5571f3755ae0_0, v0x5571f3755d40_0, C4<0000>, C4<0000>;
L_0x5571f3765040 .functor AND 4, v0x5571f3755ae0_0, v0x5571f3755d40_0, C4<1111>, C4<1111>;
L_0x5571f37650b0 .functor OR 4, v0x5571f3755ae0_0, v0x5571f3755d40_0, C4<0000>, C4<0000>;
v0x5571f3752dd0_0 .net/2u *"_ivl_2", 0 0, L_0x7fdab5d78018;  1 drivers
v0x5571f3752ed0_0 .net *"_ivl_4", 0 0, L_0x5571f3764ce0;  1 drivers
v0x5571f3752f90_0 .net *"_ivl_6", 3 0, L_0x5571f3764d50;  1 drivers
v0x5571f3753050_0 .net "a_i", 3 0, v0x5571f3755ae0_0;  alias, 1 drivers
v0x5571f3753140_0 .net "add_sub", 0 0, L_0x5571f3764c20;  1 drivers
v0x5571f3753230_0 .net "and_result", 3 0, L_0x5571f3765040;  1 drivers
v0x5571f37532d0_0 .net "b_add_sub", 3 0, L_0x5571f3764dc0;  1 drivers
v0x5571f37533c0_0 .net "b_i", 3 0, v0x5571f3755d40_0;  alias, 1 drivers
v0x5571f3753480_0 .net "carry_o", 0 0, L_0x5571f37675a0;  alias, 1 drivers
v0x5571f37535e0_0 .net "oc_i", 2 0, v0x5571f37577e0_0;  alias, 1 drivers
v0x5571f37536a0_0 .net "or_result", 3 0, L_0x5571f37650b0;  1 drivers
v0x5571f3753780_0 .var "result_o", 3 0;
v0x5571f3753860_0 .net "sum", 3 0, L_0x5571f37672e0;  1 drivers
v0x5571f3753950_0 .net "xor_result", 3 0, L_0x5571f3764f40;  1 drivers
E_0x5571f366ec90/0 .event anyedge, v0x5571f37535e0_0, v0x5571f37536a0_0, v0x5571f3753230_0, v0x5571f3753950_0;
E_0x5571f366ec90/1 .event anyedge, v0x5571f3752c50_0;
E_0x5571f366ec90 .event/or E_0x5571f366ec90/0, E_0x5571f366ec90/1;
L_0x5571f3764c20 .part v0x5571f37577e0_0, 1, 1;
L_0x5571f3764dc0 .functor MUXZ 4, L_0x5571f3764d50, v0x5571f3755d40_0, L_0x5571f3764ce0, C4<>;
S_0x5571f371eae0 .scope module, "cra" "carry_ripple_adder" 5 47, 6 1 0, S_0x5571f371e3f0;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x5571f374caf0 .param/l "CRA_BIT_NUMB" 0 6 2, +C4<00000000000000000000000000000100>;
L_0x5571f3767270 .functor BUFZ 1, L_0x5571f3764c20, C4<0>, C4<0>, C4<0>;
v0x5571f3752720_0 .net *"_ivl_33", 0 0, L_0x5571f3767270;  1 drivers
v0x5571f3752800_0 .net "a_i", 3 0, v0x5571f3755ae0_0;  alias, 1 drivers
v0x5571f37528e0_0 .net "b_i", 3 0, L_0x5571f3764dc0;  alias, 1 drivers
v0x5571f37529a0_0 .net "carry", 4 0, L_0x5571f3767380;  1 drivers
v0x5571f3752a80_0 .net "carry_i", 0 0, L_0x5571f3764c20;  alias, 1 drivers
v0x5571f3752b90_0 .net "carry_o", 0 0, L_0x5571f37675a0;  alias, 1 drivers
v0x5571f3752c50_0 .net "sum_o", 3 0, L_0x5571f37672e0;  alias, 1 drivers
L_0x5571f37654d0 .part v0x5571f3755ae0_0, 0, 1;
L_0x5571f3765600 .part L_0x5571f3764dc0, 0, 1;
L_0x5571f3765730 .part L_0x5571f3767380, 0, 1;
L_0x5571f3765c60 .part v0x5571f3755ae0_0, 1, 1;
L_0x5571f3765ea0 .part L_0x5571f3764dc0, 1, 1;
L_0x5571f3765fd0 .part L_0x5571f3767380, 1, 1;
L_0x5571f37665d0 .part v0x5571f3755ae0_0, 2, 1;
L_0x5571f3766700 .part L_0x5571f3764dc0, 2, 1;
L_0x5571f3766880 .part L_0x5571f3767380, 2, 1;
L_0x5571f3766df0 .part v0x5571f3755ae0_0, 3, 1;
L_0x5571f3766f80 .part L_0x5571f3764dc0, 3, 1;
L_0x5571f37670b0 .part L_0x5571f3767380, 3, 1;
L_0x5571f37672e0 .concat8 [ 1 1 1 1], L_0x5571f3765250, L_0x5571f3765960, L_0x5571f37662d0, L_0x5571f3766af0;
LS_0x5571f3767380_0_0 .concat8 [ 1 1 1 1], L_0x5571f3767270, L_0x5571f3765460, L_0x5571f3765bd0, L_0x5571f3766540;
LS_0x5571f3767380_0_4 .concat8 [ 1 0 0 0], L_0x5571f3766d60;
L_0x5571f3767380 .concat8 [ 4 1 0 0], LS_0x5571f3767380_0_0, LS_0x5571f3767380_0_4;
L_0x5571f37675a0 .part L_0x5571f3767380, 4, 1;
S_0x5571f371f1d0 .scope generate, "adder_stage[0]" "adder_stage[0]" 6 19, 6 19 0, S_0x5571f371eae0;
 .timescale -8 -12;
P_0x5571f374cc80 .param/l "i" 1 6 19, +C4<00>;
S_0x5571f37206e0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x5571f371f1d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x5571f3765460 .functor OR 1, L_0x5571f3765190, L_0x5571f37653a0, C4<0>, C4<0>;
v0x5571f374d770_0 .net "a_i", 0 0, L_0x5571f37654d0;  1 drivers
v0x5571f374d830_0 .net "b_i", 0 0, L_0x5571f3765600;  1 drivers
v0x5571f374d900_0 .net "carry_ha_0", 0 0, L_0x5571f3765190;  1 drivers
v0x5571f374da00_0 .net "carry_ha_1", 0 0, L_0x5571f37653a0;  1 drivers
v0x5571f374dad0_0 .net "carry_i", 0 0, L_0x5571f3765730;  1 drivers
v0x5571f374dbc0_0 .net "carry_o", 0 0, L_0x5571f3765460;  1 drivers
v0x5571f374dc60_0 .net "sum_ab", 0 0, L_0x5571f3765120;  1 drivers
v0x5571f374dd50_0 .net "sum_o", 0 0, L_0x5571f3765250;  1 drivers
S_0x5571f37222f0 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x5571f37206e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5571f3765120 .functor XOR 1, L_0x5571f37654d0, L_0x5571f3765600, C4<0>, C4<0>;
L_0x5571f3765190 .functor AND 1, L_0x5571f37654d0, L_0x5571f3765600, C4<1>, C4<1>;
v0x5571f3730cb0_0 .net "a_i", 0 0, L_0x5571f37654d0;  alias, 1 drivers
v0x5571f374cec0_0 .net "b_i", 0 0, L_0x5571f3765600;  alias, 1 drivers
v0x5571f374cf80_0 .net "carry_o", 0 0, L_0x5571f3765190;  alias, 1 drivers
v0x5571f374d050_0 .net "sum_o", 0 0, L_0x5571f3765120;  alias, 1 drivers
S_0x5571f374d1c0 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x5571f37206e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5571f3765250 .functor XOR 1, L_0x5571f3765120, L_0x5571f3765730, C4<0>, C4<0>;
L_0x5571f37653a0 .functor AND 1, L_0x5571f3765120, L_0x5571f3765730, C4<1>, C4<1>;
v0x5571f374d3c0_0 .net "a_i", 0 0, L_0x5571f3765120;  alias, 1 drivers
v0x5571f374d490_0 .net "b_i", 0 0, L_0x5571f3765730;  alias, 1 drivers
v0x5571f374d530_0 .net "carry_o", 0 0, L_0x5571f37653a0;  alias, 1 drivers
v0x5571f374d600_0 .net "sum_o", 0 0, L_0x5571f3765250;  alias, 1 drivers
S_0x5571f374de20 .scope generate, "adder_stage[1]" "adder_stage[1]" 6 19, 6 19 0, S_0x5571f371eae0;
 .timescale -8 -12;
P_0x5571f374e020 .param/l "i" 1 6 19, +C4<01>;
S_0x5571f374e0e0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x5571f374de20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x5571f3765bd0 .functor OR 1, L_0x5571f37658d0, L_0x5571f3765af0, C4<0>, C4<0>;
v0x5571f374ef30_0 .net "a_i", 0 0, L_0x5571f3765c60;  1 drivers
v0x5571f374eff0_0 .net "b_i", 0 0, L_0x5571f3765ea0;  1 drivers
v0x5571f374f0c0_0 .net "carry_ha_0", 0 0, L_0x5571f37658d0;  1 drivers
v0x5571f374f1c0_0 .net "carry_ha_1", 0 0, L_0x5571f3765af0;  1 drivers
v0x5571f374f290_0 .net "carry_i", 0 0, L_0x5571f3765fd0;  1 drivers
v0x5571f374f380_0 .net "carry_o", 0 0, L_0x5571f3765bd0;  1 drivers
v0x5571f374f420_0 .net "sum_ab", 0 0, L_0x5571f3765860;  1 drivers
v0x5571f374f510_0 .net "sum_o", 0 0, L_0x5571f3765960;  1 drivers
S_0x5571f374e370 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x5571f374e0e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5571f3765860 .functor XOR 1, L_0x5571f3765c60, L_0x5571f3765ea0, C4<0>, C4<0>;
L_0x5571f37658d0 .functor AND 1, L_0x5571f3765c60, L_0x5571f3765ea0, C4<1>, C4<1>;
v0x5571f374e5a0_0 .net "a_i", 0 0, L_0x5571f3765c60;  alias, 1 drivers
v0x5571f374e680_0 .net "b_i", 0 0, L_0x5571f3765ea0;  alias, 1 drivers
v0x5571f374e740_0 .net "carry_o", 0 0, L_0x5571f37658d0;  alias, 1 drivers
v0x5571f374e810_0 .net "sum_o", 0 0, L_0x5571f3765860;  alias, 1 drivers
S_0x5571f374e980 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x5571f374e0e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5571f3765960 .functor XOR 1, L_0x5571f3765860, L_0x5571f3765fd0, C4<0>, C4<0>;
L_0x5571f3765af0 .functor AND 1, L_0x5571f3765860, L_0x5571f3765fd0, C4<1>, C4<1>;
v0x5571f374eb80_0 .net "a_i", 0 0, L_0x5571f3765860;  alias, 1 drivers
v0x5571f374ec50_0 .net "b_i", 0 0, L_0x5571f3765fd0;  alias, 1 drivers
v0x5571f374ecf0_0 .net "carry_o", 0 0, L_0x5571f3765af0;  alias, 1 drivers
v0x5571f374edc0_0 .net "sum_o", 0 0, L_0x5571f3765960;  alias, 1 drivers
S_0x5571f374f5e0 .scope generate, "adder_stage[2]" "adder_stage[2]" 6 19, 6 19 0, S_0x5571f371eae0;
 .timescale -8 -12;
P_0x5571f374f7c0 .param/l "i" 1 6 19, +C4<010>;
S_0x5571f374f880 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x5571f374f5e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x5571f3766540 .functor OR 1, L_0x5571f37661f0, L_0x5571f3766460, C4<0>, C4<0>;
v0x5571f3750790_0 .net "a_i", 0 0, L_0x5571f37665d0;  1 drivers
v0x5571f3750850_0 .net "b_i", 0 0, L_0x5571f3766700;  1 drivers
v0x5571f3750920_0 .net "carry_ha_0", 0 0, L_0x5571f37661f0;  1 drivers
v0x5571f3750a20_0 .net "carry_ha_1", 0 0, L_0x5571f3766460;  1 drivers
v0x5571f3750af0_0 .net "carry_i", 0 0, L_0x5571f3766880;  1 drivers
v0x5571f3750be0_0 .net "carry_o", 0 0, L_0x5571f3766540;  1 drivers
v0x5571f3750c80_0 .net "sum_ab", 0 0, L_0x5571f3766140;  1 drivers
v0x5571f3750d70_0 .net "sum_o", 0 0, L_0x5571f37662d0;  1 drivers
S_0x5571f374fb40 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x5571f374f880;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5571f3766140 .functor XOR 1, L_0x5571f37665d0, L_0x5571f3766700, C4<0>, C4<0>;
L_0x5571f37661f0 .functor AND 1, L_0x5571f37665d0, L_0x5571f3766700, C4<1>, C4<1>;
v0x5571f374fd70_0 .net "a_i", 0 0, L_0x5571f37665d0;  alias, 1 drivers
v0x5571f374fe50_0 .net "b_i", 0 0, L_0x5571f3766700;  alias, 1 drivers
v0x5571f374ff10_0 .net "carry_o", 0 0, L_0x5571f37661f0;  alias, 1 drivers
v0x5571f374ffe0_0 .net "sum_o", 0 0, L_0x5571f3766140;  alias, 1 drivers
S_0x5571f3750150 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x5571f374f880;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5571f37662d0 .functor XOR 1, L_0x5571f3766140, L_0x5571f3766880, C4<0>, C4<0>;
L_0x5571f3766460 .functor AND 1, L_0x5571f3766140, L_0x5571f3766880, C4<1>, C4<1>;
v0x5571f37503e0_0 .net "a_i", 0 0, L_0x5571f3766140;  alias, 1 drivers
v0x5571f37504b0_0 .net "b_i", 0 0, L_0x5571f3766880;  alias, 1 drivers
v0x5571f3750550_0 .net "carry_o", 0 0, L_0x5571f3766460;  alias, 1 drivers
v0x5571f3750620_0 .net "sum_o", 0 0, L_0x5571f37662d0;  alias, 1 drivers
S_0x5571f3750e40 .scope generate, "adder_stage[3]" "adder_stage[3]" 6 19, 6 19 0, S_0x5571f371eae0;
 .timescale -8 -12;
P_0x5571f3751020 .param/l "i" 1 6 19, +C4<011>;
S_0x5571f3751100 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x5571f3750e40;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x5571f3766d60 .functor OR 1, L_0x5571f3766a60, L_0x5571f3766c80, C4<0>, C4<0>;
v0x5571f3752070_0 .net "a_i", 0 0, L_0x5571f3766df0;  1 drivers
v0x5571f3752130_0 .net "b_i", 0 0, L_0x5571f3766f80;  1 drivers
v0x5571f3752200_0 .net "carry_ha_0", 0 0, L_0x5571f3766a60;  1 drivers
v0x5571f3752300_0 .net "carry_ha_1", 0 0, L_0x5571f3766c80;  1 drivers
v0x5571f37523d0_0 .net "carry_i", 0 0, L_0x5571f37670b0;  1 drivers
v0x5571f37524c0_0 .net "carry_o", 0 0, L_0x5571f3766d60;  1 drivers
v0x5571f3752560_0 .net "sum_ab", 0 0, L_0x5571f37669b0;  1 drivers
v0x5571f3752650_0 .net "sum_o", 0 0, L_0x5571f3766af0;  1 drivers
S_0x5571f3751390 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x5571f3751100;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5571f37669b0 .functor XOR 1, L_0x5571f3766df0, L_0x5571f3766f80, C4<0>, C4<0>;
L_0x5571f3766a60 .functor AND 1, L_0x5571f3766df0, L_0x5571f3766f80, C4<1>, C4<1>;
v0x5571f3751650_0 .net "a_i", 0 0, L_0x5571f3766df0;  alias, 1 drivers
v0x5571f3751730_0 .net "b_i", 0 0, L_0x5571f3766f80;  alias, 1 drivers
v0x5571f37517f0_0 .net "carry_o", 0 0, L_0x5571f3766a60;  alias, 1 drivers
v0x5571f37518c0_0 .net "sum_o", 0 0, L_0x5571f37669b0;  alias, 1 drivers
S_0x5571f3751a30 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x5571f3751100;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5571f3766af0 .functor XOR 1, L_0x5571f37669b0, L_0x5571f37670b0, C4<0>, C4<0>;
L_0x5571f3766c80 .functor AND 1, L_0x5571f37669b0, L_0x5571f37670b0, C4<1>, C4<1>;
v0x5571f3751cc0_0 .net "a_i", 0 0, L_0x5571f37669b0;  alias, 1 drivers
v0x5571f3751d90_0 .net "b_i", 0 0, L_0x5571f37670b0;  alias, 1 drivers
v0x5571f3751e30_0 .net "carry_o", 0 0, L_0x5571f3766c80;  alias, 1 drivers
v0x5571f3751f00_0 .net "sum_o", 0 0, L_0x5571f3766af0;  alias, 1 drivers
S_0x5571f3753ae0 .scope module, "cu" "control_unit" 3 248, 9 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "read_en_mem_o";
    .port_info 3 /OUTPUT 1 "write_en_mem_o";
    .port_info 4 /OUTPUT 4 "addr_mem_o";
    .port_info 5 /OUTPUT 4 "write_data_mem_o";
    .port_info 6 /INPUT 4 "read_data_mem_i";
    .port_info 7 /OUTPUT 1 "write_en_ir_o";
    .port_info 8 /OUTPUT 4 "write_data_ir_o";
    .port_info 9 /INPUT 4 "data_ir_i";
    .port_info 10 /OUTPUT 1 "write_en_a_o";
    .port_info 11 /OUTPUT 4 "write_data_a_o";
    .port_info 12 /INPUT 4 "data_a_i";
    .port_info 13 /OUTPUT 1 "write_en_mdr_o";
    .port_info 14 /OUTPUT 4 "write_data_mdr_o";
    .port_info 15 /INPUT 4 "data_mdr_i";
    .port_info 16 /OUTPUT 1 "write_en_opnd_o";
    .port_info 17 /OUTPUT 4 "write_data_opnd_o";
    .port_info 18 /INPUT 4 "data_opnd_i";
    .port_info 19 /OUTPUT 1 "write_en_in_o";
    .port_info 20 /INPUT 4 "data_in_i";
    .port_info 21 /OUTPUT 1 "next_data_strb_o";
    .port_info 22 /OUTPUT 1 "write_en_out_o";
    .port_info 23 /OUTPUT 4 "write_data_out_o";
    .port_info 24 /OUTPUT 1 "data_valid_strb_o";
    .port_info 25 /OUTPUT 3 "oc_o";
    .port_info 26 /OUTPUT 4 "a_o";
    .port_info 27 /OUTPUT 4 "b_o";
    .port_info 28 /INPUT 4 "result_alu_i";
    .port_info 29 /INPUT 1 "carry_alu_i";
    .port_info 30 /INPUT 1 "p_programm_i";
    .port_info 31 /INPUT 4 "p_data_i";
    .port_info 32 /INPUT 4 "p_address_i";
    .port_info 33 /INPUT 1 "p_write_en_mem_i";
    .port_info 34 /OUTPUT 1 "p_active_o";
    .port_info 35 /OUTPUT 1 "programm_o";
    .port_info 36 /OUTPUT 1 "fetch_instr_o";
    .port_info 37 /OUTPUT 1 "decode_o";
    .port_info 38 /OUTPUT 1 "fetcho_op_o";
    .port_info 39 /OUTPUT 1 "fetch_mdr_o";
    .port_info 40 /OUTPUT 1 "execute_o";
P_0x5571f3753c70 .param/l "CRA_BIT_NUMB" 0 9 2, +C4<00000000000000000000000000000100>;
P_0x5571f3753cb0 .param/l "MEMORY_ADDRESS_WIDTH" 0 9 5, +C4<00000000000000000000000000000100>;
P_0x5571f3753cf0 .param/l "OPERATION_CODE_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
P_0x5571f3753d30 .param/l "REGISTER_WIDTH" 0 9 4, +C4<00000000000000000000000000000100>;
P_0x5571f3753d70 .param/l "stDECODE" 1 9 95, C4<011>;
P_0x5571f3753db0 .param/l "stEXEC" 1 9 99, C4<111>;
P_0x5571f3753df0 .param/l "stEXEC_ALU" 1 9 98, C4<110>;
P_0x5571f3753e30 .param/l "stFETCH_I" 1 9 94, C4<010>;
P_0x5571f3753e70 .param/l "stFETCH_MDR" 1 9 97, C4<101>;
P_0x5571f3753eb0 .param/l "stFETCH_O" 1 9 96, C4<100>;
P_0x5571f3753ef0 .param/l "stPROGRAMM" 1 9 93, C4<001>;
P_0x5571f3753f30 .param/l "stRESET" 1 9 92, C4<000>;
L_0x5571f3767770 .functor OR 1, v0x5571f3757020_0, v0x5571f3755c80_0, C4<0>, C4<0>;
L_0x5571f37681a0 .functor OR 1, L_0x5571f3767e20, L_0x5571f3767ff0, C4<0>, C4<0>;
L_0x5571f37785c0 .functor AND 1, L_0x5571f37682b0, L_0x5571f37784b0, C4<1>, C4<1>;
L_0x5571f3778680 .functor BUFZ 1, v0x5571f3756510_0, C4<0>, C4<0>, C4<0>;
L_0x7fdab5d780f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5571f3754d30_0 .net/2u *"_ivl_12", 2 0, L_0x7fdab5d780f0;  1 drivers
L_0x7fdab5d78138 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5571f3754e10_0 .net/2u *"_ivl_16", 2 0, L_0x7fdab5d78138;  1 drivers
L_0x7fdab5d78180 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5571f3754ef0_0 .net/2u *"_ivl_20", 2 0, L_0x7fdab5d78180;  1 drivers
L_0x7fdab5d781c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5571f3754fb0_0 .net/2u *"_ivl_24", 2 0, L_0x7fdab5d781c8;  1 drivers
L_0x7fdab5d78210 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5571f3755090_0 .net/2u *"_ivl_28", 2 0, L_0x7fdab5d78210;  1 drivers
v0x5571f37551c0_0 .net *"_ivl_30", 0 0, L_0x5571f3767e20;  1 drivers
L_0x7fdab5d78258 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5571f3755280_0 .net/2u *"_ivl_32", 2 0, L_0x7fdab5d78258;  1 drivers
v0x5571f3755360_0 .net *"_ivl_34", 0 0, L_0x5571f3767ff0;  1 drivers
L_0x7fdab5d782a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5571f3755420_0 .net/2u *"_ivl_38", 2 0, L_0x7fdab5d782a0;  1 drivers
L_0x7fdab5d78060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5571f3755500_0 .net/2u *"_ivl_4", 2 0, L_0x7fdab5d78060;  1 drivers
v0x5571f37555e0_0 .net *"_ivl_40", 0 0, L_0x5571f37682b0;  1 drivers
v0x5571f37556a0_0 .net *"_ivl_42", 31 0, L_0x5571f3768400;  1 drivers
L_0x7fdab5d782e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571f3755780_0 .net *"_ivl_45", 30 0, L_0x7fdab5d782e8;  1 drivers
L_0x7fdab5d78330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5571f3755860_0 .net/2u *"_ivl_46", 31 0, L_0x7fdab5d78330;  1 drivers
v0x5571f3755940_0 .net *"_ivl_48", 0 0, L_0x5571f37784b0;  1 drivers
L_0x7fdab5d780a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5571f3755a00_0 .net/2u *"_ivl_8", 2 0, L_0x7fdab5d780a8;  1 drivers
v0x5571f3755ae0_0 .var "a_o", 3 0;
v0x5571f3755ba0_0 .var "addr_mem_o", 3 0;
v0x5571f3755c80_0 .var "alu_instr", 0 0;
v0x5571f3755d40_0 .var "b_o", 3 0;
v0x5571f3755e00_0 .var "c_flag", 0 0;
v0x5571f3755ea0_0 .net "carry_alu_i", 0 0, L_0x5571f37675a0;  alias, 1 drivers
v0x5571f3755f90_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f3756030_0 .var "cu_state", 2 0;
v0x5571f37560f0_0 .net "data_a_i", 3 0, L_0x5571f3708050;  alias, 1 drivers
v0x5571f37561b0_0 .net "data_in_i", 3 0, L_0x5571f3764b90;  alias, 1 drivers
v0x5571f3756270_0 .net "data_ir_i", 3 0, v0x5571f375a880_0;  alias, 1 drivers
v0x5571f3756350_0 .net "data_mdr_i", 3 0, L_0x5571f370a480;  alias, 1 drivers
v0x5571f3756430_0 .net "data_opnd_i", 3 0, L_0x5571f3730b00;  alias, 1 drivers
v0x5571f3756510_0 .var "data_valid_strb", 0 0;
v0x5571f37565d0_0 .net "data_valid_strb_o", 0 0, L_0x5571f3778680;  alias, 1 drivers
v0x5571f3756690_0 .net "decode_o", 0 0, L_0x5571f3767ad0;  alias, 1 drivers
v0x5571f3756750_0 .net "execute_o", 0 0, L_0x5571f37681a0;  alias, 1 drivers
v0x5571f3756a20_0 .net "fetch_instr_o", 0 0, L_0x5571f3767990;  alias, 1 drivers
v0x5571f3756ae0_0 .net "fetch_mdr_o", 0 0, L_0x5571f3767d30;  alias, 1 drivers
v0x5571f3756ba0_0 .net "fetcho_op_o", 0 0, L_0x5571f3767c00;  alias, 1 drivers
v0x5571f3756c60_0 .var "in_instr", 0 0;
v0x5571f3756d20_0 .var "inc_dec_instr", 0 0;
v0x5571f3756de0_0 .var "jc_instr", 0 0;
v0x5571f3756ea0_0 .var "jmp_instr", 0 0;
v0x5571f3756f60_0 .var "jz_instr", 0 0;
v0x5571f3757020_0 .var "ld_instr", 0 0;
v0x5571f37570e0_0 .var "ldi_instr", 0 0;
v0x5571f37571a0_0 .net "mdr_instr", 0 0, L_0x5571f3767770;  1 drivers
v0x5571f3757260_0 .var "next_c_flag", 0 0;
v0x5571f3757320_0 .var "next_cu_state", 2 0;
v0x5571f3757400_0 .net "next_data_strb_o", 0 0, L_0x5571f37785c0;  alias, 1 drivers
v0x5571f37574c0_0 .var "next_data_valid_strb", 0 0;
v0x5571f3757580_0 .var "next_programm_counter", 3 0;
v0x5571f3757660_0 .var "next_z_flag", 0 0;
v0x5571f3757720_0 .var "nop_instr", 0 0;
v0x5571f37577e0_0 .var "oc_o", 2 0;
v0x5571f37578d0_0 .net "opcode", 2 0, L_0x5571f37676d0;  1 drivers
v0x5571f3757990_0 .var "operand_instr", 0 0;
v0x5571f3757a50_0 .var "out_instr", 0 0;
v0x5571f3757b10_0 .net "p_active_o", 0 0, L_0x5571f3767800;  alias, 1 drivers
v0x5571f3757bd0_0 .net "p_address_i", 3 0, v0x5571f375eb50_0;  alias, 1 drivers
v0x5571f3757cb0_0 .net "p_data_i", 3 0, v0x5571f375ecf0_0;  alias, 1 drivers
v0x5571f3757d90_0 .net "p_programm_i", 0 0, v0x5571f3764590_0;  alias, 1 drivers
v0x5571f3757e50_0 .net "p_write_en_mem_i", 0 0, v0x5571f375ee80_0;  alias, 1 drivers
v0x5571f3757f10_0 .var "programm_counter", 3 0;
v0x5571f3757ff0_0 .net "programm_o", 0 0, L_0x5571f37678a0;  alias, 1 drivers
v0x5571f37580b0_0 .net "read_data_mem_i", 3 0, v0x5571f375c8b0_0;  alias, 1 drivers
v0x5571f3758190_0 .var "read_en_mem_o", 0 0;
v0x5571f3758250_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f3758730_0 .net "result_alu_i", 3 0, v0x5571f3753780_0;  alias, 1 drivers
v0x5571f3758800_0 .var "st_instr", 0 0;
v0x5571f37588a0_0 .var "write_data_a_o", 3 0;
v0x5571f3758990_0 .var "write_data_ir_o", 3 0;
v0x5571f3758a50_0 .var "write_data_mdr_o", 3 0;
v0x5571f3758b30_0 .var "write_data_mem_o", 3 0;
v0x5571f3758c10_0 .var "write_data_opnd_o", 3 0;
v0x5571f3758cf0_0 .var "write_data_out_o", 3 0;
v0x5571f3758dd0_0 .var "write_en_a_o", 0 0;
v0x5571f3758ea0_0 .var "write_en_in_o", 0 0;
v0x5571f3758f40_0 .var "write_en_ir_o", 0 0;
v0x5571f3759000_0 .var "write_en_mdr_o", 0 0;
v0x5571f37590c0_0 .var "write_en_mem_o", 0 0;
v0x5571f3759180_0 .var "write_en_opnd_o", 0 0;
v0x5571f3759240_0 .var "write_en_out_o", 0 0;
v0x5571f3759300_0 .var "z_flag", 0 0;
E_0x5571f36515a0 .event anyedge, v0x5571f3757a50_0, v0x5571f3756030_0, v0x5571f3756510_0;
E_0x5571f373d7a0 .event anyedge, v0x5571f3759300_0, v0x5571f3756030_0, v0x5571f3753780_0;
E_0x5571f373dcc0 .event anyedge, v0x5571f3755e00_0, v0x5571f3756030_0, v0x5571f3752b90_0;
E_0x5571f373d880/0 .event anyedge, v0x5571f3757f10_0, v0x5571f3756030_0, v0x5571f3757e50_0, v0x5571f3757bd0_0;
E_0x5571f373d880/1 .event anyedge, v0x5571f3757cb0_0, v0x5571f37580b0_0, v0x5571f3756d20_0, v0x5571f3756430_0;
E_0x5571f373d880/2 .event anyedge, v0x5571f3707670_0, v0x5571f3756350_0, v0x5571f3753780_0, v0x5571f3756ea0_0;
E_0x5571f373d880/3 .event anyedge, v0x5571f3756f60_0, v0x5571f3759300_0, v0x5571f3756de0_0, v0x5571f3755e00_0;
E_0x5571f373d880/4 .event anyedge, v0x5571f3757020_0, v0x5571f3758800_0, v0x5571f3756c60_0, v0x5571f37561b0_0;
E_0x5571f373d880/5 .event anyedge, v0x5571f3757a50_0, v0x5571f37570e0_0;
E_0x5571f373d880 .event/or E_0x5571f373d880/0, E_0x5571f373d880/1, E_0x5571f373d880/2, E_0x5571f373d880/3, E_0x5571f373d880/4, E_0x5571f373d880/5;
E_0x5571f3754c10/0 .event anyedge, v0x5571f3756030_0, v0x5571f3757d90_0, v0x5571f3757720_0, v0x5571f3757990_0;
E_0x5571f3754c10/1 .event anyedge, v0x5571f37571a0_0, v0x5571f3755c80_0;
E_0x5571f3754c10 .event/or E_0x5571f3754c10/0, E_0x5571f3754c10/1;
E_0x5571f3754c90 .event anyedge, v0x5571f3756270_0, v0x5571f37578d0_0;
L_0x5571f37676d0 .part v0x5571f375a880_0, 0, 3;
L_0x5571f3767800 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d78060;
L_0x5571f37678a0 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d780a8;
L_0x5571f3767990 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d780f0;
L_0x5571f3767ad0 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d78138;
L_0x5571f3767c00 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d78180;
L_0x5571f3767d30 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d781c8;
L_0x5571f3767e20 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d78210;
L_0x5571f3767ff0 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d78258;
L_0x5571f37682b0 .cmp/eq 3, v0x5571f3756030_0, L_0x7fdab5d782a0;
L_0x5571f3768400 .concat [ 1 31 0 0], v0x5571f3756c60_0, L_0x7fdab5d782e8;
L_0x5571f37784b0 .cmp/eq 32, L_0x5571f3768400, L_0x7fdab5d78330;
S_0x5571f37598e0 .scope module, "in_reg" "my_register" 3 189, 4 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5571f3759ac0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x5571f3764b90 .functor BUFZ 4, v0x5571f3759f30_0, C4<0000>, C4<0000>, C4<0000>;
v0x5571f3759c70_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f3759d80_0 .net "in_i", 3 0, L_0x5571f3708c70;  alias, 1 drivers
v0x5571f3759e60_0 .net "out_o", 3 0, L_0x5571f3764b90;  alias, 1 drivers
v0x5571f3759f30_0 .var "reg_val", 3 0;
v0x5571f3759ff0_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f375a130_0 .net "write_en_i", 0 0, v0x5571f3758ea0_0;  alias, 1 drivers
S_0x5571f375a250 .scope module, "ir_reg" "my_register" 3 133, 4 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5571f375a480 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x5571f375a5d0_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f375a690_0 .net "in_i", 3 0, v0x5571f3758990_0;  alias, 1 drivers
v0x5571f375a780_0 .net "out_o", 3 0, v0x5571f375a880_0;  alias, 1 drivers
v0x5571f375a880_0 .var "reg_val", 3 0;
v0x5571f375a920_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f375aa10_0 .net "write_en_i", 0 0, v0x5571f3758f40_0;  alias, 1 drivers
S_0x5571f375ab60 .scope module, "mdr_reg" "my_register" 3 147, 4 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5571f375ad40 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x5571f370a480 .functor BUFZ 4, v0x5571f375b170_0, C4<0000>, C4<0000>, C4<0000>;
v0x5571f375aec0_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f375af80_0 .net "in_i", 3 0, v0x5571f3758a50_0;  alias, 1 drivers
v0x5571f375b070_0 .net "out_o", 3 0, L_0x5571f370a480;  alias, 1 drivers
v0x5571f375b170_0 .var "reg_val", 3 0;
v0x5571f375b210_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f375b340_0 .net "write_en_i", 0 0, v0x5571f3759000_0;  alias, 1 drivers
S_0x5571f375b490 .scope module, "memory" "reg_memory" 3 208, 10 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 1 "read_en_i";
    .port_info 4 /INPUT 4 "addr_i";
    .port_info 5 /INPUT 4 "data_i";
    .port_info 6 /OUTPUT 4 "data_o";
P_0x5571f375b620 .param/l "ADD_INSTR" 1 10 23, C4<0100>;
P_0x5571f375b660 .param/l "AND_INSTR" 1 10 21, C4<0010>;
P_0x5571f375b6a0 .param/l "DEC_INSTR" 1 10 25, C4<0110>;
P_0x5571f375b6e0 .param/l "INC_INSTR" 1 10 24, C4<0101>;
P_0x5571f375b720 .param/l "IN_INSTR" 1 10 32, C4<1101>;
P_0x5571f375b760 .param/l "JC_INSTR" 1 10 29, C4<1010>;
P_0x5571f375b7a0 .param/l "JMP_INSTR" 1 10 27, C4<1000>;
P_0x5571f375b7e0 .param/l "JZ_INSTR" 1 10 28, C4<1001>;
P_0x5571f375b820 .param/l "LDI_INSTR" 1 10 34, C4<1111>;
P_0x5571f375b860 .param/l "LD_INSTR" 1 10 30, C4<1011>;
P_0x5571f375b8a0 .param/l "MEMORY_ADDRESS_WIDTH" 0 10 4, +C4<00000000000000000000000000000100>;
P_0x5571f375b8e0 .param/l "MEMORY_REGISTERS" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x5571f375b920 .param/l "NOP_INSTR" 1 10 19, C4<0000>;
P_0x5571f375b960 .param/l "OR_INSTR" 1 10 22, C4<0011>;
P_0x5571f375b9a0 .param/l "OUT_INSTR" 1 10 33, C4<1110>;
P_0x5571f375b9e0 .param/l "REGISTER_WIDTH" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x5571f375ba20 .param/l "ST_INSTR" 1 10 31, C4<1100>;
P_0x5571f375ba60 .param/l "SUB_INSTR" 1 10 26, C4<0111>;
P_0x5571f375baa0 .param/l "XOR_INSTR" 1 10 20, C4<0001>;
v0x5571f375c600_0 .net "addr_i", 3 0, v0x5571f3755ba0_0;  alias, 1 drivers
v0x5571f375c710_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f375c7b0_0 .net "data_i", 3 0, v0x5571f3758b30_0;  alias, 1 drivers
v0x5571f375c8b0_0 .var "data_o", 3 0;
v0x5571f375c980_0 .net "read_en_i", 0 0, v0x5571f3758190_0;  alias, 1 drivers
v0x5571f375ca70 .array "reg_vals", 15 0, 3 0;
v0x5571f375ccd0_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f375cd70_0 .net "write_en_i", 0 0, v0x5571f37590c0_0;  alias, 1 drivers
v0x5571f375ca70_0 .array/port v0x5571f375ca70, 0;
v0x5571f375ca70_1 .array/port v0x5571f375ca70, 1;
E_0x5571f375c520/0 .event anyedge, v0x5571f3758190_0, v0x5571f3755ba0_0, v0x5571f375ca70_0, v0x5571f375ca70_1;
v0x5571f375ca70_2 .array/port v0x5571f375ca70, 2;
v0x5571f375ca70_3 .array/port v0x5571f375ca70, 3;
v0x5571f375ca70_4 .array/port v0x5571f375ca70, 4;
v0x5571f375ca70_5 .array/port v0x5571f375ca70, 5;
E_0x5571f375c520/1 .event anyedge, v0x5571f375ca70_2, v0x5571f375ca70_3, v0x5571f375ca70_4, v0x5571f375ca70_5;
v0x5571f375ca70_6 .array/port v0x5571f375ca70, 6;
v0x5571f375ca70_7 .array/port v0x5571f375ca70, 7;
v0x5571f375ca70_8 .array/port v0x5571f375ca70, 8;
v0x5571f375ca70_9 .array/port v0x5571f375ca70, 9;
E_0x5571f375c520/2 .event anyedge, v0x5571f375ca70_6, v0x5571f375ca70_7, v0x5571f375ca70_8, v0x5571f375ca70_9;
v0x5571f375ca70_10 .array/port v0x5571f375ca70, 10;
v0x5571f375ca70_11 .array/port v0x5571f375ca70, 11;
v0x5571f375ca70_12 .array/port v0x5571f375ca70, 12;
v0x5571f375ca70_13 .array/port v0x5571f375ca70, 13;
E_0x5571f375c520/3 .event anyedge, v0x5571f375ca70_10, v0x5571f375ca70_11, v0x5571f375ca70_12, v0x5571f375ca70_13;
v0x5571f375ca70_14 .array/port v0x5571f375ca70, 14;
v0x5571f375ca70_15 .array/port v0x5571f375ca70, 15;
E_0x5571f375c520/4 .event anyedge, v0x5571f375ca70_14, v0x5571f375ca70_15;
E_0x5571f375c520 .event/or E_0x5571f375c520/0, E_0x5571f375c520/1, E_0x5571f375c520/2, E_0x5571f375c520/3, E_0x5571f375c520/4;
S_0x5571f375cf40 .scope module, "opnd_reg" "my_register" 3 161, 4 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5571f375d120 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x5571f3730b00 .functor BUFZ 4, v0x5571f375d610_0, C4<0000>, C4<0000>, C4<0000>;
v0x5571f375d360_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f375d420_0 .net "in_i", 3 0, v0x5571f3758c10_0;  alias, 1 drivers
v0x5571f375d510_0 .net "out_o", 3 0, L_0x5571f3730b00;  alias, 1 drivers
v0x5571f375d610_0 .var "reg_val", 3 0;
v0x5571f375d6b0_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f375d7a0_0 .net "write_en_i", 0 0, v0x5571f3759180_0;  alias, 1 drivers
S_0x5571f375d8f0 .scope module, "out_reg" "my_register" 3 175, 4 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5571f375a430 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x5571f375dc90_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f375dd50_0 .net "in_i", 3 0, v0x5571f3758cf0_0;  alias, 1 drivers
v0x5571f375de40_0 .net "out_o", 3 0, v0x5571f375df10_0;  alias, 1 drivers
v0x5571f375df10_0 .var "reg_val", 3 0;
v0x5571f375dff0_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f375e0e0_0 .net "write_en_i", 0 0, v0x5571f3759240_0;  alias, 1 drivers
S_0x5571f375e230 .scope module, "prog" "programmer" 3 319, 11 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "active_i";
    .port_info 3 /INPUT 8 "uart_data_i";
    .port_info 4 /INPUT 1 "data_valid_strb_i";
    .port_info 5 /OUTPUT 4 "data_o";
    .port_info 6 /OUTPUT 4 "addr_o";
    .port_info 7 /OUTPUT 1 "enable_write_memory_o";
P_0x5571f375e410 .param/l "MEMORY_ADDRESS_WIDTH" 0 11 4, +C4<00000000000000000000000000000100>;
P_0x5571f375e450 .param/l "REGISTER_WIDTH" 0 11 3, +C4<00000000000000000000000000000100>;
P_0x5571f375e490 .param/l "UART_DATA_LENGTH" 0 11 2, +C4<00000000000000000000000000001000>;
P_0x5571f375e4d0 .param/l "stFIRST" 1 11 30, C4<01>;
P_0x5571f375e510 .param/l "stIDLE" 1 11 29, C4<00>;
P_0x5571f375e550 .param/l "stSECOND" 1 11 31, C4<10>;
v0x5571f375e9a0_0 .net "active_i", 0 0, L_0x5571f3767800;  alias, 1 drivers
v0x5571f375ea90_0 .var "addr", 3 0;
v0x5571f375eb50_0 .var "addr_o", 3 0;
v0x5571f375ec50_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f375ecf0_0 .var "data_o", 3 0;
v0x5571f375ede0_0 .net "data_valid_strb_i", 0 0, v0x5571f3760400_0;  alias, 1 drivers
v0x5571f375ee80_0 .var "enable_write_memory_o", 0 0;
v0x5571f375ef50_0 .var "next_addr", 3 0;
v0x5571f375f010_0 .var "next_rx_input", 7 0;
v0x5571f375f0f0_0 .var "next_state", 1 0;
v0x5571f375f1d0_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f375f270_0 .var "rx_input", 7 0;
v0x5571f375f350_0 .var "state", 1 0;
v0x5571f375f430_0 .net "uart_data_i", 7 0, L_0x5571f37786f0;  alias, 1 drivers
E_0x5571f375c3f0 .event anyedge, v0x5571f3757b10_0, v0x5571f375f350_0, v0x5571f375ea90_0;
E_0x5571f375e8d0/0 .event anyedge, v0x5571f375f430_0, v0x5571f375ea90_0, v0x5571f3757b10_0, v0x5571f375ede0_0;
E_0x5571f375e8d0/1 .event anyedge, v0x5571f375f350_0;
E_0x5571f375e8d0 .event/or E_0x5571f375e8d0/0, E_0x5571f375e8d0/1;
E_0x5571f375e940 .event anyedge, v0x5571f375f430_0, v0x5571f375f270_0, v0x5571f375ede0_0;
S_0x5571f375f610 .scope module, "rx" "uart_rx" 3 340, 12 1 0, S_0x5571f3718e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "rx_i";
    .port_info 3 /OUTPUT 8 "data_o";
    .port_info 4 /OUTPUT 1 "data_valid_strb_o";
P_0x5571f375f7a0 .param/l "BAUD_COUNTS_PER_BIT" 0 12 4, +C4<00000000000000000000001000001001>;
P_0x5571f375f7e0 .param/l "BAUD_COUNTS_PER_BIT_HALF" 1 12 23, +C4<00000000000000000000000100000100>;
P_0x5571f375f820 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 12 5, +C4<00000000000000000000000000001010>;
P_0x5571f375f860 .param/l "RX_COUNTER_BITWIDTH" 0 12 3, +C4<00000000000000000000000000000011>;
P_0x5571f375f8a0 .param/l "UART_DATA_LENGTH" 0 12 2, +C4<00000000000000000000000000001000>;
P_0x5571f375f8e0 .param/l "stIDLE" 1 12 26, C4<00>;
P_0x5571f375f920 .param/l "stRECEIVING" 1 12 28, C4<10>;
P_0x5571f375f960 .param/l "stSTARTBIT" 1 12 27, C4<01>;
P_0x5571f375f9a0 .param/l "stSTOPBIT" 1 12 29, C4<11>;
L_0x5571f37786f0 .functor BUFZ 8, v0x5571f37609c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5571f3760160_0 .var "baud_counter_val", 9 0;
v0x5571f3760240_0 .net "clk_i", 0 0, v0x5571f3763980_0;  alias, 1 drivers
v0x5571f3760300_0 .net "data_o", 7 0, L_0x5571f37786f0;  alias, 1 drivers
v0x5571f3760400_0 .var "data_valid_strb_o", 0 0;
v0x5571f37604d0_0 .var "next_baud_counter_val", 9 0;
v0x5571f37605c0_0 .var "next_rx_counter_val", 2 0;
v0x5571f3760680_0 .var "next_rx_data", 7 0;
v0x5571f3760760_0 .var "next_rx_state", 1 0;
v0x5571f3760840_0 .net "reset_i", 0 0, v0x5571f3764770_0;  alias, 1 drivers
v0x5571f37608e0_0 .var "rx_counter_val", 2 0;
v0x5571f37609c0_0 .var "rx_data", 7 0;
v0x5571f3760aa0_0 .net "rx_i", 0 0, v0x5571f3764810_0;  alias, 1 drivers
v0x5571f3760b60_0 .var "rx_state", 1 0;
E_0x5571f375ff30 .event anyedge, v0x5571f3760760_0, v0x5571f3760b60_0;
E_0x5571f375ff90 .event anyedge, v0x5571f37609c0_0, v0x5571f3760aa0_0, v0x5571f3760160_0, v0x5571f3760b60_0;
E_0x5571f3760000 .event anyedge, v0x5571f3760160_0, v0x5571f3760b60_0, v0x5571f37608e0_0;
E_0x5571f3760060 .event anyedge, v0x5571f3760b60_0, v0x5571f3760160_0;
E_0x5571f37600f0 .event anyedge, v0x5571f3760aa0_0, v0x5571f37608e0_0, v0x5571f3760160_0, v0x5571f3760b60_0;
    .scope S_0x5571f371a340;
T_0 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f370a690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571f370a590_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5571f3730c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5571f3707570_0;
    %assign/vec4 v0x5571f370a590_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5571f375a250;
T_1 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f375a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571f375a880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5571f375aa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5571f375a690_0;
    %assign/vec4 v0x5571f375a880_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5571f375ab60;
T_2 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f375b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571f375b170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5571f375b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5571f375af80_0;
    %assign/vec4 v0x5571f375b170_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5571f375cf40;
T_3 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f375d6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571f375d610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5571f375d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5571f375d420_0;
    %assign/vec4 v0x5571f375d610_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5571f375d8f0;
T_4 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f375dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571f375df10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5571f375e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5571f375dd50_0;
    %assign/vec4 v0x5571f375df10_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5571f37598e0;
T_5 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f3759ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571f3759f30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5571f375a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5571f3759d80_0;
    %assign/vec4 v0x5571f3759f30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5571f375b490;
T_6 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f375ccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 14, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 5, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5571f375cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5571f375c7b0_0;
    %load/vec4 v0x5571f375c600_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571f375ca70, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5571f375b490;
T_7 ;
    %wait E_0x5571f375c520;
    %load/vec4 v0x5571f375c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5571f375c600_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5571f375ca70, 4;
    %store/vec4 v0x5571f375c8b0_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f375c8b0_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5571f371e3f0;
T_8 ;
    %wait E_0x5571f366ec90;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3753780_0, 0, 4;
    %load/vec4 v0x5571f37535e0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5571f3753860_0;
    %store/vec4 v0x5571f3753780_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5571f37535e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3753780_0, 0, 4;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x5571f3753950_0;
    %store/vec4 v0x5571f3753780_0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x5571f3753230_0;
    %store/vec4 v0x5571f3753780_0, 0, 4;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x5571f37536a0_0;
    %store/vec4 v0x5571f3753780_0, 0, 4;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5571f3753ae0;
T_9 ;
    %wait E_0x5571f3754c90;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571f37577e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3757720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3757990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3755c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3756d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3756ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3756f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3756de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3757020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3758800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3756c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3757a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f37570e0_0, 0, 1;
    %load/vec4 v0x5571f3756270_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_9.2, 4;
    %load/vec4 v0x5571f3756270_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3757990_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x5571f3756270_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0x5571f3756270_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3757720_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3755c80_0, 0, 1;
    %load/vec4 v0x5571f3756270_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5571f37577e0_0, 0, 3;
    %load/vec4 v0x5571f3756270_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/1 T_9.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5571f3756270_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_9.9;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3756d20_0, 0, 1;
T_9.7 ;
T_9.6 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x5571f37578d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3756ea0_0, 0, 1;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3756f60_0, 0, 1;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3756de0_0, 0, 1;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3757020_0, 0, 1;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758800_0, 0, 1;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3756c60_0, 0, 1;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3757a50_0, 0, 1;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f37570e0_0, 0, 1;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5571f3753ae0;
T_10 ;
    %wait E_0x5571f3754c10;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %load/vec4 v0x5571f3756030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x5571f3757d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
T_10.11 ;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x5571f3757d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
T_10.13 ;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5571f3757720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x5571f3757990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x5571f37571a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
T_10.19 ;
T_10.17 ;
T_10.15 ;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5571f37571a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
T_10.21 ;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5571f3755c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
T_10.23 ;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x5571f3757d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
T_10.25 ;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x5571f3757d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5571f3757320_0, 0, 3;
T_10.27 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5571f3753ae0;
T_11 ;
    %wait E_0x5571f373d880;
    %load/vec4 v0x5571f3757f10_0;
    %store/vec4 v0x5571f3757580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3758190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f37590c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3755ba0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3758b30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3759240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3758cf0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3759180_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3758c10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3759000_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3758a50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3758f40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3758990_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3758dd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f37588a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3755ae0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3755d40_0, 0, 4;
    %load/vec4 v0x5571f3756030_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5571f3756030_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5571f3757f10_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5571f3757580_0, 0, 4;
T_11.0 ;
    %load/vec4 v0x5571f3756030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x5571f3757e50_0;
    %store/vec4 v0x5571f37590c0_0, 0, 1;
    %load/vec4 v0x5571f3757bd0_0;
    %store/vec4 v0x5571f3755ba0_0, 0, 4;
    %load/vec4 v0x5571f3757cb0_0;
    %store/vec4 v0x5571f3758b30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f3757580_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758dd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f37588a0_0, 0, 4;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758f40_0, 0, 1;
    %load/vec4 v0x5571f3757f10_0;
    %store/vec4 v0x5571f3755ba0_0, 0, 4;
    %load/vec4 v0x5571f37580b0_0;
    %store/vec4 v0x5571f3758990_0, 0, 4;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3759180_0, 0, 1;
    %load/vec4 v0x5571f3757f10_0;
    %store/vec4 v0x5571f3755ba0_0, 0, 4;
    %load/vec4 v0x5571f37580b0_0;
    %store/vec4 v0x5571f3758c10_0, 0, 4;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3759000_0, 0, 1;
    %load/vec4 v0x5571f3756d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5571f3758a50_0, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758190_0, 0, 1;
    %load/vec4 v0x5571f3756430_0;
    %store/vec4 v0x5571f3755ba0_0, 0, 4;
    %load/vec4 v0x5571f37580b0_0;
    %store/vec4 v0x5571f3758a50_0, 0, 4;
T_11.12 ;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x5571f37560f0_0;
    %store/vec4 v0x5571f3755ae0_0, 0, 4;
    %load/vec4 v0x5571f3756350_0;
    %store/vec4 v0x5571f3755d40_0, 0, 4;
    %load/vec4 v0x5571f3758730_0;
    %store/vec4 v0x5571f37588a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758dd0_0, 0, 1;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x5571f3756ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x5571f3756430_0;
    %store/vec4 v0x5571f3757580_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x5571f3756f60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.17, 9;
    %load/vec4 v0x5571f3759300_0;
    %and;
T_11.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x5571f3756430_0;
    %store/vec4 v0x5571f3757580_0, 0, 4;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x5571f3756de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x5571f3755e00_0;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x5571f3756430_0;
    %store/vec4 v0x5571f3757580_0, 0, 4;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5571f3757020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758dd0_0, 0, 1;
    %load/vec4 v0x5571f3756350_0;
    %store/vec4 v0x5571f37588a0_0, 0, 4;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0x5571f3758800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f37590c0_0, 0, 1;
    %load/vec4 v0x5571f3756430_0;
    %store/vec4 v0x5571f3755ba0_0, 0, 4;
    %load/vec4 v0x5571f37560f0_0;
    %store/vec4 v0x5571f3758b30_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0x5571f3756c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758dd0_0, 0, 1;
    %load/vec4 v0x5571f37561b0_0;
    %store/vec4 v0x5571f37588a0_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x5571f3757a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3759240_0, 0, 1;
    %load/vec4 v0x5571f37560f0_0;
    %store/vec4 v0x5571f3758cf0_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x5571f37570e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3758dd0_0, 0, 1;
    %load/vec4 v0x5571f3756430_0;
    %store/vec4 v0x5571f37588a0_0, 0, 4;
T_11.29 ;
T_11.28 ;
T_11.26 ;
T_11.24 ;
T_11.22 ;
T_11.19 ;
T_11.16 ;
T_11.14 ;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5571f3753ae0;
T_12 ;
    %wait E_0x5571f373dcc0;
    %load/vec4 v0x5571f3755e00_0;
    %store/vec4 v0x5571f3757260_0, 0, 1;
    %load/vec4 v0x5571f3756030_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5571f3755ea0_0;
    %store/vec4 v0x5571f3757260_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5571f3753ae0;
T_13 ;
    %wait E_0x5571f373d7a0;
    %load/vec4 v0x5571f3759300_0;
    %store/vec4 v0x5571f3757660_0, 0, 1;
    %load/vec4 v0x5571f3756030_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x5571f3758730_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3757660_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3757660_0, 0, 1;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5571f3753ae0;
T_14 ;
    %wait E_0x5571f36515a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f37574c0_0, 0, 1;
    %load/vec4 v0x5571f3756030_0;
    %cmpi/e 7, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x5571f3757a50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f37574c0_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5571f3753ae0;
T_15 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f3758250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571f3755e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571f3759300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571f3757f10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5571f3756030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571f3756510_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5571f3757260_0;
    %assign/vec4 v0x5571f3755e00_0, 0;
    %load/vec4 v0x5571f3757660_0;
    %assign/vec4 v0x5571f3759300_0, 0;
    %load/vec4 v0x5571f3757580_0;
    %assign/vec4 v0x5571f3757f10_0, 0;
    %load/vec4 v0x5571f3757320_0;
    %assign/vec4 v0x5571f3756030_0, 0;
    %load/vec4 v0x5571f37574c0_0;
    %assign/vec4 v0x5571f3756510_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5571f375e230;
T_16 ;
    %wait E_0x5571f375e940;
    %load/vec4 v0x5571f375f270_0;
    %store/vec4 v0x5571f375f010_0, 0, 8;
    %load/vec4 v0x5571f375ede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5571f375f430_0;
    %store/vec4 v0x5571f375f010_0, 0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5571f375e230;
T_17 ;
    %wait E_0x5571f375e8d0;
    %load/vec4 v0x5571f375f350_0;
    %store/vec4 v0x5571f375f0f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f375ecf0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f375eb50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f375ee80_0, 0, 1;
    %load/vec4 v0x5571f375f350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571f375f0f0_0, 0, 2;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x5571f375ede0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.7, 9;
    %load/vec4 v0x5571f375e9a0_0;
    %and;
T_17.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5571f375f0f0_0, 0, 2;
T_17.5 ;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x5571f375f430_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5571f375ecf0_0, 0, 4;
    %load/vec4 v0x5571f375ea90_0;
    %store/vec4 v0x5571f375eb50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f375ee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5571f375f0f0_0, 0, 2;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x5571f375f430_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5571f375ecf0_0, 0, 4;
    %load/vec4 v0x5571f375ea90_0;
    %store/vec4 v0x5571f375eb50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f375ee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571f375f0f0_0, 0, 2;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5571f375e230;
T_18 ;
    %wait E_0x5571f375c3f0;
    %load/vec4 v0x5571f375ea90_0;
    %store/vec4 v0x5571f375ef50_0, 0, 4;
    %load/vec4 v0x5571f375e9a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571f375ef50_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5571f375f350_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_18.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5571f375f350_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_18.4;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x5571f375ea90_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5571f375ef50_0, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5571f375e230;
T_19 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f375f1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5571f375f270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571f375ea90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5571f375f350_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5571f375f010_0;
    %assign/vec4 v0x5571f375f270_0, 0;
    %load/vec4 v0x5571f375ef50_0;
    %assign/vec4 v0x5571f375ea90_0, 0;
    %load/vec4 v0x5571f375f0f0_0;
    %assign/vec4 v0x5571f375f350_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5571f375f610;
T_20 ;
    %wait E_0x5571f37600f0;
    %load/vec4 v0x5571f3760b60_0;
    %store/vec4 v0x5571f3760760_0, 0, 2;
    %load/vec4 v0x5571f3760b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x5571f3760aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5571f3760760_0, 0, 2;
T_20.5 ;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x5571f3760160_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5571f3760760_0, 0, 2;
T_20.7 ;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x5571f37608e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.11, 4;
    %load/vec4 v0x5571f3760160_0;
    %pad/u 32;
    %pushi/vec4 521, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5571f3760760_0, 0, 2;
T_20.9 ;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x5571f3760160_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_20.12, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571f3760760_0, 0, 2;
T_20.12 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5571f375f610;
T_21 ;
    %wait E_0x5571f3760060;
    %load/vec4 v0x5571f3760160_0;
    %store/vec4 v0x5571f37604d0_0, 0, 10;
    %load/vec4 v0x5571f3760b60_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_21.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5571f3760160_0;
    %pad/u 32;
    %cmpi/u 521, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_21.2;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5571f37604d0_0, 0, 10;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5571f3760160_0;
    %addi 1, 0, 10;
    %store/vec4 v0x5571f37604d0_0, 0, 10;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5571f375f610;
T_22 ;
    %wait E_0x5571f3760000;
    %load/vec4 v0x5571f37608e0_0;
    %store/vec4 v0x5571f37605c0_0, 0, 3;
    %load/vec4 v0x5571f3760b60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x5571f3760160_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x5571f37608e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5571f37605c0_0, 0, 3;
T_22.2 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5571f37605c0_0, 0, 3;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5571f375f610;
T_23 ;
    %wait E_0x5571f375ff90;
    %load/vec4 v0x5571f37609c0_0;
    %store/vec4 v0x5571f3760680_0, 0, 8;
    %load/vec4 v0x5571f3760b60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x5571f3760160_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x5571f3760aa0_0;
    %load/vec4 v0x5571f37609c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571f3760680_0, 0, 8;
T_23.2 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5571f375f610;
T_24 ;
    %wait E_0x5571f375ff30;
    %load/vec4 v0x5571f3760b60_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_24.2, 4;
    %load/vec4 v0x5571f3760760_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3760400_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3760400_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5571f375f610;
T_25 ;
    %wait E_0x5571f366eaf0;
    %load/vec4 v0x5571f3760840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5571f37608e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5571f3760160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5571f3760b60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5571f37609c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5571f37605c0_0;
    %assign/vec4 v0x5571f37608e0_0, 0;
    %load/vec4 v0x5571f37604d0_0;
    %assign/vec4 v0x5571f3760160_0, 0;
    %load/vec4 v0x5571f3760760_0;
    %assign/vec4 v0x5571f3760b60_0, 0;
    %load/vec4 v0x5571f3760680_0;
    %assign/vec4 v0x5571f37609c0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5571f371d070;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3764770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3763980_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5571f3764260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3764590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3764810_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5571f371d070;
T_27 ;
T_27.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5571f3763980_0;
    %inv;
    %store/vec4 v0x5571f3763980_0, 0, 1;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .thread T_27;
    .scope S_0x5571f371d070;
T_28 ;
    %vpi_call 2 112 "$dumpfile", "sim/cpu_tb.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571f3764180_0, 0, 32;
T_28.0 ; Top of for-loop
    %load/vec4 v0x5571f3764180_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_28.1, 5;
    %vpi_call 2 116 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x5571f375ca70, v0x5571f3764180_0 > {0 0 0};
T_28.2 ; for-loop step statement
    %load/vec4 v0x5571f3764180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571f3764180_0, 0, 32;
    %jmp T_28.0;
T_28.1 ; for-loop exit label
    %pushi/vec4 3738128298, 0, 32;
    %concati/vec4 2170032129, 0, 32;
    %store/vec4 v0x5571f3763b20_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3764770_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3764770_0, 0, 1;
    %delay 1000000, 0;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3764590_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5571f3764180_0, 0, 32;
T_28.3 ; Top of for-loop
    %load/vec4 v0x5571f3764180_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
	  %jmp/0xz T_28.4, 5;
    %load/vec4 v0x5571f3763b20_0;
    %load/vec4 v0x5571f3764180_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x5571f3763a40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3764810_0, 0, 1;
    %delay 52100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571f3764320_0, 0, 32;
T_28.6 ; Top of for-loop
    %load/vec4 v0x5571f3764320_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_28.7, 5;
    %load/vec4 v0x5571f3763a40_0;
    %load/vec4 v0x5571f3764320_0;
    %part/s 1;
    %store/vec4 v0x5571f3764810_0, 0, 1;
    %delay 52100000, 0;
T_28.8 ; for-loop step statement
    %load/vec4 v0x5571f3764320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571f3764320_0, 0, 32;
    %jmp T_28.6;
T_28.7 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3764810_0, 0, 1;
    %delay 52100000, 0;
T_28.5 ; for-loop step statement
    %load/vec4 v0x5571f3764180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5571f3764180_0, 0, 32;
    %jmp T_28.3;
T_28.4 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571f3764810_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571f3764590_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 168 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "./src/cpu.v";
    "./src/my_register.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
    "./src/control_unit.v";
    "./src/reg_memory.v";
    "./src/programmer.v";
    "./src/uart_rx.v";
