# RAM_SOC_4096x64
This repo contains the RAM (Random Access Memory) SOC files built using the four individual 1024x64 RAM's to form 4096x64 RAM Module
Main goal is to verify this DUT using class based layered verification environment using SystemVerilog and extend using UVM methodology
