#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 21 19:22:19 2019
# Process ID: 23721
# Current directory: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds
# Command line: vivado -log build/vivado.log -jou build/vivado.jou -mode batch -source post_place_opt_design.tcl
# Log file: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/vivado.log
# Journal file: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/vivado.jou
#-----------------------------------------------------------
source post_place_opt_design.tcl
# cd ./build
# read_checkpoint place_design.dcp
Command: read_checkpoint place_design.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7a35ticsg324-1L' does not match the current project part 'xc7k70tfbv676-1'.
# link_design
Command: link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp part: xc7a35ticsg324-1L
Design is defaulting to dcp top: top_blink_leds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2108.824 ; gain = 0.000 ; free physical = 714 ; free virtual = 11173
Restored from archive | CPU: 0.190000 secs | Memory: 1.097534 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2108.824 ; gain = 0.000 ; free physical = 714 ; free virtual = 11173
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.824 ; gain = 0.000 ; free physical = 714 ; free virtual = 11174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2108.824 ; gain = 611.953 ; free physical = 714 ; free virtual = 11173
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force post_place_opt_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.652 ; gain = 0.000 ; free physical = 713 ; free virtual = 11173
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2231.637 ; gain = 2.969 ; free physical = 711 ; free virtual = 11171
INFO: [Common 17-1381] The checkpoint '/home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/post_place_opt_design.dcp' has been generated.
# report_timing_summary -file post_place_opt_design_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 21 19:22:43 2019...
