// Seed: 2699916191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_14, id_15;
endmodule
module module_1 #(
    parameter id_0 = 32'd50
) (
    input tri1 _id_0,
    input tri  id_1
);
  uwire [-1 : id_0] id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3
  );
  logic id_6;
  wire id_7;
  logic [1 : id_0] id_8 = -1;
  assign id_3 = -1;
endmodule
