// Copyright 2025 ETH Zurich and University of Bologna.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

// Cluster configuration for a simple testbench system.
{
    nr_clusters: 16,
    cluster: {
        cluster_base_addr: 0x20000000,
        cluster_base_offset: 0x40000,
        cluster_base_hartid: 1,
        addr_width: 48,
        data_width: 64,
        atomic_id_width: 5, // clog2(#clusters + 2)
        user_width: 53, // addr_width + atomic_id_width
        tcdm: {
            size: 128,
            banks: 32,
        },
        cluster_periph_size: 60, // kB
        zero_mem_size: 60, // kB
        ext_mem_size: 4, //kB
        dma_data_width: 512,
        // TODO(fischeti): Check with Thomas
        dma_axi_req_fifo_depth: 24,
        dma_req_fifo_depth: 8,
        narrow_trans: 4,
        wide_trans: 32,
        dma_user_width: 48,
        enable_multicast: true,
        cluster_base_expose: true,
        alias_region_enable: true,
        alias_region_base: 0x30000000,
        num_exposed_wide_tcdm_ports: 1,
        narrow_axi_port_expose: true,
        enable_external_interrupts: true,
        vm_support: false,
        // Timing parameters
        timing: {
            lat_comp_fp32: 2,
            lat_comp_fp64: 3,
            lat_comp_fp16: 1,
            lat_comp_fp16_alt: 1,
            lat_comp_fp8: 1,
            lat_comp_fp8_alt: 1,
            lat_noncomp: 1,
            // TODO(fischeti): Check with Luca Bertaccini
            lat_conv: 2,
            lat_sdotp: 3,
            fpu_pipe_config: "BEFORE",
            narrow_xbar_latency: "CUT_ALL_PORTS",
            wide_xbar_latency: "CUT_ALL_PORTS",
            // Isolate the core.
            register_core_req: true,
            register_core_rsp: true,
            register_offload_req: true,
            register_offload_rsp: true,
            register_fpu_req: true
        },
        hives: [
            // Hive 0
            {
                icache: {
                    size: 8, // total instruction cache size in kByte
                    ways: 2, // number of ways
                    cacheline: 256 // word size in bits
                },
                cores: [
                    { $ref: "#/compute_core_template" },
                    { $ref: "#/compute_core_template" },
                    { $ref: "#/compute_core_template" },
                    { $ref: "#/compute_core_template" },
                    { $ref: "#/compute_core_template" },
                    { $ref: "#/compute_core_template" },
                    { $ref: "#/compute_core_template" },
                    { $ref: "#/compute_core_template" },
                    { $ref: "#/dma_core_template" },
                ]
            }
        ]
    },
    external_addr_regions: [
        {
            name: "l2spm",
            address: 0x70000000,
            length: 0x10000000,
            cacheable: true
        },
        {
            name: "dram",
            address: 0x80000000,
            length: 0x80000000
        },
        {
            name: "clint",
            address: 0xffff0000,
            length: 0x00001000
        }
    ],
    // Templates.
    compute_core_template: {
        isa: "rv32imafd",
        xssr: true,
        xfrep: true,
        xcopift: true,
        xdma: false,
        xf16: true,
        xf16alt: true,
        xf8: true,
        xf8alt: true,
        xfdotp: true,
        xfvec: true,
        ssr_nr_credits: 4,
        num_int_outstanding_loads: 4,
        num_int_outstanding_mem: 4,
        num_fp_outstanding_loads: 4,
        num_fp_outstanding_mem: 4,
        num_sequencer_instructions: 16,
        num_sequencer_loops: 2,
        num_dtlb_entries: 1,
        num_itlb_entries: 1,
        // SSSR configuration below
        ssr_intersection: true,
        ssr_intersection_triple: [0, 1, 2],
        ssrs: [
            {indirection: true},    // Master 0
            {indirection: true},    // Master 1
            {},                     // Slave
        ],
    },
    dma_core_template: {
        isa: "rv32imafd",
        xdma: true,
        xssr: false,
        xfrep: false,
        xcopift: false,
        xf16: false,
        xf16alt: false,
        xf8: false,
        xf8alt: false,
        xfdotp: false,
        xfvec: false,
        num_int_outstanding_loads: 4,
        num_int_outstanding_mem: 4,
        num_fp_outstanding_loads: 4,
        num_fp_outstanding_mem: 4,
        num_dtlb_entries: 1,
        num_itlb_entries: 1,
    }
}
