|skeleton_test
clock => clock.IN2
reset => reset.IN3
imem_clock <= clock.DB_MAX_OUTPUT_PORT_TYPE
dmem_clock <= dmem_clock.DB_MAX_OUTPUT_PORT_TYPE
processor_clock <= processor_clock.DB_MAX_OUTPUT_PORT_TYPE
regfile_clock <= regfile_clock.DB_MAX_OUTPUT_PORT_TYPE
address_imem[0] <= address_imem[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= address_imem[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= address_imem[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= address_imem[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= address_imem[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= address_imem[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= address_imem[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= address_imem[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= address_imem[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= address_imem[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= address_imem[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= address_imem[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] <= q_imem[0].DB_MAX_OUTPUT_PORT_TYPE
q_imem[1] <= q_imem[1].DB_MAX_OUTPUT_PORT_TYPE
q_imem[2] <= q_imem[2].DB_MAX_OUTPUT_PORT_TYPE
q_imem[3] <= q_imem[3].DB_MAX_OUTPUT_PORT_TYPE
q_imem[4] <= q_imem[4].DB_MAX_OUTPUT_PORT_TYPE
q_imem[5] <= q_imem[5].DB_MAX_OUTPUT_PORT_TYPE
q_imem[6] <= q_imem[6].DB_MAX_OUTPUT_PORT_TYPE
q_imem[7] <= q_imem[7].DB_MAX_OUTPUT_PORT_TYPE
q_imem[8] <= q_imem[8].DB_MAX_OUTPUT_PORT_TYPE
q_imem[9] <= q_imem[9].DB_MAX_OUTPUT_PORT_TYPE
q_imem[10] <= q_imem[10].DB_MAX_OUTPUT_PORT_TYPE
q_imem[11] <= q_imem[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[12] <= q_imem[12].DB_MAX_OUTPUT_PORT_TYPE
q_imem[13] <= q_imem[13].DB_MAX_OUTPUT_PORT_TYPE
q_imem[14] <= q_imem[14].DB_MAX_OUTPUT_PORT_TYPE
q_imem[15] <= q_imem[15].DB_MAX_OUTPUT_PORT_TYPE
q_imem[16] <= q_imem[16].DB_MAX_OUTPUT_PORT_TYPE
q_imem[17] <= q_imem[17].DB_MAX_OUTPUT_PORT_TYPE
q_imem[18] <= q_imem[18].DB_MAX_OUTPUT_PORT_TYPE
q_imem[19] <= q_imem[19].DB_MAX_OUTPUT_PORT_TYPE
q_imem[20] <= q_imem[20].DB_MAX_OUTPUT_PORT_TYPE
q_imem[21] <= q_imem[21].DB_MAX_OUTPUT_PORT_TYPE
q_imem[22] <= q_imem[22].DB_MAX_OUTPUT_PORT_TYPE
q_imem[23] <= q_imem[23].DB_MAX_OUTPUT_PORT_TYPE
q_imem[24] <= q_imem[24].DB_MAX_OUTPUT_PORT_TYPE
q_imem[25] <= q_imem[25].DB_MAX_OUTPUT_PORT_TYPE
q_imem[26] <= q_imem[26].DB_MAX_OUTPUT_PORT_TYPE
q_imem[27] <= q_imem[27].DB_MAX_OUTPUT_PORT_TYPE
q_imem[28] <= q_imem[28].DB_MAX_OUTPUT_PORT_TYPE
q_imem[29] <= q_imem[29].DB_MAX_OUTPUT_PORT_TYPE
q_imem[30] <= q_imem[30].DB_MAX_OUTPUT_PORT_TYPE
q_imem[31] <= q_imem[31].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[0] <= address_dmem[0].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[1] <= address_dmem[1].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[2] <= address_dmem[2].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[3] <= address_dmem[3].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[4] <= address_dmem[4].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[5] <= address_dmem[5].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[6] <= address_dmem[6].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[7] <= address_dmem[7].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[8] <= address_dmem[8].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[9] <= address_dmem[9].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[10] <= address_dmem[10].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[11] <= address_dmem[11].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
wren <= wren.DB_MAX_OUTPUT_PORT_TYPE
q_dmem[0] <= q_dmem[0].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[1] <= q_dmem[1].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[2] <= q_dmem[2].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[3] <= q_dmem[3].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[4] <= q_dmem[4].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[5] <= q_dmem[5].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[6] <= q_dmem[6].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[7] <= q_dmem[7].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[8] <= q_dmem[8].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[9] <= q_dmem[9].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[10] <= q_dmem[10].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[11] <= q_dmem[11].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[12] <= q_dmem[12].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[13] <= q_dmem[13].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[14] <= q_dmem[14].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[15] <= q_dmem[15].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[16] <= q_dmem[16].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[17] <= q_dmem[17].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[18] <= q_dmem[18].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[19] <= q_dmem[19].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[20] <= q_dmem[20].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[21] <= q_dmem[21].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[22] <= q_dmem[22].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[23] <= q_dmem[23].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[24] <= q_dmem[24].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[25] <= q_dmem[25].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[26] <= q_dmem[26].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[27] <= q_dmem[27].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[28] <= q_dmem[28].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[29] <= q_dmem[29].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[30] <= q_dmem[30].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[31] <= q_dmem[31].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeEnable <= ctrl_writeEnable.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] <= ctrl_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[1] <= ctrl_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[2] <= ctrl_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[3] <= ctrl_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[4] <= ctrl_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[0] <= ctrl_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
data_reg_write[0] <= processor:my_processor.port15
data_reg_write[1] <= processor:my_processor.port15
data_reg_write[2] <= processor:my_processor.port15
data_reg_write[3] <= processor:my_processor.port15
data_reg_write[4] <= processor:my_processor.port15
data_reg_write[5] <= processor:my_processor.port15
data_reg_write[6] <= processor:my_processor.port15
data_reg_write[7] <= processor:my_processor.port15
data_reg_write[8] <= processor:my_processor.port15
data_reg_write[9] <= processor:my_processor.port15
data_reg_write[10] <= processor:my_processor.port15
data_reg_write[11] <= processor:my_processor.port15
data_reg_write[12] <= processor:my_processor.port15
data_reg_write[13] <= processor:my_processor.port15
data_reg_write[14] <= processor:my_processor.port15
data_reg_write[15] <= processor:my_processor.port15
data_reg_write[16] <= processor:my_processor.port15
data_reg_write[17] <= processor:my_processor.port15
data_reg_write[18] <= processor:my_processor.port15
data_reg_write[19] <= processor:my_processor.port15
data_reg_write[20] <= processor:my_processor.port15
data_reg_write[21] <= processor:my_processor.port15
data_reg_write[22] <= processor:my_processor.port15
data_reg_write[23] <= processor:my_processor.port15
data_reg_write[24] <= processor:my_processor.port15
data_reg_write[25] <= processor:my_processor.port15
data_reg_write[26] <= processor:my_processor.port15
data_reg_write[27] <= processor:my_processor.port15
data_reg_write[28] <= processor:my_processor.port15
data_reg_write[29] <= processor:my_processor.port15
data_reg_write[30] <= processor:my_processor.port15
data_reg_write[31] <= processor:my_processor.port15
aluinput[0] <= processor:my_processor.port16
aluinput[1] <= processor:my_processor.port16
aluinput[2] <= processor:my_processor.port16
aluinput[3] <= processor:my_processor.port16
aluinput[4] <= processor:my_processor.port16
aluinput[5] <= processor:my_processor.port16
aluinput[6] <= processor:my_processor.port16
aluinput[7] <= processor:my_processor.port16
aluinput[8] <= processor:my_processor.port16
aluinput[9] <= processor:my_processor.port16
aluinput[10] <= processor:my_processor.port16
aluinput[11] <= processor:my_processor.port16
aluinput[12] <= processor:my_processor.port16
aluinput[13] <= processor:my_processor.port16
aluinput[14] <= processor:my_processor.port16
aluinput[15] <= processor:my_processor.port16
aluinput[16] <= processor:my_processor.port16
aluinput[17] <= processor:my_processor.port16
aluinput[18] <= processor:my_processor.port16
aluinput[19] <= processor:my_processor.port16
aluinput[20] <= processor:my_processor.port16
aluinput[21] <= processor:my_processor.port16
aluinput[22] <= processor:my_processor.port16
aluinput[23] <= processor:my_processor.port16
aluinput[24] <= processor:my_processor.port16
aluinput[25] <= processor:my_processor.port16
aluinput[26] <= processor:my_processor.port16
aluinput[27] <= processor:my_processor.port16
aluinput[28] <= processor:my_processor.port16
aluinput[29] <= processor:my_processor.port16
aluinput[30] <= processor:my_processor.port16
aluinput[31] <= processor:my_processor.port16
alu_opcode[0] <= processor:my_processor.port17
alu_opcode[1] <= processor:my_processor.port17
alu_opcode[2] <= processor:my_processor.port17
alu_opcode[3] <= processor:my_processor.port17
alu_opcode[4] <= processor:my_processor.port17
sximmed[0] <= processor:my_processor.port18
sximmed[1] <= processor:my_processor.port18
sximmed[2] <= processor:my_processor.port18
sximmed[3] <= processor:my_processor.port18
sximmed[4] <= processor:my_processor.port18
sximmed[5] <= processor:my_processor.port18
sximmed[6] <= processor:my_processor.port18
sximmed[7] <= processor:my_processor.port18
sximmed[8] <= processor:my_processor.port18
sximmed[9] <= processor:my_processor.port18
sximmed[10] <= processor:my_processor.port18
sximmed[11] <= processor:my_processor.port18
sximmed[12] <= processor:my_processor.port18
sximmed[13] <= processor:my_processor.port18
sximmed[14] <= processor:my_processor.port18
sximmed[15] <= processor:my_processor.port18
sximmed[16] <= processor:my_processor.port18
sximmed[17] <= processor:my_processor.port18
sximmed[18] <= processor:my_processor.port18
sximmed[19] <= processor:my_processor.port18
sximmed[20] <= processor:my_processor.port18
sximmed[21] <= processor:my_processor.port18
sximmed[22] <= processor:my_processor.port18
sximmed[23] <= processor:my_processor.port18
sximmed[24] <= processor:my_processor.port18
sximmed[25] <= processor:my_processor.port18
sximmed[26] <= processor:my_processor.port18
sximmed[27] <= processor:my_processor.port18
sximmed[28] <= processor:my_processor.port18
sximmed[29] <= processor:my_processor.port18
sximmed[30] <= processor:my_processor.port18
sximmed[31] <= processor:my_processor.port18
data_writeTwo[0] <= processor:my_processor.port19
data_writeTwo[1] <= processor:my_processor.port19
data_writeTwo[2] <= processor:my_processor.port19
data_writeTwo[3] <= processor:my_processor.port19
data_writeTwo[4] <= processor:my_processor.port19
data_writeTwo[5] <= processor:my_processor.port19
data_writeTwo[6] <= processor:my_processor.port19
data_writeTwo[7] <= processor:my_processor.port19
data_writeTwo[8] <= processor:my_processor.port19
data_writeTwo[9] <= processor:my_processor.port19
data_writeTwo[10] <= processor:my_processor.port19
data_writeTwo[11] <= processor:my_processor.port19
data_writeTwo[12] <= processor:my_processor.port19
data_writeTwo[13] <= processor:my_processor.port19
data_writeTwo[14] <= processor:my_processor.port19
data_writeTwo[15] <= processor:my_processor.port19
data_writeTwo[16] <= processor:my_processor.port19
data_writeTwo[17] <= processor:my_processor.port19
data_writeTwo[18] <= processor:my_processor.port19
data_writeTwo[19] <= processor:my_processor.port19
data_writeTwo[20] <= processor:my_processor.port19
data_writeTwo[21] <= processor:my_processor.port19
data_writeTwo[22] <= processor:my_processor.port19
data_writeTwo[23] <= processor:my_processor.port19
data_writeTwo[24] <= processor:my_processor.port19
data_writeTwo[25] <= processor:my_processor.port19
data_writeTwo[26] <= processor:my_processor.port19
data_writeTwo[27] <= processor:my_processor.port19
data_writeTwo[28] <= processor:my_processor.port19
data_writeTwo[29] <= processor:my_processor.port19
data_writeTwo[30] <= processor:my_processor.port19
data_writeTwo[31] <= processor:my_processor.port19
enableTwo <= processor:my_processor.port20
overflow <= processor:my_processor.port21
pc_in[0] <= processor:my_processor.port22
pc_in[1] <= processor:my_processor.port22
pc_in[2] <= processor:my_processor.port22
pc_in[3] <= processor:my_processor.port22
pc_in[4] <= processor:my_processor.port22
pc_in[5] <= processor:my_processor.port22
pc_in[6] <= processor:my_processor.port22
pc_in[7] <= processor:my_processor.port22
pc_in[8] <= processor:my_processor.port22
pc_in[9] <= processor:my_processor.port22
pc_in[10] <= processor:my_processor.port22
pc_in[11] <= processor:my_processor.port22
pc_in[12] <= processor:my_processor.port22
pc_in[13] <= processor:my_processor.port22
pc_in[14] <= processor:my_processor.port22
pc_in[15] <= processor:my_processor.port22
pc_in[16] <= processor:my_processor.port22
pc_in[17] <= processor:my_processor.port22
pc_in[18] <= processor:my_processor.port22
pc_in[19] <= processor:my_processor.port22
pc_in[20] <= processor:my_processor.port22
pc_in[21] <= processor:my_processor.port22
pc_in[22] <= processor:my_processor.port22
pc_in[23] <= processor:my_processor.port22
pc_in[24] <= processor:my_processor.port22
pc_in[25] <= processor:my_processor.port22
pc_in[26] <= processor:my_processor.port22
pc_in[27] <= processor:my_processor.port22
pc_in[28] <= processor:my_processor.port22
pc_in[29] <= processor:my_processor.port22
pc_in[30] <= processor:my_processor.port22
pc_in[31] <= processor:my_processor.port22


|skeleton_test|clk_div4:pc_clk1
clk => clk_track.CLK
clk => r_reg[0].CLK
clk => r_reg[1].CLK
reset => clk_track.ACLR
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
clk_out <= clk_track.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|imem:my_imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton_test|imem:my_imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fgd1:auto_generated.address_a[0]
address_a[1] => altsyncram_fgd1:auto_generated.address_a[1]
address_a[2] => altsyncram_fgd1:auto_generated.address_a[2]
address_a[3] => altsyncram_fgd1:auto_generated.address_a[3]
address_a[4] => altsyncram_fgd1:auto_generated.address_a[4]
address_a[5] => altsyncram_fgd1:auto_generated.address_a[5]
address_a[6] => altsyncram_fgd1:auto_generated.address_a[6]
address_a[7] => altsyncram_fgd1:auto_generated.address_a[7]
address_a[8] => altsyncram_fgd1:auto_generated.address_a[8]
address_a[9] => altsyncram_fgd1:auto_generated.address_a[9]
address_a[10] => altsyncram_fgd1:auto_generated.address_a[10]
address_a[11] => altsyncram_fgd1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fgd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fgd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fgd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fgd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fgd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fgd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fgd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fgd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fgd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_fgd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_fgd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_fgd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_fgd1:auto_generated.q_a[11]
q_a[12] <= altsyncram_fgd1:auto_generated.q_a[12]
q_a[13] <= altsyncram_fgd1:auto_generated.q_a[13]
q_a[14] <= altsyncram_fgd1:auto_generated.q_a[14]
q_a[15] <= altsyncram_fgd1:auto_generated.q_a[15]
q_a[16] <= altsyncram_fgd1:auto_generated.q_a[16]
q_a[17] <= altsyncram_fgd1:auto_generated.q_a[17]
q_a[18] <= altsyncram_fgd1:auto_generated.q_a[18]
q_a[19] <= altsyncram_fgd1:auto_generated.q_a[19]
q_a[20] <= altsyncram_fgd1:auto_generated.q_a[20]
q_a[21] <= altsyncram_fgd1:auto_generated.q_a[21]
q_a[22] <= altsyncram_fgd1:auto_generated.q_a[22]
q_a[23] <= altsyncram_fgd1:auto_generated.q_a[23]
q_a[24] <= altsyncram_fgd1:auto_generated.q_a[24]
q_a[25] <= altsyncram_fgd1:auto_generated.q_a[25]
q_a[26] <= altsyncram_fgd1:auto_generated.q_a[26]
q_a[27] <= altsyncram_fgd1:auto_generated.q_a[27]
q_a[28] <= altsyncram_fgd1:auto_generated.q_a[28]
q_a[29] <= altsyncram_fgd1:auto_generated.q_a[29]
q_a[30] <= altsyncram_fgd1:auto_generated.q_a[30]
q_a[31] <= altsyncram_fgd1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton_test|imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton_test|dmem:my_dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton_test|dmem:my_dmem|altsyncram:altsyncram_component
wren_a => altsyncram_0jf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0jf1:auto_generated.data_a[0]
data_a[1] => altsyncram_0jf1:auto_generated.data_a[1]
data_a[2] => altsyncram_0jf1:auto_generated.data_a[2]
data_a[3] => altsyncram_0jf1:auto_generated.data_a[3]
data_a[4] => altsyncram_0jf1:auto_generated.data_a[4]
data_a[5] => altsyncram_0jf1:auto_generated.data_a[5]
data_a[6] => altsyncram_0jf1:auto_generated.data_a[6]
data_a[7] => altsyncram_0jf1:auto_generated.data_a[7]
data_a[8] => altsyncram_0jf1:auto_generated.data_a[8]
data_a[9] => altsyncram_0jf1:auto_generated.data_a[9]
data_a[10] => altsyncram_0jf1:auto_generated.data_a[10]
data_a[11] => altsyncram_0jf1:auto_generated.data_a[11]
data_a[12] => altsyncram_0jf1:auto_generated.data_a[12]
data_a[13] => altsyncram_0jf1:auto_generated.data_a[13]
data_a[14] => altsyncram_0jf1:auto_generated.data_a[14]
data_a[15] => altsyncram_0jf1:auto_generated.data_a[15]
data_a[16] => altsyncram_0jf1:auto_generated.data_a[16]
data_a[17] => altsyncram_0jf1:auto_generated.data_a[17]
data_a[18] => altsyncram_0jf1:auto_generated.data_a[18]
data_a[19] => altsyncram_0jf1:auto_generated.data_a[19]
data_a[20] => altsyncram_0jf1:auto_generated.data_a[20]
data_a[21] => altsyncram_0jf1:auto_generated.data_a[21]
data_a[22] => altsyncram_0jf1:auto_generated.data_a[22]
data_a[23] => altsyncram_0jf1:auto_generated.data_a[23]
data_a[24] => altsyncram_0jf1:auto_generated.data_a[24]
data_a[25] => altsyncram_0jf1:auto_generated.data_a[25]
data_a[26] => altsyncram_0jf1:auto_generated.data_a[26]
data_a[27] => altsyncram_0jf1:auto_generated.data_a[27]
data_a[28] => altsyncram_0jf1:auto_generated.data_a[28]
data_a[29] => altsyncram_0jf1:auto_generated.data_a[29]
data_a[30] => altsyncram_0jf1:auto_generated.data_a[30]
data_a[31] => altsyncram_0jf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0jf1:auto_generated.address_a[0]
address_a[1] => altsyncram_0jf1:auto_generated.address_a[1]
address_a[2] => altsyncram_0jf1:auto_generated.address_a[2]
address_a[3] => altsyncram_0jf1:auto_generated.address_a[3]
address_a[4] => altsyncram_0jf1:auto_generated.address_a[4]
address_a[5] => altsyncram_0jf1:auto_generated.address_a[5]
address_a[6] => altsyncram_0jf1:auto_generated.address_a[6]
address_a[7] => altsyncram_0jf1:auto_generated.address_a[7]
address_a[8] => altsyncram_0jf1:auto_generated.address_a[8]
address_a[9] => altsyncram_0jf1:auto_generated.address_a[9]
address_a[10] => altsyncram_0jf1:auto_generated.address_a[10]
address_a[11] => altsyncram_0jf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0jf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0jf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0jf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0jf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0jf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0jf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0jf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_0jf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_0jf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_0jf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_0jf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_0jf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_0jf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_0jf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_0jf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_0jf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_0jf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_0jf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_0jf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_0jf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_0jf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_0jf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_0jf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_0jf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_0jf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_0jf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_0jf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_0jf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_0jf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_0jf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_0jf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_0jf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_0jf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton_test|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton_test|regfile:my_regfile
clock => clock.IN31
ctrl_writeEnable => ctrl_writeEnable.IN1
ctrl_reset => ctrl_reset.IN31
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ctrl_readRegA[0].IN1
ctrl_readRegA[1] => ctrl_readRegA[1].IN1
ctrl_readRegA[2] => ctrl_readRegA[2].IN1
ctrl_readRegA[3] => ctrl_readRegA[3].IN1
ctrl_readRegA[4] => ctrl_readRegA[4].IN1
ctrl_readRegB[0] => ctrl_readRegB[0].IN1
ctrl_readRegB[1] => ctrl_readRegB[1].IN1
ctrl_readRegB[2] => ctrl_readRegB[2].IN1
ctrl_readRegB[3] => ctrl_readRegB[3].IN1
ctrl_readRegB[4] => ctrl_readRegB[4].IN1
data_writeReg[0] => data_writeReg[0].IN31
data_writeReg[1] => data_writeReg[1].IN31
data_writeReg[2] => data_writeReg[2].IN31
data_writeReg[3] => data_writeReg[3].IN31
data_writeReg[4] => data_writeReg[4].IN31
data_writeReg[5] => data_writeReg[5].IN31
data_writeReg[6] => data_writeReg[6].IN31
data_writeReg[7] => data_writeReg[7].IN31
data_writeReg[8] => data_writeReg[8].IN31
data_writeReg[9] => data_writeReg[9].IN31
data_writeReg[10] => data_writeReg[10].IN31
data_writeReg[11] => data_writeReg[11].IN31
data_writeReg[12] => data_writeReg[12].IN31
data_writeReg[13] => data_writeReg[13].IN31
data_writeReg[14] => data_writeReg[14].IN31
data_writeReg[15] => data_writeReg[15].IN31
data_writeReg[16] => data_writeReg[16].IN31
data_writeReg[17] => data_writeReg[17].IN31
data_writeReg[18] => data_writeReg[18].IN31
data_writeReg[19] => data_writeReg[19].IN31
data_writeReg[20] => data_writeReg[20].IN31
data_writeReg[21] => data_writeReg[21].IN31
data_writeReg[22] => data_writeReg[22].IN31
data_writeReg[23] => data_writeReg[23].IN31
data_writeReg[24] => data_writeReg[24].IN31
data_writeReg[25] => data_writeReg[25].IN31
data_writeReg[26] => data_writeReg[26].IN31
data_writeReg[27] => data_writeReg[27].IN31
data_writeReg[28] => data_writeReg[28].IN31
data_writeReg[29] => data_writeReg[29].IN31
data_writeReg[30] => data_writeReg[30].IN31
data_writeReg[31] => data_writeReg[31].IN31
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|regfile:my_regfile|write_port:write0
out[0] <= and_loop[0].and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and_loop[1].and0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and_loop[2].and0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and_loop[3].and0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and_loop[4].and0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and_loop[5].and0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and_loop[6].and0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and_loop[7].and0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and_loop[8].and0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and_loop[9].and0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and_loop[10].and0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and_loop[11].and0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and_loop[12].and0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and_loop[13].and0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and_loop[14].and0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and_loop[15].and0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and_loop[16].and0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and_loop[17].and0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and_loop[18].and0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and_loop[19].and0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and_loop[20].and0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and_loop[21].and0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and_loop[22].and0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and_loop[23].and0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and_loop[24].and0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and_loop[25].and0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and_loop[26].and0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and_loop[27].and0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and_loop[28].and0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and_loop[29].and0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and_loop[30].and0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and_loop[31].and0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_writeEnable => and_loop[0].and0.IN1
ctrl_writeEnable => and_loop[1].and0.IN1
ctrl_writeEnable => and_loop[2].and0.IN1
ctrl_writeEnable => and_loop[3].and0.IN1
ctrl_writeEnable => and_loop[4].and0.IN1
ctrl_writeEnable => and_loop[5].and0.IN1
ctrl_writeEnable => and_loop[6].and0.IN1
ctrl_writeEnable => and_loop[7].and0.IN1
ctrl_writeEnable => and_loop[8].and0.IN1
ctrl_writeEnable => and_loop[9].and0.IN1
ctrl_writeEnable => and_loop[10].and0.IN1
ctrl_writeEnable => and_loop[11].and0.IN1
ctrl_writeEnable => and_loop[12].and0.IN1
ctrl_writeEnable => and_loop[13].and0.IN1
ctrl_writeEnable => and_loop[14].and0.IN1
ctrl_writeEnable => and_loop[15].and0.IN1
ctrl_writeEnable => and_loop[16].and0.IN1
ctrl_writeEnable => and_loop[17].and0.IN1
ctrl_writeEnable => and_loop[18].and0.IN1
ctrl_writeEnable => and_loop[19].and0.IN1
ctrl_writeEnable => and_loop[20].and0.IN1
ctrl_writeEnable => and_loop[21].and0.IN1
ctrl_writeEnable => and_loop[22].and0.IN1
ctrl_writeEnable => and_loop[23].and0.IN1
ctrl_writeEnable => and_loop[24].and0.IN1
ctrl_writeEnable => and_loop[25].and0.IN1
ctrl_writeEnable => and_loop[26].and0.IN1
ctrl_writeEnable => and_loop[27].and0.IN1
ctrl_writeEnable => and_loop[28].and0.IN1
ctrl_writeEnable => and_loop[29].and0.IN1
ctrl_writeEnable => and_loop[30].and0.IN1
ctrl_writeEnable => and_loop[31].and0.IN1


|skeleton_test|regfile:my_regfile|write_port:write0|five_to_thirtytwo_decoder:d0
out[0] <= three_to_eight_decoder:d1.port0
out[1] <= three_to_eight_decoder:d1.port0
out[2] <= three_to_eight_decoder:d1.port0
out[3] <= three_to_eight_decoder:d1.port0
out[4] <= three_to_eight_decoder:d1.port0
out[5] <= three_to_eight_decoder:d1.port0
out[6] <= three_to_eight_decoder:d1.port0
out[7] <= three_to_eight_decoder:d1.port0
out[8] <= three_to_eight_decoder:d2.port0
out[9] <= three_to_eight_decoder:d2.port0
out[10] <= three_to_eight_decoder:d2.port0
out[11] <= three_to_eight_decoder:d2.port0
out[12] <= three_to_eight_decoder:d2.port0
out[13] <= three_to_eight_decoder:d2.port0
out[14] <= three_to_eight_decoder:d2.port0
out[15] <= three_to_eight_decoder:d2.port0
out[16] <= three_to_eight_decoder:d3.port0
out[17] <= three_to_eight_decoder:d3.port0
out[18] <= three_to_eight_decoder:d3.port0
out[19] <= three_to_eight_decoder:d3.port0
out[20] <= three_to_eight_decoder:d3.port0
out[21] <= three_to_eight_decoder:d3.port0
out[22] <= three_to_eight_decoder:d3.port0
out[23] <= three_to_eight_decoder:d3.port0
out[24] <= three_to_eight_decoder:d4.port0
out[25] <= three_to_eight_decoder:d4.port0
out[26] <= three_to_eight_decoder:d4.port0
out[27] <= three_to_eight_decoder:d4.port0
out[28] <= three_to_eight_decoder:d4.port0
out[29] <= three_to_eight_decoder:d4.port0
out[30] <= three_to_eight_decoder:d4.port0
out[31] <= three_to_eight_decoder:d4.port0
a[0] => a[0].IN4
a[1] => a[1].IN4
a[2] => a[2].IN4
a[3] => a[3].IN1
a[4] => a[4].IN1


|skeleton_test|regfile:my_regfile|write_port:write0|five_to_thirtytwo_decoder:d0|two_to_four_decoder:d0
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and2.IN0
a => and3.IN0
a => and0.IN0
a => and1.IN0
b => and1.IN1
b => and3.IN1
b => and0.IN1
b => and2.IN1


|skeleton_test|regfile:my_regfile|write_port:write0|five_to_thirtytwo_decoder:d0|three_to_eight_decoder:d1
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|write_port:write0|five_to_thirtytwo_decoder:d0|three_to_eight_decoder:d2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|write_port:write0|five_to_thirtytwo_decoder:d0|three_to_eight_decoder:d3
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|write_port:write0|five_to_thirtytwo_decoder:d0|three_to_eight_decoder:d4
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|d_f:register[1].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[1].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[2].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[3].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[4].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[5].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[6].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[7].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[8].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[9].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[10].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[11].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[12].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[13].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[14].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[15].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[16].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[17].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[18].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[19].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[20].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[21].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[22].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[23].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[24].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[25].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[26].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[27].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[28].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[29].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[30].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df
q[0] <= dffe_ref:dffe_array[0].df.port0
q[1] <= dffe_ref:dffe_array[1].df.port0
q[2] <= dffe_ref:dffe_array[2].df.port0
q[3] <= dffe_ref:dffe_array[3].df.port0
q[4] <= dffe_ref:dffe_array[4].df.port0
q[5] <= dffe_ref:dffe_array[5].df.port0
q[6] <= dffe_ref:dffe_array[6].df.port0
q[7] <= dffe_ref:dffe_array[7].df.port0
q[8] <= dffe_ref:dffe_array[8].df.port0
q[9] <= dffe_ref:dffe_array[9].df.port0
q[10] <= dffe_ref:dffe_array[10].df.port0
q[11] <= dffe_ref:dffe_array[11].df.port0
q[12] <= dffe_ref:dffe_array[12].df.port0
q[13] <= dffe_ref:dffe_array[13].df.port0
q[14] <= dffe_ref:dffe_array[14].df.port0
q[15] <= dffe_ref:dffe_array[15].df.port0
q[16] <= dffe_ref:dffe_array[16].df.port0
q[17] <= dffe_ref:dffe_array[17].df.port0
q[18] <= dffe_ref:dffe_array[18].df.port0
q[19] <= dffe_ref:dffe_array[19].df.port0
q[20] <= dffe_ref:dffe_array[20].df.port0
q[21] <= dffe_ref:dffe_array[21].df.port0
q[22] <= dffe_ref:dffe_array[22].df.port0
q[23] <= dffe_ref:dffe_array[23].df.port0
q[24] <= dffe_ref:dffe_array[24].df.port0
q[25] <= dffe_ref:dffe_array[25].df.port0
q[26] <= dffe_ref:dffe_array[26].df.port0
q[27] <= dffe_ref:dffe_array[27].df.port0
q[28] <= dffe_ref:dffe_array[28].df.port0
q[29] <= dffe_ref:dffe_array[29].df.port0
q[30] <= dffe_ref:dffe_array[30].df.port0
q[31] <= dffe_ref:dffe_array[31].df.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[0].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[1].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[2].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[3].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[4].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[5].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[6].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[7].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[8].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[9].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[10].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[11].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[12].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[13].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[14].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[15].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[16].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[17].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[18].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[19].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[20].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[21].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[22].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[23].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[24].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[25].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[26].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[27].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[28].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[29].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[30].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|d_f:register[31].df|dffe_ref:dffe_array[31].df
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d0
out[0] <= three_to_eight_decoder:d1.port0
out[1] <= three_to_eight_decoder:d1.port0
out[2] <= three_to_eight_decoder:d1.port0
out[3] <= three_to_eight_decoder:d1.port0
out[4] <= three_to_eight_decoder:d1.port0
out[5] <= three_to_eight_decoder:d1.port0
out[6] <= three_to_eight_decoder:d1.port0
out[7] <= three_to_eight_decoder:d1.port0
out[8] <= three_to_eight_decoder:d2.port0
out[9] <= three_to_eight_decoder:d2.port0
out[10] <= three_to_eight_decoder:d2.port0
out[11] <= three_to_eight_decoder:d2.port0
out[12] <= three_to_eight_decoder:d2.port0
out[13] <= three_to_eight_decoder:d2.port0
out[14] <= three_to_eight_decoder:d2.port0
out[15] <= three_to_eight_decoder:d2.port0
out[16] <= three_to_eight_decoder:d3.port0
out[17] <= three_to_eight_decoder:d3.port0
out[18] <= three_to_eight_decoder:d3.port0
out[19] <= three_to_eight_decoder:d3.port0
out[20] <= three_to_eight_decoder:d3.port0
out[21] <= three_to_eight_decoder:d3.port0
out[22] <= three_to_eight_decoder:d3.port0
out[23] <= three_to_eight_decoder:d3.port0
out[24] <= three_to_eight_decoder:d4.port0
out[25] <= three_to_eight_decoder:d4.port0
out[26] <= three_to_eight_decoder:d4.port0
out[27] <= three_to_eight_decoder:d4.port0
out[28] <= three_to_eight_decoder:d4.port0
out[29] <= three_to_eight_decoder:d4.port0
out[30] <= three_to_eight_decoder:d4.port0
out[31] <= three_to_eight_decoder:d4.port0
a[0] => a[0].IN4
a[1] => a[1].IN4
a[2] => a[2].IN4
a[3] => a[3].IN1
a[4] => a[4].IN1


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d0|two_to_four_decoder:d0
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and2.IN0
a => and3.IN0
a => and0.IN0
a => and1.IN0
b => and1.IN1
b => and3.IN1
b => and0.IN1
b => and2.IN1


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d0|three_to_eight_decoder:d1
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d0|three_to_eight_decoder:d2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d0|three_to_eight_decoder:d3
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d0|three_to_eight_decoder:d4
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d1
out[0] <= three_to_eight_decoder:d1.port0
out[1] <= three_to_eight_decoder:d1.port0
out[2] <= three_to_eight_decoder:d1.port0
out[3] <= three_to_eight_decoder:d1.port0
out[4] <= three_to_eight_decoder:d1.port0
out[5] <= three_to_eight_decoder:d1.port0
out[6] <= three_to_eight_decoder:d1.port0
out[7] <= three_to_eight_decoder:d1.port0
out[8] <= three_to_eight_decoder:d2.port0
out[9] <= three_to_eight_decoder:d2.port0
out[10] <= three_to_eight_decoder:d2.port0
out[11] <= three_to_eight_decoder:d2.port0
out[12] <= three_to_eight_decoder:d2.port0
out[13] <= three_to_eight_decoder:d2.port0
out[14] <= three_to_eight_decoder:d2.port0
out[15] <= three_to_eight_decoder:d2.port0
out[16] <= three_to_eight_decoder:d3.port0
out[17] <= three_to_eight_decoder:d3.port0
out[18] <= three_to_eight_decoder:d3.port0
out[19] <= three_to_eight_decoder:d3.port0
out[20] <= three_to_eight_decoder:d3.port0
out[21] <= three_to_eight_decoder:d3.port0
out[22] <= three_to_eight_decoder:d3.port0
out[23] <= three_to_eight_decoder:d3.port0
out[24] <= three_to_eight_decoder:d4.port0
out[25] <= three_to_eight_decoder:d4.port0
out[26] <= three_to_eight_decoder:d4.port0
out[27] <= three_to_eight_decoder:d4.port0
out[28] <= three_to_eight_decoder:d4.port0
out[29] <= three_to_eight_decoder:d4.port0
out[30] <= three_to_eight_decoder:d4.port0
out[31] <= three_to_eight_decoder:d4.port0
a[0] => a[0].IN4
a[1] => a[1].IN4
a[2] => a[2].IN4
a[3] => a[3].IN1
a[4] => a[4].IN1


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d1|two_to_four_decoder:d0
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and2.IN0
a => and3.IN0
a => and0.IN0
a => and1.IN0
b => and1.IN1
b => and3.IN1
b => and0.IN1
b => and2.IN1


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d1|three_to_eight_decoder:d1
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d1|three_to_eight_decoder:d2
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d1|three_to_eight_decoder:d3
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|regfile:my_regfile|five_to_thirtytwo_decoder:d1|three_to_eight_decoder:d4
out[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
a => and4.IN0
a => and5.IN0
a => and6.IN0
a => and7.IN0
a => and0.IN0
a => and1.IN0
a => and2.IN0
a => and3.IN0
b => and2.IN1
b => and3.IN1
b => and6.IN1
b => and7.IN1
b => and0.IN1
b => and1.IN1
b => and4.IN1
b => and5.IN1
c => and1.IN2
c => and3.IN2
c => and5.IN2
c => and7.IN2
c => and0.IN2
c => and2.IN2
c => and4.IN2
c => and6.IN2
en => and0.IN3
en => and1.IN3
en => and2.IN3
en => and3.IN3
en => and4.IN3
en => and5.IN3
en => and6.IN3
en => and7.IN3


|skeleton_test|processor:my_processor
clock => clock.IN1
reset => reset.IN1
address_imem[0] <= pc_out[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= pc_out[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= pc_out[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= pc_out[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= pc_out[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= pc_out[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= pc_out[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= pc_out[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= pc_out[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= pc_out[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= pc_out[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= pc_out[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] => q_imem[0].IN1
q_imem[1] => q_imem[1].IN1
q_imem[2] => q_imem[2].IN2
q_imem[3] => q_imem[3].IN2
q_imem[4] => q_imem[4].IN2
q_imem[5] => q_imem[5].IN2
q_imem[6] => q_imem[6].IN2
q_imem[7] => q_imem[7].IN2
q_imem[8] => q_imem[8].IN2
q_imem[9] => q_imem[9].IN2
q_imem[10] => q_imem[10].IN2
q_imem[11] => q_imem[11].IN2
q_imem[12] => q_imem[12].IN1
q_imem[13] => q_imem[13].IN1
q_imem[14] => q_imem[14].IN1
q_imem[15] => q_imem[15].IN1
q_imem[16] => q_imem[16].IN1
q_imem[17] => ctrl_readRegB.DATAA
q_imem[17] => ctrl_readRegA.DATAA
q_imem[18] => ctrl_readRegB.DATAA
q_imem[18] => ctrl_readRegA.DATAA
q_imem[19] => ctrl_readRegB.DATAA
q_imem[19] => ctrl_readRegA.DATAA
q_imem[20] => ctrl_readRegB.DATAA
q_imem[20] => ctrl_readRegA.DATAA
q_imem[21] => ctrl_readRegB.DATAA
q_imem[21] => ctrl_readRegA.DATAA
q_imem[22] => ctrl_readRegB.DATAB
q_imem[22] => ctrl_readRegA.DATAB
q_imem[22] => ctrl_writeReg.DATAA
q_imem[23] => ctrl_readRegB.DATAB
q_imem[23] => ctrl_readRegA.DATAB
q_imem[23] => ctrl_writeReg.DATAA
q_imem[24] => ctrl_readRegB.DATAB
q_imem[24] => ctrl_readRegA.DATAB
q_imem[24] => ctrl_writeReg.DATAA
q_imem[25] => ctrl_readRegB.DATAB
q_imem[25] => ctrl_readRegA.DATAB
q_imem[25] => ctrl_writeReg.DATAA
q_imem[26] => ctrl_readRegB.DATAB
q_imem[26] => ctrl_readRegA.DATAB
q_imem[26] => ctrl_writeReg.DATAA
q_imem[27] => q_imem[27].IN14
q_imem[28] => q_imem[28].IN14
q_imem[29] => q_imem[29].IN14
q_imem[30] => q_imem[30].IN14
q_imem[31] => q_imem[31].IN14
address_dmem[0] <= alu:my_alu.port4
address_dmem[1] <= alu:my_alu.port4
address_dmem[2] <= alu:my_alu.port4
address_dmem[3] <= alu:my_alu.port4
address_dmem[4] <= alu:my_alu.port4
address_dmem[5] <= alu:my_alu.port4
address_dmem[6] <= alu:my_alu.port4
address_dmem[7] <= alu:my_alu.port4
address_dmem[8] <= alu:my_alu.port4
address_dmem[9] <= alu:my_alu.port4
address_dmem[10] <= alu:my_alu.port4
address_dmem[11] <= alu:my_alu.port4
data[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
wren <= cmp:cmp2.port0
q_dmem[0] => data_writeReg.DATAB
q_dmem[1] => data_writeReg.DATAB
q_dmem[2] => data_writeReg.DATAB
q_dmem[3] => data_writeReg.DATAB
q_dmem[4] => data_writeReg.DATAB
q_dmem[5] => data_writeReg.DATAB
q_dmem[6] => data_writeReg.DATAB
q_dmem[7] => data_writeReg.DATAB
q_dmem[8] => data_writeReg.DATAB
q_dmem[9] => data_writeReg.DATAB
q_dmem[10] => data_writeReg.DATAB
q_dmem[11] => data_writeReg.DATAB
q_dmem[12] => data_writeReg.DATAB
q_dmem[13] => data_writeReg.DATAB
q_dmem[14] => data_writeReg.DATAB
q_dmem[15] => data_writeReg.DATAB
q_dmem[16] => data_writeReg.DATAB
q_dmem[17] => data_writeReg.DATAB
q_dmem[18] => data_writeReg.DATAB
q_dmem[19] => data_writeReg.DATAB
q_dmem[20] => data_writeReg.DATAB
q_dmem[21] => data_writeReg.DATAB
q_dmem[22] => data_writeReg.DATAB
q_dmem[23] => data_writeReg.DATAB
q_dmem[24] => data_writeReg.DATAB
q_dmem[25] => data_writeReg.DATAB
q_dmem[26] => data_writeReg.DATAB
q_dmem[27] => data_writeReg.DATAB
q_dmem[28] => data_writeReg.DATAB
q_dmem[29] => data_writeReg.DATAB
q_dmem[30] => data_writeReg.DATAB
q_dmem[31] => data_writeReg.DATAB
ctrl_writeEnable <= or1.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[1] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[2] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[3] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[4] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[0] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] => data_readRegA[0].IN4
data_readRegA[1] => data_readRegA[1].IN4
data_readRegA[2] => data_readRegA[2].IN4
data_readRegA[3] => data_readRegA[3].IN4
data_readRegA[4] => data_readRegA[4].IN4
data_readRegA[5] => data_readRegA[5].IN4
data_readRegA[6] => data_readRegA[6].IN4
data_readRegA[7] => data_readRegA[7].IN4
data_readRegA[8] => data_readRegA[8].IN4
data_readRegA[9] => data_readRegA[9].IN4
data_readRegA[10] => data_readRegA[10].IN4
data_readRegA[11] => data_readRegA[11].IN4
data_readRegA[12] => data_readRegA[12].IN4
data_readRegA[13] => data_readRegA[13].IN4
data_readRegA[14] => data_readRegA[14].IN4
data_readRegA[15] => data_readRegA[15].IN4
data_readRegA[16] => data_readRegA[16].IN4
data_readRegA[17] => data_readRegA[17].IN4
data_readRegA[18] => data_readRegA[18].IN4
data_readRegA[19] => data_readRegA[19].IN4
data_readRegA[20] => data_readRegA[20].IN4
data_readRegA[21] => data_readRegA[21].IN4
data_readRegA[22] => data_readRegA[22].IN4
data_readRegA[23] => data_readRegA[23].IN4
data_readRegA[24] => data_readRegA[24].IN4
data_readRegA[25] => data_readRegA[25].IN4
data_readRegA[26] => data_readRegA[26].IN4
data_readRegA[27] => data_readRegA[27].IN4
data_readRegA[28] => data_readRegA[28].IN4
data_readRegA[29] => data_readRegA[29].IN4
data_readRegA[30] => data_readRegA[30].IN4
data_readRegA[31] => data_readRegA[31].IN4
data_readRegB[0] => data_readRegB[0].IN2
data_readRegB[1] => data_readRegB[1].IN2
data_readRegB[2] => data_readRegB[2].IN2
data_readRegB[3] => data_readRegB[3].IN2
data_readRegB[4] => data_readRegB[4].IN2
data_readRegB[5] => data_readRegB[5].IN2
data_readRegB[6] => data_readRegB[6].IN2
data_readRegB[7] => data_readRegB[7].IN2
data_readRegB[8] => data_readRegB[8].IN2
data_readRegB[9] => data_readRegB[9].IN2
data_readRegB[10] => data_readRegB[10].IN2
data_readRegB[11] => data_readRegB[11].IN2
data_readRegB[12] => data_readRegB[12].IN2
data_readRegB[13] => data_readRegB[13].IN2
data_readRegB[14] => data_readRegB[14].IN2
data_readRegB[15] => data_readRegB[15].IN2
data_readRegB[16] => data_readRegB[16].IN2
data_readRegB[17] => data_readRegB[17].IN2
data_readRegB[18] => data_readRegB[18].IN2
data_readRegB[19] => data_readRegB[19].IN2
data_readRegB[20] => data_readRegB[20].IN2
data_readRegB[21] => data_readRegB[21].IN2
data_readRegB[22] => data_readRegB[22].IN2
data_readRegB[23] => data_readRegB[23].IN2
data_readRegB[24] => data_readRegB[24].IN2
data_readRegB[25] => data_readRegB[25].IN2
data_readRegB[26] => data_readRegB[26].IN2
data_readRegB[27] => data_readRegB[27].IN2
data_readRegB[28] => data_readRegB[28].IN2
data_readRegB[29] => data_readRegB[29].IN2
data_readRegB[30] => data_readRegB[30].IN2
data_readRegB[31] => data_readRegB[31].IN2
data_reg_write[0] <= alu:my_alu.port4
data_reg_write[1] <= alu:my_alu.port4
data_reg_write[2] <= alu:my_alu.port4
data_reg_write[3] <= alu:my_alu.port4
data_reg_write[4] <= alu:my_alu.port4
data_reg_write[5] <= alu:my_alu.port4
data_reg_write[6] <= alu:my_alu.port4
data_reg_write[7] <= alu:my_alu.port4
data_reg_write[8] <= alu:my_alu.port4
data_reg_write[9] <= alu:my_alu.port4
data_reg_write[10] <= alu:my_alu.port4
data_reg_write[11] <= alu:my_alu.port4
data_reg_write[12] <= alu:my_alu.port4
data_reg_write[13] <= alu:my_alu.port4
data_reg_write[14] <= alu:my_alu.port4
data_reg_write[15] <= alu:my_alu.port4
data_reg_write[16] <= alu:my_alu.port4
data_reg_write[17] <= alu:my_alu.port4
data_reg_write[18] <= alu:my_alu.port4
data_reg_write[19] <= alu:my_alu.port4
data_reg_write[20] <= alu:my_alu.port4
data_reg_write[21] <= alu:my_alu.port4
data_reg_write[22] <= alu:my_alu.port4
data_reg_write[23] <= alu:my_alu.port4
data_reg_write[24] <= alu:my_alu.port4
data_reg_write[25] <= alu:my_alu.port4
data_reg_write[26] <= alu:my_alu.port4
data_reg_write[27] <= alu:my_alu.port4
data_reg_write[28] <= alu:my_alu.port4
data_reg_write[29] <= alu:my_alu.port4
data_reg_write[30] <= alu:my_alu.port4
data_reg_write[31] <= alu:my_alu.port4
aluinput[0] <= aluinput[0].DB_MAX_OUTPUT_PORT_TYPE
aluinput[1] <= aluinput[1].DB_MAX_OUTPUT_PORT_TYPE
aluinput[2] <= aluinput[2].DB_MAX_OUTPUT_PORT_TYPE
aluinput[3] <= aluinput[3].DB_MAX_OUTPUT_PORT_TYPE
aluinput[4] <= aluinput[4].DB_MAX_OUTPUT_PORT_TYPE
aluinput[5] <= aluinput[5].DB_MAX_OUTPUT_PORT_TYPE
aluinput[6] <= aluinput[6].DB_MAX_OUTPUT_PORT_TYPE
aluinput[7] <= aluinput[7].DB_MAX_OUTPUT_PORT_TYPE
aluinput[8] <= aluinput[8].DB_MAX_OUTPUT_PORT_TYPE
aluinput[9] <= aluinput[9].DB_MAX_OUTPUT_PORT_TYPE
aluinput[10] <= aluinput[10].DB_MAX_OUTPUT_PORT_TYPE
aluinput[11] <= aluinput[11].DB_MAX_OUTPUT_PORT_TYPE
aluinput[12] <= aluinput[12].DB_MAX_OUTPUT_PORT_TYPE
aluinput[13] <= aluinput[13].DB_MAX_OUTPUT_PORT_TYPE
aluinput[14] <= aluinput[14].DB_MAX_OUTPUT_PORT_TYPE
aluinput[15] <= aluinput[15].DB_MAX_OUTPUT_PORT_TYPE
aluinput[16] <= aluinput[16].DB_MAX_OUTPUT_PORT_TYPE
aluinput[17] <= aluinput[17].DB_MAX_OUTPUT_PORT_TYPE
aluinput[18] <= aluinput[18].DB_MAX_OUTPUT_PORT_TYPE
aluinput[19] <= aluinput[19].DB_MAX_OUTPUT_PORT_TYPE
aluinput[20] <= aluinput[20].DB_MAX_OUTPUT_PORT_TYPE
aluinput[21] <= aluinput[21].DB_MAX_OUTPUT_PORT_TYPE
aluinput[22] <= aluinput[22].DB_MAX_OUTPUT_PORT_TYPE
aluinput[23] <= aluinput[23].DB_MAX_OUTPUT_PORT_TYPE
aluinput[24] <= aluinput[24].DB_MAX_OUTPUT_PORT_TYPE
aluinput[25] <= aluinput[25].DB_MAX_OUTPUT_PORT_TYPE
aluinput[26] <= aluinput[26].DB_MAX_OUTPUT_PORT_TYPE
aluinput[27] <= aluinput[27].DB_MAX_OUTPUT_PORT_TYPE
aluinput[28] <= aluinput[28].DB_MAX_OUTPUT_PORT_TYPE
aluinput[29] <= aluinput[29].DB_MAX_OUTPUT_PORT_TYPE
aluinput[30] <= aluinput[30].DB_MAX_OUTPUT_PORT_TYPE
aluinput[31] <= aluinput[31].DB_MAX_OUTPUT_PORT_TYPE
alu_opcode[0] <= alu_opcode[0].DB_MAX_OUTPUT_PORT_TYPE
alu_opcode[1] <= alu_opcode[1].DB_MAX_OUTPUT_PORT_TYPE
alu_opcode[2] <= alu_opcode[2].DB_MAX_OUTPUT_PORT_TYPE
alu_opcode[3] <= alu_opcode[3].DB_MAX_OUTPUT_PORT_TYPE
alu_opcode[4] <= alu_opcode[4].DB_MAX_OUTPUT_PORT_TYPE
sximmed[0] <= sximmed[0].DB_MAX_OUTPUT_PORT_TYPE
sximmed[1] <= sximmed[1].DB_MAX_OUTPUT_PORT_TYPE
sximmed[2] <= sximmed[2].DB_MAX_OUTPUT_PORT_TYPE
sximmed[3] <= sximmed[3].DB_MAX_OUTPUT_PORT_TYPE
sximmed[4] <= sximmed[4].DB_MAX_OUTPUT_PORT_TYPE
sximmed[5] <= sximmed[5].DB_MAX_OUTPUT_PORT_TYPE
sximmed[6] <= sximmed[6].DB_MAX_OUTPUT_PORT_TYPE
sximmed[7] <= sximmed[7].DB_MAX_OUTPUT_PORT_TYPE
sximmed[8] <= sximmed[8].DB_MAX_OUTPUT_PORT_TYPE
sximmed[9] <= sximmed[9].DB_MAX_OUTPUT_PORT_TYPE
sximmed[10] <= sximmed[10].DB_MAX_OUTPUT_PORT_TYPE
sximmed[11] <= sximmed[11].DB_MAX_OUTPUT_PORT_TYPE
sximmed[12] <= sximmed[12].DB_MAX_OUTPUT_PORT_TYPE
sximmed[13] <= sximmed[13].DB_MAX_OUTPUT_PORT_TYPE
sximmed[14] <= sximmed[14].DB_MAX_OUTPUT_PORT_TYPE
sximmed[15] <= sximmed[15].DB_MAX_OUTPUT_PORT_TYPE
sximmed[16] <= sximmed[16].DB_MAX_OUTPUT_PORT_TYPE
sximmed[17] <= sximmed[17].DB_MAX_OUTPUT_PORT_TYPE
sximmed[18] <= sximmed[18].DB_MAX_OUTPUT_PORT_TYPE
sximmed[19] <= sximmed[19].DB_MAX_OUTPUT_PORT_TYPE
sximmed[20] <= sximmed[20].DB_MAX_OUTPUT_PORT_TYPE
sximmed[21] <= sximmed[21].DB_MAX_OUTPUT_PORT_TYPE
sximmed[22] <= sximmed[22].DB_MAX_OUTPUT_PORT_TYPE
sximmed[23] <= sximmed[23].DB_MAX_OUTPUT_PORT_TYPE
sximmed[24] <= sximmed[24].DB_MAX_OUTPUT_PORT_TYPE
sximmed[25] <= sximmed[25].DB_MAX_OUTPUT_PORT_TYPE
sximmed[26] <= sximmed[26].DB_MAX_OUTPUT_PORT_TYPE
sximmed[27] <= sximmed[27].DB_MAX_OUTPUT_PORT_TYPE
sximmed[28] <= sximmed[28].DB_MAX_OUTPUT_PORT_TYPE
sximmed[29] <= sximmed[29].DB_MAX_OUTPUT_PORT_TYPE
sximmed[30] <= sximmed[30].DB_MAX_OUTPUT_PORT_TYPE
sximmed[31] <= sximmed[31].DB_MAX_OUTPUT_PORT_TYPE
data_writeTwo[0] <= cmp:cmp4.port0
data_writeTwo[1] <= data_writeTwo.DB_MAX_OUTPUT_PORT_TYPE
data_writeTwo[2] <= <GND>
data_writeTwo[3] <= <GND>
data_writeTwo[4] <= <GND>
data_writeTwo[5] <= <GND>
data_writeTwo[6] <= <GND>
data_writeTwo[7] <= <GND>
data_writeTwo[8] <= <GND>
data_writeTwo[9] <= <GND>
data_writeTwo[10] <= <GND>
data_writeTwo[11] <= <GND>
data_writeTwo[12] <= <GND>
data_writeTwo[13] <= <GND>
data_writeTwo[14] <= <GND>
data_writeTwo[15] <= <GND>
data_writeTwo[16] <= <GND>
data_writeTwo[17] <= <GND>
data_writeTwo[18] <= <GND>
data_writeTwo[19] <= <GND>
data_writeTwo[20] <= <GND>
data_writeTwo[21] <= <GND>
data_writeTwo[22] <= <GND>
data_writeTwo[23] <= <GND>
data_writeTwo[24] <= <GND>
data_writeTwo[25] <= <GND>
data_writeTwo[26] <= <GND>
data_writeTwo[27] <= <GND>
data_writeTwo[28] <= <GND>
data_writeTwo[29] <= <GND>
data_writeTwo[30] <= <GND>
data_writeTwo[31] <= <GND>
enableTwo <= and1.DB_MAX_OUTPUT_PORT_TYPE
overflow <= alu:my_alu.port7
pc_in[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_in[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_in[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_in[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_in[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_in[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_in[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_in[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_in[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_in[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_in[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_in[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_in[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_in[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_in[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_in[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE
pc_in[16] <= pc_in[16].DB_MAX_OUTPUT_PORT_TYPE
pc_in[17] <= pc_in[17].DB_MAX_OUTPUT_PORT_TYPE
pc_in[18] <= pc_in[18].DB_MAX_OUTPUT_PORT_TYPE
pc_in[19] <= pc_in[19].DB_MAX_OUTPUT_PORT_TYPE
pc_in[20] <= pc_in[20].DB_MAX_OUTPUT_PORT_TYPE
pc_in[21] <= pc_in[21].DB_MAX_OUTPUT_PORT_TYPE
pc_in[22] <= pc_in[22].DB_MAX_OUTPUT_PORT_TYPE
pc_in[23] <= pc_in[23].DB_MAX_OUTPUT_PORT_TYPE
pc_in[24] <= pc_in[24].DB_MAX_OUTPUT_PORT_TYPE
pc_in[25] <= pc_in[25].DB_MAX_OUTPUT_PORT_TYPE
pc_in[26] <= pc_in[26].DB_MAX_OUTPUT_PORT_TYPE
pc_in[27] <= pc_in[27].DB_MAX_OUTPUT_PORT_TYPE
pc_in[28] <= pc_in[28].DB_MAX_OUTPUT_PORT_TYPE
pc_in[29] <= pc_in[29].DB_MAX_OUTPUT_PORT_TYPE
pc_in[30] <= pc_in[30].DB_MAX_OUTPUT_PORT_TYPE
pc_in[31] <= pc_in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|pc:pc1
pc_out[0] <= dffe_ref:pc[0].pc_dffe.port0
pc_out[1] <= dffe_ref:pc[1].pc_dffe.port0
pc_out[2] <= dffe_ref:pc[2].pc_dffe.port0
pc_out[3] <= dffe_ref:pc[3].pc_dffe.port0
pc_out[4] <= dffe_ref:pc[4].pc_dffe.port0
pc_out[5] <= dffe_ref:pc[5].pc_dffe.port0
pc_out[6] <= dffe_ref:pc[6].pc_dffe.port0
pc_out[7] <= dffe_ref:pc[7].pc_dffe.port0
pc_out[8] <= dffe_ref:pc[8].pc_dffe.port0
pc_out[9] <= dffe_ref:pc[9].pc_dffe.port0
pc_out[10] <= dffe_ref:pc[10].pc_dffe.port0
pc_out[11] <= dffe_ref:pc[11].pc_dffe.port0
pc_out[12] <= dffe_ref:pc[12].pc_dffe.port0
pc_out[13] <= dffe_ref:pc[13].pc_dffe.port0
pc_out[14] <= dffe_ref:pc[14].pc_dffe.port0
pc_out[15] <= dffe_ref:pc[15].pc_dffe.port0
pc_out[16] <= dffe_ref:pc[16].pc_dffe.port0
pc_out[17] <= dffe_ref:pc[17].pc_dffe.port0
pc_out[18] <= dffe_ref:pc[18].pc_dffe.port0
pc_out[19] <= dffe_ref:pc[19].pc_dffe.port0
pc_out[20] <= dffe_ref:pc[20].pc_dffe.port0
pc_out[21] <= dffe_ref:pc[21].pc_dffe.port0
pc_out[22] <= dffe_ref:pc[22].pc_dffe.port0
pc_out[23] <= dffe_ref:pc[23].pc_dffe.port0
pc_out[24] <= dffe_ref:pc[24].pc_dffe.port0
pc_out[25] <= dffe_ref:pc[25].pc_dffe.port0
pc_out[26] <= dffe_ref:pc[26].pc_dffe.port0
pc_out[27] <= dffe_ref:pc[27].pc_dffe.port0
pc_out[28] <= dffe_ref:pc[28].pc_dffe.port0
pc_out[29] <= dffe_ref:pc[29].pc_dffe.port0
pc_out[30] <= dffe_ref:pc[30].pc_dffe.port0
pc_out[31] <= dffe_ref:pc[31].pc_dffe.port0
clock => clock.IN32
reset => reset.IN32
pc_in[0] => pc_in[0].IN1
pc_in[1] => pc_in[1].IN1
pc_in[2] => pc_in[2].IN1
pc_in[3] => pc_in[3].IN1
pc_in[4] => pc_in[4].IN1
pc_in[5] => pc_in[5].IN1
pc_in[6] => pc_in[6].IN1
pc_in[7] => pc_in[7].IN1
pc_in[8] => pc_in[8].IN1
pc_in[9] => pc_in[9].IN1
pc_in[10] => pc_in[10].IN1
pc_in[11] => pc_in[11].IN1
pc_in[12] => pc_in[12].IN1
pc_in[13] => pc_in[13].IN1
pc_in[14] => pc_in[14].IN1
pc_in[15] => pc_in[15].IN1
pc_in[16] => pc_in[16].IN1
pc_in[17] => pc_in[17].IN1
pc_in[18] => pc_in[18].IN1
pc_in[19] => pc_in[19].IN1
pc_in[20] => pc_in[20].IN1
pc_in[21] => pc_in[21].IN1
pc_in[22] => pc_in[22].IN1
pc_in[23] => pc_in[23].IN1
pc_in[24] => pc_in[24].IN1
pc_in[25] => pc_in[25].IN1
pc_in[26] => pc_in[26].IN1
pc_in[27] => pc_in[27].IN1
pc_in[28] => pc_in[28].IN1
pc_in[29] => pc_in[29].IN1
pc_in[30] => pc_in[30].IN1
pc_in[31] => pc_in[31].IN1


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[0].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[1].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[2].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[3].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[4].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[5].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[6].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[7].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[8].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[9].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[10].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[11].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[12].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[13].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[14].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[15].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[16].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[17].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[18].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[19].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[20].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[21].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[22].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[23].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[24].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[25].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[26].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[27].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[28].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[29].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[30].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|pc:pc1|dffe_ref:pc[31].pc_dffe
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton_test|processor:my_processor|alu:alu1
data_operandA[0] => data_operandA[0].IN5
data_operandA[1] => data_operandA[1].IN5
data_operandA[2] => data_operandA[2].IN5
data_operandA[3] => data_operandA[3].IN5
data_operandA[4] => data_operandA[4].IN5
data_operandA[5] => data_operandA[5].IN5
data_operandA[6] => data_operandA[6].IN5
data_operandA[7] => data_operandA[7].IN5
data_operandA[8] => data_operandA[8].IN5
data_operandA[9] => data_operandA[9].IN5
data_operandA[10] => data_operandA[10].IN5
data_operandA[11] => data_operandA[11].IN5
data_operandA[12] => data_operandA[12].IN5
data_operandA[13] => data_operandA[13].IN5
data_operandA[14] => data_operandA[14].IN5
data_operandA[15] => data_operandA[15].IN5
data_operandA[16] => data_operandA[16].IN5
data_operandA[17] => data_operandA[17].IN5
data_operandA[18] => data_operandA[18].IN5
data_operandA[19] => data_operandA[19].IN5
data_operandA[20] => data_operandA[20].IN5
data_operandA[21] => data_operandA[21].IN5
data_operandA[22] => data_operandA[22].IN5
data_operandA[23] => data_operandA[23].IN5
data_operandA[24] => data_operandA[24].IN5
data_operandA[25] => data_operandA[25].IN5
data_operandA[26] => data_operandA[26].IN5
data_operandA[27] => data_operandA[27].IN5
data_operandA[28] => data_operandA[28].IN5
data_operandA[29] => data_operandA[29].IN5
data_operandA[30] => data_operandA[30].IN5
data_operandA[31] => data_operandA[31].IN5
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux:mux4[0].out
data_result[1] <= mux:mux4[1].out
data_result[2] <= mux:mux4[2].out
data_result[3] <= mux:mux4[3].out
data_result[4] <= mux:mux4[4].out
data_result[5] <= mux:mux4[5].out
data_result[6] <= mux:mux4[6].out
data_result[7] <= mux:mux4[7].out
data_result[8] <= mux:mux4[8].out
data_result[9] <= mux:mux4[9].out
data_result[10] <= mux:mux4[10].out
data_result[11] <= mux:mux4[11].out
data_result[12] <= mux:mux4[12].out
data_result[13] <= mux:mux4[13].out
data_result[14] <= mux:mux4[14].out
data_result[15] <= mux:mux4[15].out
data_result[16] <= mux:mux4[16].out
data_result[17] <= mux:mux4[17].out
data_result[18] <= mux:mux4[18].out
data_result[19] <= mux:mux4[19].out
data_result[20] <= mux:mux4[20].out
data_result[21] <= mux:mux4[21].out
data_result[22] <= mux:mux4[22].out
data_result[23] <= mux:mux4[23].out
data_result[24] <= mux:mux4[24].out
data_result[25] <= mux:mux4[25].out
data_result[26] <= mux:mux4[26].out
data_result[27] <= mux:mux4[27].out
data_result[28] <= mux:mux4[28].out
data_result[29] <= mux:mux4[29].out
data_result[30] <= mux:mux4[30].out
data_result[31] <= mux:mux4[31].out
isNotEqual <= csa:csa.port5
isLessThan <= csa:csa.port6
overflow <= csa:csa.port4


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN1
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:zero_for_fifth_loop[0].mux4_0.port3
result[1] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[2] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[3] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[4] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[5] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[6] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[7] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[8] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[9] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[10] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[11] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[12] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[13] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[14] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[15] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[16] <= mux:fifth_loop[0].mux4.port3
result[17] <= mux:fifth_loop[1].mux4.port3
result[18] <= mux:fifth_loop[2].mux4.port3
result[19] <= mux:fifth_loop[3].mux4.port3
result[20] <= mux:fifth_loop[4].mux4.port3
result[21] <= mux:fifth_loop[5].mux4.port3
result[22] <= mux:fifth_loop[6].mux4.port3
result[23] <= mux:fifth_loop[7].mux4.port3
result[24] <= mux:fifth_loop[8].mux4.port3
result[25] <= mux:fifth_loop[9].mux4.port3
result[26] <= mux:fifth_loop[10].mux4.port3
result[27] <= mux:fifth_loop[11].mux4.port3
result[28] <= mux:fifth_loop[12].mux4.port3
result[29] <= mux:fifth_loop[13].mux4.port3
result[30] <= mux:fifth_loop[14].mux4.port3
result[31] <= mux:fifth_loop[15].mux4.port3


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftleft:left|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right
data[0] => data[0].IN1
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN33
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:fifth_loop[15].mux4.port3
result[1] <= mux:fifth_loop[14].mux4.port3
result[2] <= mux:fifth_loop[13].mux4.port3
result[3] <= mux:fifth_loop[12].mux4.port3
result[4] <= mux:fifth_loop[11].mux4.port3
result[5] <= mux:fifth_loop[10].mux4.port3
result[6] <= mux:fifth_loop[9].mux4.port3
result[7] <= mux:fifth_loop[8].mux4.port3
result[8] <= mux:fifth_loop[7].mux4.port3
result[9] <= mux:fifth_loop[6].mux4.port3
result[10] <= mux:fifth_loop[5].mux4.port3
result[11] <= mux:fifth_loop[4].mux4.port3
result[12] <= mux:fifth_loop[3].mux4.port3
result[13] <= mux:fifth_loop[2].mux4.port3
result[14] <= mux:fifth_loop[1].mux4.port3
result[15] <= mux:fifth_loop[0].mux4.port3
result[16] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[17] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[18] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[19] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[20] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[21] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[22] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[23] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[24] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[25] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[26] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[27] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[28] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[29] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[30] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[31] <= mux:zero_for_fifth_loop[0].mux4_0.port3


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|shiftright:right|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => mux:mux1[0].b
data_operandB[0] => mux:mux1[0].a
data_operandB[1] => mux:mux1[1].b
data_operandB[1] => mux:mux1[1].a
data_operandB[2] => mux:mux1[2].b
data_operandB[2] => mux:mux1[2].a
data_operandB[3] => mux:mux1[3].b
data_operandB[3] => mux:mux1[3].a
data_operandB[4] => mux:mux1[4].b
data_operandB[4] => mux:mux1[4].a
data_operandB[5] => mux:mux1[5].b
data_operandB[5] => mux:mux1[5].a
data_operandB[6] => mux:mux1[6].b
data_operandB[6] => mux:mux1[6].a
data_operandB[7] => mux:mux1[7].b
data_operandB[7] => mux:mux1[7].a
data_operandB[8] => mux:mux1[8].b
data_operandB[8] => mux:mux1[8].a
data_operandB[9] => mux:mux1[9].b
data_operandB[9] => mux:mux1[9].a
data_operandB[10] => mux:mux1[10].b
data_operandB[10] => mux:mux1[10].a
data_operandB[11] => mux:mux1[11].b
data_operandB[11] => mux:mux1[11].a
data_operandB[12] => mux:mux1[12].b
data_operandB[12] => mux:mux1[12].a
data_operandB[13] => mux:mux1[13].b
data_operandB[13] => mux:mux1[13].a
data_operandB[14] => mux:mux1[14].b
data_operandB[14] => mux:mux1[14].a
data_operandB[15] => mux:mux1[15].b
data_operandB[15] => mux:mux1[15].a
data_operandB[16] => mux:mux1[16].b
data_operandB[16] => mux:mux1[16].a
data_operandB[17] => mux:mux1[17].b
data_operandB[17] => mux:mux1[17].a
data_operandB[18] => mux:mux1[18].b
data_operandB[18] => mux:mux1[18].a
data_operandB[19] => mux:mux1[19].b
data_operandB[19] => mux:mux1[19].a
data_operandB[20] => mux:mux1[20].b
data_operandB[20] => mux:mux1[20].a
data_operandB[21] => mux:mux1[21].b
data_operandB[21] => mux:mux1[21].a
data_operandB[22] => mux:mux1[22].b
data_operandB[22] => mux:mux1[22].a
data_operandB[23] => mux:mux1[23].b
data_operandB[23] => mux:mux1[23].a
data_operandB[24] => mux:mux1[24].b
data_operandB[24] => mux:mux1[24].a
data_operandB[25] => mux:mux1[25].b
data_operandB[25] => mux:mux1[25].a
data_operandB[26] => mux:mux1[26].b
data_operandB[26] => mux:mux1[26].a
data_operandB[27] => mux:mux1[27].b
data_operandB[27] => mux:mux1[27].a
data_operandB[28] => mux:mux1[28].b
data_operandB[28] => mux:mux1[28].a
data_operandB[29] => mux:mux1[29].b
data_operandB[29] => mux:mux1[29].a
data_operandB[30] => mux:mux1[30].b
data_operandB[30] => mux:mux1[30].a
data_operandB[31] => mux:mux1[31].b
data_operandB[31] => mux:mux1[31].a
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ~NO_FANOUT~
ctrl_ALUopcode[2] => ~NO_FANOUT~
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
data_result[0] <= sixteen_bit_adder:adder3.port4
data_result[1] <= sixteen_bit_adder:adder3.port4
data_result[2] <= sixteen_bit_adder:adder3.port4
data_result[3] <= sixteen_bit_adder:adder3.port4
data_result[4] <= sixteen_bit_adder:adder3.port4
data_result[5] <= sixteen_bit_adder:adder3.port4
data_result[6] <= sixteen_bit_adder:adder3.port4
data_result[7] <= sixteen_bit_adder:adder3.port4
data_result[8] <= sixteen_bit_adder:adder3.port4
data_result[9] <= sixteen_bit_adder:adder3.port4
data_result[10] <= sixteen_bit_adder:adder3.port4
data_result[11] <= sixteen_bit_adder:adder3.port4
data_result[12] <= sixteen_bit_adder:adder3.port4
data_result[13] <= sixteen_bit_adder:adder3.port4
data_result[14] <= sixteen_bit_adder:adder3.port4
data_result[15] <= sixteen_bit_adder:adder3.port4
data_result[16] <= mux:mux3[0].out
data_result[17] <= mux:mux3[1].out
data_result[18] <= mux:mux3[2].out
data_result[19] <= mux:mux3[3].out
data_result[20] <= mux:mux3[4].out
data_result[21] <= mux:mux3[5].out
data_result[22] <= mux:mux3[6].out
data_result[23] <= mux:mux3[7].out
data_result[24] <= mux:mux3[8].out
data_result[25] <= mux:mux3[9].out
data_result[26] <= mux:mux3[10].out
data_result[27] <= mux:mux3[11].out
data_result[28] <= mux:mux3[12].out
data_result[29] <= mux:mux3[13].out
data_result[30] <= mux:mux3[14].out
data_result[31] <= mux:mux3[15].out
overflow <= mux:mux4.port3
isNotEqual <= or1.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder3|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder2|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|sixteen_bit_adder:adder1|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|csa:csa|mux:mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|andop:andop
data_operandA[0] => and1[0].IN0
data_operandA[1] => and1[1].IN0
data_operandA[2] => and1[2].IN0
data_operandA[3] => and1[3].IN0
data_operandA[4] => and1[4].IN0
data_operandA[5] => and1[5].IN0
data_operandA[6] => and1[6].IN0
data_operandA[7] => and1[7].IN0
data_operandA[8] => and1[8].IN0
data_operandA[9] => and1[9].IN0
data_operandA[10] => and1[10].IN0
data_operandA[11] => and1[11].IN0
data_operandA[12] => and1[12].IN0
data_operandA[13] => and1[13].IN0
data_operandA[14] => and1[14].IN0
data_operandA[15] => and1[15].IN0
data_operandA[16] => and1[16].IN0
data_operandA[17] => and1[17].IN0
data_operandA[18] => and1[18].IN0
data_operandA[19] => and1[19].IN0
data_operandA[20] => and1[20].IN0
data_operandA[21] => and1[21].IN0
data_operandA[22] => and1[22].IN0
data_operandA[23] => and1[23].IN0
data_operandA[24] => and1[24].IN0
data_operandA[25] => and1[25].IN0
data_operandA[26] => and1[26].IN0
data_operandA[27] => and1[27].IN0
data_operandA[28] => and1[28].IN0
data_operandA[29] => and1[29].IN0
data_operandA[30] => and1[30].IN0
data_operandA[31] => and1[31].IN0
data_operandB[0] => and1[0].IN1
data_operandB[1] => and1[1].IN1
data_operandB[2] => and1[2].IN1
data_operandB[3] => and1[3].IN1
data_operandB[4] => and1[4].IN1
data_operandB[5] => and1[5].IN1
data_operandB[6] => and1[6].IN1
data_operandB[7] => and1[7].IN1
data_operandB[8] => and1[8].IN1
data_operandB[9] => and1[9].IN1
data_operandB[10] => and1[10].IN1
data_operandB[11] => and1[11].IN1
data_operandB[12] => and1[12].IN1
data_operandB[13] => and1[13].IN1
data_operandB[14] => and1[14].IN1
data_operandB[15] => and1[15].IN1
data_operandB[16] => and1[16].IN1
data_operandB[17] => and1[17].IN1
data_operandB[18] => and1[18].IN1
data_operandB[19] => and1[19].IN1
data_operandB[20] => and1[20].IN1
data_operandB[21] => and1[21].IN1
data_operandB[22] => and1[22].IN1
data_operandB[23] => and1[23].IN1
data_operandB[24] => and1[24].IN1
data_operandB[25] => and1[25].IN1
data_operandB[26] => and1[26].IN1
data_operandB[27] => and1[27].IN1
data_operandB[28] => and1[28].IN1
data_operandB[29] => and1[29].IN1
data_operandB[30] => and1[30].IN1
data_operandB[31] => and1[31].IN1
dataout[0] <= and1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= and1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= and1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= and1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= and1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= and1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= and1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= and1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= and1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= and1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= and1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= and1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= and1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= and1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= and1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= and1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= and1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= and1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= and1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= and1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= and1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= and1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= and1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= and1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= and1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= and1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= and1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= and1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= and1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= and1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= and1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= and1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|orop:orop
data_operandA[0] => or1[0].IN0
data_operandA[1] => or1[1].IN0
data_operandA[2] => or1[2].IN0
data_operandA[3] => or1[3].IN0
data_operandA[4] => or1[4].IN0
data_operandA[5] => or1[5].IN0
data_operandA[6] => or1[6].IN0
data_operandA[7] => or1[7].IN0
data_operandA[8] => or1[8].IN0
data_operandA[9] => or1[9].IN0
data_operandA[10] => or1[10].IN0
data_operandA[11] => or1[11].IN0
data_operandA[12] => or1[12].IN0
data_operandA[13] => or1[13].IN0
data_operandA[14] => or1[14].IN0
data_operandA[15] => or1[15].IN0
data_operandA[16] => or1[16].IN0
data_operandA[17] => or1[17].IN0
data_operandA[18] => or1[18].IN0
data_operandA[19] => or1[19].IN0
data_operandA[20] => or1[20].IN0
data_operandA[21] => or1[21].IN0
data_operandA[22] => or1[22].IN0
data_operandA[23] => or1[23].IN0
data_operandA[24] => or1[24].IN0
data_operandA[25] => or1[25].IN0
data_operandA[26] => or1[26].IN0
data_operandA[27] => or1[27].IN0
data_operandA[28] => or1[28].IN0
data_operandA[29] => or1[29].IN0
data_operandA[30] => or1[30].IN0
data_operandA[31] => or1[31].IN0
data_operandB[0] => or1[0].IN1
data_operandB[1] => or1[1].IN1
data_operandB[2] => or1[2].IN1
data_operandB[3] => or1[3].IN1
data_operandB[4] => or1[4].IN1
data_operandB[5] => or1[5].IN1
data_operandB[6] => or1[6].IN1
data_operandB[7] => or1[7].IN1
data_operandB[8] => or1[8].IN1
data_operandB[9] => or1[9].IN1
data_operandB[10] => or1[10].IN1
data_operandB[11] => or1[11].IN1
data_operandB[12] => or1[12].IN1
data_operandB[13] => or1[13].IN1
data_operandB[14] => or1[14].IN1
data_operandB[15] => or1[15].IN1
data_operandB[16] => or1[16].IN1
data_operandB[17] => or1[17].IN1
data_operandB[18] => or1[18].IN1
data_operandB[19] => or1[19].IN1
data_operandB[20] => or1[20].IN1
data_operandB[21] => or1[21].IN1
data_operandB[22] => or1[22].IN1
data_operandB[23] => or1[23].IN1
data_operandB[24] => or1[24].IN1
data_operandB[25] => or1[25].IN1
data_operandB[26] => or1[26].IN1
data_operandB[27] => or1[27].IN1
data_operandB[28] => or1[28].IN1
data_operandB[29] => or1[29].IN1
data_operandB[30] => or1[30].IN1
data_operandB[31] => or1[31].IN1
dataout[0] <= or1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= or1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= or1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= or1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= or1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= or1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= or1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= or1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= or1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= or1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= or1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= or1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= or1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= or1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= or1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= or1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= or1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= or1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= or1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= or1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= or1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= or1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= or1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= or1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= or1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= or1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= or1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= or1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= or1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= or1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= or1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= or1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux0[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux2[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux3[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu1|mux:mux4[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|cmp:c1
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:c2
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:c3
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp1
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp2
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp3
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp7
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|sx:sx1
data_result[0] <= immed[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= immed[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= immed[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= immed[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= immed[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= immed[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= immed[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= immed[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= immed[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= immed[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= immed[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= immed[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= immed[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= immed[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= immed[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= immed[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= immed[16].DB_MAX_OUTPUT_PORT_TYPE
immed[0] => data_result[0].DATAIN
immed[1] => data_result[1].DATAIN
immed[2] => data_result[2].DATAIN
immed[3] => data_result[3].DATAIN
immed[4] => data_result[4].DATAIN
immed[5] => data_result[5].DATAIN
immed[6] => data_result[6].DATAIN
immed[7] => data_result[7].DATAIN
immed[8] => data_result[8].DATAIN
immed[9] => data_result[9].DATAIN
immed[10] => data_result[10].DATAIN
immed[11] => data_result[11].DATAIN
immed[12] => data_result[12].DATAIN
immed[13] => data_result[13].DATAIN
immed[14] => data_result[14].DATAIN
immed[15] => data_result[15].DATAIN
immed[16] => data_result[31].DATAIN
immed[16] => data_result[30].DATAIN
immed[16] => data_result[29].DATAIN
immed[16] => data_result[28].DATAIN
immed[16] => data_result[27].DATAIN
immed[16] => data_result[26].DATAIN
immed[16] => data_result[25].DATAIN
immed[16] => data_result[24].DATAIN
immed[16] => data_result[23].DATAIN
immed[16] => data_result[22].DATAIN
immed[16] => data_result[21].DATAIN
immed[16] => data_result[20].DATAIN
immed[16] => data_result[19].DATAIN
immed[16] => data_result[18].DATAIN
immed[16] => data_result[17].DATAIN
immed[16] => data_result[16].DATAIN


|skeleton_test|processor:my_processor|alu:my_alu
data_operandA[0] => data_operandA[0].IN5
data_operandA[1] => data_operandA[1].IN5
data_operandA[2] => data_operandA[2].IN5
data_operandA[3] => data_operandA[3].IN5
data_operandA[4] => data_operandA[4].IN5
data_operandA[5] => data_operandA[5].IN5
data_operandA[6] => data_operandA[6].IN5
data_operandA[7] => data_operandA[7].IN5
data_operandA[8] => data_operandA[8].IN5
data_operandA[9] => data_operandA[9].IN5
data_operandA[10] => data_operandA[10].IN5
data_operandA[11] => data_operandA[11].IN5
data_operandA[12] => data_operandA[12].IN5
data_operandA[13] => data_operandA[13].IN5
data_operandA[14] => data_operandA[14].IN5
data_operandA[15] => data_operandA[15].IN5
data_operandA[16] => data_operandA[16].IN5
data_operandA[17] => data_operandA[17].IN5
data_operandA[18] => data_operandA[18].IN5
data_operandA[19] => data_operandA[19].IN5
data_operandA[20] => data_operandA[20].IN5
data_operandA[21] => data_operandA[21].IN5
data_operandA[22] => data_operandA[22].IN5
data_operandA[23] => data_operandA[23].IN5
data_operandA[24] => data_operandA[24].IN5
data_operandA[25] => data_operandA[25].IN5
data_operandA[26] => data_operandA[26].IN5
data_operandA[27] => data_operandA[27].IN5
data_operandA[28] => data_operandA[28].IN5
data_operandA[29] => data_operandA[29].IN5
data_operandA[30] => data_operandA[30].IN5
data_operandA[31] => data_operandA[31].IN5
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux:mux4[0].out
data_result[1] <= mux:mux4[1].out
data_result[2] <= mux:mux4[2].out
data_result[3] <= mux:mux4[3].out
data_result[4] <= mux:mux4[4].out
data_result[5] <= mux:mux4[5].out
data_result[6] <= mux:mux4[6].out
data_result[7] <= mux:mux4[7].out
data_result[8] <= mux:mux4[8].out
data_result[9] <= mux:mux4[9].out
data_result[10] <= mux:mux4[10].out
data_result[11] <= mux:mux4[11].out
data_result[12] <= mux:mux4[12].out
data_result[13] <= mux:mux4[13].out
data_result[14] <= mux:mux4[14].out
data_result[15] <= mux:mux4[15].out
data_result[16] <= mux:mux4[16].out
data_result[17] <= mux:mux4[17].out
data_result[18] <= mux:mux4[18].out
data_result[19] <= mux:mux4[19].out
data_result[20] <= mux:mux4[20].out
data_result[21] <= mux:mux4[21].out
data_result[22] <= mux:mux4[22].out
data_result[23] <= mux:mux4[23].out
data_result[24] <= mux:mux4[24].out
data_result[25] <= mux:mux4[25].out
data_result[26] <= mux:mux4[26].out
data_result[27] <= mux:mux4[27].out
data_result[28] <= mux:mux4[28].out
data_result[29] <= mux:mux4[29].out
data_result[30] <= mux:mux4[30].out
data_result[31] <= mux:mux4[31].out
isNotEqual <= csa:csa.port5
isLessThan <= csa:csa.port6
overflow <= csa:csa.port4


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN1
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:zero_for_fifth_loop[0].mux4_0.port3
result[1] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[2] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[3] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[4] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[5] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[6] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[7] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[8] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[9] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[10] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[11] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[12] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[13] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[14] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[15] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[16] <= mux:fifth_loop[0].mux4.port3
result[17] <= mux:fifth_loop[1].mux4.port3
result[18] <= mux:fifth_loop[2].mux4.port3
result[19] <= mux:fifth_loop[3].mux4.port3
result[20] <= mux:fifth_loop[4].mux4.port3
result[21] <= mux:fifth_loop[5].mux4.port3
result[22] <= mux:fifth_loop[6].mux4.port3
result[23] <= mux:fifth_loop[7].mux4.port3
result[24] <= mux:fifth_loop[8].mux4.port3
result[25] <= mux:fifth_loop[9].mux4.port3
result[26] <= mux:fifth_loop[10].mux4.port3
result[27] <= mux:fifth_loop[11].mux4.port3
result[28] <= mux:fifth_loop[12].mux4.port3
result[29] <= mux:fifth_loop[13].mux4.port3
result[30] <= mux:fifth_loop[14].mux4.port3
result[31] <= mux:fifth_loop[15].mux4.port3


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftleft:left|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right
data[0] => data[0].IN1
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN33
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:fifth_loop[15].mux4.port3
result[1] <= mux:fifth_loop[14].mux4.port3
result[2] <= mux:fifth_loop[13].mux4.port3
result[3] <= mux:fifth_loop[12].mux4.port3
result[4] <= mux:fifth_loop[11].mux4.port3
result[5] <= mux:fifth_loop[10].mux4.port3
result[6] <= mux:fifth_loop[9].mux4.port3
result[7] <= mux:fifth_loop[8].mux4.port3
result[8] <= mux:fifth_loop[7].mux4.port3
result[9] <= mux:fifth_loop[6].mux4.port3
result[10] <= mux:fifth_loop[5].mux4.port3
result[11] <= mux:fifth_loop[4].mux4.port3
result[12] <= mux:fifth_loop[3].mux4.port3
result[13] <= mux:fifth_loop[2].mux4.port3
result[14] <= mux:fifth_loop[1].mux4.port3
result[15] <= mux:fifth_loop[0].mux4.port3
result[16] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[17] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[18] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[19] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[20] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[21] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[22] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[23] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[24] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[25] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[26] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[27] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[28] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[29] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[30] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[31] <= mux:zero_for_fifth_loop[0].mux4_0.port3


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|shiftright:right|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => mux:mux1[0].b
data_operandB[0] => mux:mux1[0].a
data_operandB[1] => mux:mux1[1].b
data_operandB[1] => mux:mux1[1].a
data_operandB[2] => mux:mux1[2].b
data_operandB[2] => mux:mux1[2].a
data_operandB[3] => mux:mux1[3].b
data_operandB[3] => mux:mux1[3].a
data_operandB[4] => mux:mux1[4].b
data_operandB[4] => mux:mux1[4].a
data_operandB[5] => mux:mux1[5].b
data_operandB[5] => mux:mux1[5].a
data_operandB[6] => mux:mux1[6].b
data_operandB[6] => mux:mux1[6].a
data_operandB[7] => mux:mux1[7].b
data_operandB[7] => mux:mux1[7].a
data_operandB[8] => mux:mux1[8].b
data_operandB[8] => mux:mux1[8].a
data_operandB[9] => mux:mux1[9].b
data_operandB[9] => mux:mux1[9].a
data_operandB[10] => mux:mux1[10].b
data_operandB[10] => mux:mux1[10].a
data_operandB[11] => mux:mux1[11].b
data_operandB[11] => mux:mux1[11].a
data_operandB[12] => mux:mux1[12].b
data_operandB[12] => mux:mux1[12].a
data_operandB[13] => mux:mux1[13].b
data_operandB[13] => mux:mux1[13].a
data_operandB[14] => mux:mux1[14].b
data_operandB[14] => mux:mux1[14].a
data_operandB[15] => mux:mux1[15].b
data_operandB[15] => mux:mux1[15].a
data_operandB[16] => mux:mux1[16].b
data_operandB[16] => mux:mux1[16].a
data_operandB[17] => mux:mux1[17].b
data_operandB[17] => mux:mux1[17].a
data_operandB[18] => mux:mux1[18].b
data_operandB[18] => mux:mux1[18].a
data_operandB[19] => mux:mux1[19].b
data_operandB[19] => mux:mux1[19].a
data_operandB[20] => mux:mux1[20].b
data_operandB[20] => mux:mux1[20].a
data_operandB[21] => mux:mux1[21].b
data_operandB[21] => mux:mux1[21].a
data_operandB[22] => mux:mux1[22].b
data_operandB[22] => mux:mux1[22].a
data_operandB[23] => mux:mux1[23].b
data_operandB[23] => mux:mux1[23].a
data_operandB[24] => mux:mux1[24].b
data_operandB[24] => mux:mux1[24].a
data_operandB[25] => mux:mux1[25].b
data_operandB[25] => mux:mux1[25].a
data_operandB[26] => mux:mux1[26].b
data_operandB[26] => mux:mux1[26].a
data_operandB[27] => mux:mux1[27].b
data_operandB[27] => mux:mux1[27].a
data_operandB[28] => mux:mux1[28].b
data_operandB[28] => mux:mux1[28].a
data_operandB[29] => mux:mux1[29].b
data_operandB[29] => mux:mux1[29].a
data_operandB[30] => mux:mux1[30].b
data_operandB[30] => mux:mux1[30].a
data_operandB[31] => mux:mux1[31].b
data_operandB[31] => mux:mux1[31].a
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ~NO_FANOUT~
ctrl_ALUopcode[2] => ~NO_FANOUT~
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
data_result[0] <= sixteen_bit_adder:adder3.port4
data_result[1] <= sixteen_bit_adder:adder3.port4
data_result[2] <= sixteen_bit_adder:adder3.port4
data_result[3] <= sixteen_bit_adder:adder3.port4
data_result[4] <= sixteen_bit_adder:adder3.port4
data_result[5] <= sixteen_bit_adder:adder3.port4
data_result[6] <= sixteen_bit_adder:adder3.port4
data_result[7] <= sixteen_bit_adder:adder3.port4
data_result[8] <= sixteen_bit_adder:adder3.port4
data_result[9] <= sixteen_bit_adder:adder3.port4
data_result[10] <= sixteen_bit_adder:adder3.port4
data_result[11] <= sixteen_bit_adder:adder3.port4
data_result[12] <= sixteen_bit_adder:adder3.port4
data_result[13] <= sixteen_bit_adder:adder3.port4
data_result[14] <= sixteen_bit_adder:adder3.port4
data_result[15] <= sixteen_bit_adder:adder3.port4
data_result[16] <= mux:mux3[0].out
data_result[17] <= mux:mux3[1].out
data_result[18] <= mux:mux3[2].out
data_result[19] <= mux:mux3[3].out
data_result[20] <= mux:mux3[4].out
data_result[21] <= mux:mux3[5].out
data_result[22] <= mux:mux3[6].out
data_result[23] <= mux:mux3[7].out
data_result[24] <= mux:mux3[8].out
data_result[25] <= mux:mux3[9].out
data_result[26] <= mux:mux3[10].out
data_result[27] <= mux:mux3[11].out
data_result[28] <= mux:mux3[12].out
data_result[29] <= mux:mux3[13].out
data_result[30] <= mux:mux3[14].out
data_result[31] <= mux:mux3[15].out
overflow <= mux:mux4.port3
isNotEqual <= or1.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder3|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder2|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|sixteen_bit_adder:adder1|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|csa:csa|mux:mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|andop:andop
data_operandA[0] => and1[0].IN0
data_operandA[1] => and1[1].IN0
data_operandA[2] => and1[2].IN0
data_operandA[3] => and1[3].IN0
data_operandA[4] => and1[4].IN0
data_operandA[5] => and1[5].IN0
data_operandA[6] => and1[6].IN0
data_operandA[7] => and1[7].IN0
data_operandA[8] => and1[8].IN0
data_operandA[9] => and1[9].IN0
data_operandA[10] => and1[10].IN0
data_operandA[11] => and1[11].IN0
data_operandA[12] => and1[12].IN0
data_operandA[13] => and1[13].IN0
data_operandA[14] => and1[14].IN0
data_operandA[15] => and1[15].IN0
data_operandA[16] => and1[16].IN0
data_operandA[17] => and1[17].IN0
data_operandA[18] => and1[18].IN0
data_operandA[19] => and1[19].IN0
data_operandA[20] => and1[20].IN0
data_operandA[21] => and1[21].IN0
data_operandA[22] => and1[22].IN0
data_operandA[23] => and1[23].IN0
data_operandA[24] => and1[24].IN0
data_operandA[25] => and1[25].IN0
data_operandA[26] => and1[26].IN0
data_operandA[27] => and1[27].IN0
data_operandA[28] => and1[28].IN0
data_operandA[29] => and1[29].IN0
data_operandA[30] => and1[30].IN0
data_operandA[31] => and1[31].IN0
data_operandB[0] => and1[0].IN1
data_operandB[1] => and1[1].IN1
data_operandB[2] => and1[2].IN1
data_operandB[3] => and1[3].IN1
data_operandB[4] => and1[4].IN1
data_operandB[5] => and1[5].IN1
data_operandB[6] => and1[6].IN1
data_operandB[7] => and1[7].IN1
data_operandB[8] => and1[8].IN1
data_operandB[9] => and1[9].IN1
data_operandB[10] => and1[10].IN1
data_operandB[11] => and1[11].IN1
data_operandB[12] => and1[12].IN1
data_operandB[13] => and1[13].IN1
data_operandB[14] => and1[14].IN1
data_operandB[15] => and1[15].IN1
data_operandB[16] => and1[16].IN1
data_operandB[17] => and1[17].IN1
data_operandB[18] => and1[18].IN1
data_operandB[19] => and1[19].IN1
data_operandB[20] => and1[20].IN1
data_operandB[21] => and1[21].IN1
data_operandB[22] => and1[22].IN1
data_operandB[23] => and1[23].IN1
data_operandB[24] => and1[24].IN1
data_operandB[25] => and1[25].IN1
data_operandB[26] => and1[26].IN1
data_operandB[27] => and1[27].IN1
data_operandB[28] => and1[28].IN1
data_operandB[29] => and1[29].IN1
data_operandB[30] => and1[30].IN1
data_operandB[31] => and1[31].IN1
dataout[0] <= and1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= and1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= and1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= and1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= and1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= and1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= and1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= and1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= and1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= and1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= and1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= and1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= and1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= and1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= and1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= and1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= and1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= and1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= and1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= and1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= and1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= and1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= and1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= and1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= and1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= and1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= and1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= and1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= and1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= and1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= and1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= and1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|orop:orop
data_operandA[0] => or1[0].IN0
data_operandA[1] => or1[1].IN0
data_operandA[2] => or1[2].IN0
data_operandA[3] => or1[3].IN0
data_operandA[4] => or1[4].IN0
data_operandA[5] => or1[5].IN0
data_operandA[6] => or1[6].IN0
data_operandA[7] => or1[7].IN0
data_operandA[8] => or1[8].IN0
data_operandA[9] => or1[9].IN0
data_operandA[10] => or1[10].IN0
data_operandA[11] => or1[11].IN0
data_operandA[12] => or1[12].IN0
data_operandA[13] => or1[13].IN0
data_operandA[14] => or1[14].IN0
data_operandA[15] => or1[15].IN0
data_operandA[16] => or1[16].IN0
data_operandA[17] => or1[17].IN0
data_operandA[18] => or1[18].IN0
data_operandA[19] => or1[19].IN0
data_operandA[20] => or1[20].IN0
data_operandA[21] => or1[21].IN0
data_operandA[22] => or1[22].IN0
data_operandA[23] => or1[23].IN0
data_operandA[24] => or1[24].IN0
data_operandA[25] => or1[25].IN0
data_operandA[26] => or1[26].IN0
data_operandA[27] => or1[27].IN0
data_operandA[28] => or1[28].IN0
data_operandA[29] => or1[29].IN0
data_operandA[30] => or1[30].IN0
data_operandA[31] => or1[31].IN0
data_operandB[0] => or1[0].IN1
data_operandB[1] => or1[1].IN1
data_operandB[2] => or1[2].IN1
data_operandB[3] => or1[3].IN1
data_operandB[4] => or1[4].IN1
data_operandB[5] => or1[5].IN1
data_operandB[6] => or1[6].IN1
data_operandB[7] => or1[7].IN1
data_operandB[8] => or1[8].IN1
data_operandB[9] => or1[9].IN1
data_operandB[10] => or1[10].IN1
data_operandB[11] => or1[11].IN1
data_operandB[12] => or1[12].IN1
data_operandB[13] => or1[13].IN1
data_operandB[14] => or1[14].IN1
data_operandB[15] => or1[15].IN1
data_operandB[16] => or1[16].IN1
data_operandB[17] => or1[17].IN1
data_operandB[18] => or1[18].IN1
data_operandB[19] => or1[19].IN1
data_operandB[20] => or1[20].IN1
data_operandB[21] => or1[21].IN1
data_operandB[22] => or1[22].IN1
data_operandB[23] => or1[23].IN1
data_operandB[24] => or1[24].IN1
data_operandB[25] => or1[25].IN1
data_operandB[26] => or1[26].IN1
data_operandB[27] => or1[27].IN1
data_operandB[28] => or1[28].IN1
data_operandB[29] => or1[29].IN1
data_operandB[30] => or1[30].IN1
data_operandB[31] => or1[31].IN1
dataout[0] <= or1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= or1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= or1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= or1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= or1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= or1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= or1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= or1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= or1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= or1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= or1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= or1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= or1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= or1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= or1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= or1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= or1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= or1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= or1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= or1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= or1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= or1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= or1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= or1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= or1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= or1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= or1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= or1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= or1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= or1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= or1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= or1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux0[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux2[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux3[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:my_alu|mux:mux4[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|cmp:cmp4
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp5
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp6
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp8
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp9
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp10
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp11
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|cmp:cmp12
equal_flag <= ad4.DB_MAX_OUTPUT_PORT_TYPE
numberone[0] => x1.IN0
numberone[1] => x2.IN0
numberone[2] => x3.IN0
numberone[3] => x4.IN0
numberone[4] => x5.IN0
numberTwo[0] => x1.IN1
numberTwo[1] => x2.IN1
numberTwo[2] => x3.IN1
numberTwo[3] => x4.IN1
numberTwo[4] => x5.IN1


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32
output_comp32[0] <= output_comp32.DB_MAX_OUTPUT_PORT_TYPE
output_comp32[1] <= output_comp32.DB_MAX_OUTPUT_PORT_TYPE
inputA[0] => inputA[0].IN1
inputA[1] => inputA[1].IN1
inputA[2] => inputA[2].IN1
inputA[3] => inputA[3].IN1
inputA[4] => inputA[4].IN1
inputA[5] => inputA[5].IN1
inputA[6] => inputA[6].IN1
inputA[7] => inputA[7].IN1
inputA[8] => inputA[8].IN1
inputA[9] => inputA[9].IN1
inputA[10] => inputA[10].IN1
inputA[11] => inputA[11].IN1
inputA[12] => inputA[12].IN1
inputA[13] => inputA[13].IN1
inputA[14] => inputA[14].IN1
inputA[15] => inputA[15].IN1
inputA[16] => inputA[16].IN1
inputA[17] => inputA[17].IN1
inputA[18] => inputA[18].IN1
inputA[19] => inputA[19].IN1
inputA[20] => inputA[20].IN1
inputA[21] => inputA[21].IN1
inputA[22] => inputA[22].IN1
inputA[23] => inputA[23].IN1
inputA[24] => inputA[24].IN1
inputA[25] => inputA[25].IN1
inputA[26] => inputA[26].IN1
inputA[27] => inputA[27].IN1
inputA[28] => inputA[28].IN1
inputA[29] => inputA[29].IN1
inputA[30] => inputA[30].IN1
inputA[31] => inputA[31].IN1
inputB[0] => inputB[0].IN1
inputB[1] => inputB[1].IN1
inputB[2] => inputB[2].IN1
inputB[3] => inputB[3].IN1
inputB[4] => inputB[4].IN1
inputB[5] => inputB[5].IN1
inputB[6] => inputB[6].IN1
inputB[7] => inputB[7].IN1
inputB[8] => inputB[8].IN1
inputB[9] => inputB[9].IN1
inputB[10] => inputB[10].IN1
inputB[11] => inputB[11].IN1
inputB[12] => inputB[12].IN1
inputB[13] => inputB[13].IN1
inputB[14] => inputB[14].IN1
inputB[15] => inputB[15].IN1
inputB[16] => inputB[16].IN1
inputB[17] => inputB[17].IN1
inputB[18] => inputB[18].IN1
inputB[19] => inputB[19].IN1
inputB[20] => inputB[20].IN1
inputB[21] => inputB[21].IN1
inputB[22] => inputB[22].IN1
inputB[23] => inputB[23].IN1
inputB[24] => inputB[24].IN1
inputB[25] => inputB[25].IN1
inputB[26] => inputB[26].IN1
inputB[27] => inputB[27].IN1
inputB[28] => inputB[28].IN1
inputB[29] => inputB[29].IN1
inputB[30] => inputB[30].IN1
inputB[31] => inputB[31].IN1


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32
data_operandA[0] => data_operandA[0].IN5
data_operandA[1] => data_operandA[1].IN5
data_operandA[2] => data_operandA[2].IN5
data_operandA[3] => data_operandA[3].IN5
data_operandA[4] => data_operandA[4].IN5
data_operandA[5] => data_operandA[5].IN5
data_operandA[6] => data_operandA[6].IN5
data_operandA[7] => data_operandA[7].IN5
data_operandA[8] => data_operandA[8].IN5
data_operandA[9] => data_operandA[9].IN5
data_operandA[10] => data_operandA[10].IN5
data_operandA[11] => data_operandA[11].IN5
data_operandA[12] => data_operandA[12].IN5
data_operandA[13] => data_operandA[13].IN5
data_operandA[14] => data_operandA[14].IN5
data_operandA[15] => data_operandA[15].IN5
data_operandA[16] => data_operandA[16].IN5
data_operandA[17] => data_operandA[17].IN5
data_operandA[18] => data_operandA[18].IN5
data_operandA[19] => data_operandA[19].IN5
data_operandA[20] => data_operandA[20].IN5
data_operandA[21] => data_operandA[21].IN5
data_operandA[22] => data_operandA[22].IN5
data_operandA[23] => data_operandA[23].IN5
data_operandA[24] => data_operandA[24].IN5
data_operandA[25] => data_operandA[25].IN5
data_operandA[26] => data_operandA[26].IN5
data_operandA[27] => data_operandA[27].IN5
data_operandA[28] => data_operandA[28].IN5
data_operandA[29] => data_operandA[29].IN5
data_operandA[30] => data_operandA[30].IN5
data_operandA[31] => data_operandA[31].IN5
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux:mux4[0].out
data_result[1] <= mux:mux4[1].out
data_result[2] <= mux:mux4[2].out
data_result[3] <= mux:mux4[3].out
data_result[4] <= mux:mux4[4].out
data_result[5] <= mux:mux4[5].out
data_result[6] <= mux:mux4[6].out
data_result[7] <= mux:mux4[7].out
data_result[8] <= mux:mux4[8].out
data_result[9] <= mux:mux4[9].out
data_result[10] <= mux:mux4[10].out
data_result[11] <= mux:mux4[11].out
data_result[12] <= mux:mux4[12].out
data_result[13] <= mux:mux4[13].out
data_result[14] <= mux:mux4[14].out
data_result[15] <= mux:mux4[15].out
data_result[16] <= mux:mux4[16].out
data_result[17] <= mux:mux4[17].out
data_result[18] <= mux:mux4[18].out
data_result[19] <= mux:mux4[19].out
data_result[20] <= mux:mux4[20].out
data_result[21] <= mux:mux4[21].out
data_result[22] <= mux:mux4[22].out
data_result[23] <= mux:mux4[23].out
data_result[24] <= mux:mux4[24].out
data_result[25] <= mux:mux4[25].out
data_result[26] <= mux:mux4[26].out
data_result[27] <= mux:mux4[27].out
data_result[28] <= mux:mux4[28].out
data_result[29] <= mux:mux4[29].out
data_result[30] <= mux:mux4[30].out
data_result[31] <= mux:mux4[31].out
isNotEqual <= csa:csa.port5
isLessThan <= csa:csa.port6
overflow <= csa:csa.port4


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN1
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:zero_for_fifth_loop[0].mux4_0.port3
result[1] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[2] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[3] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[4] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[5] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[6] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[7] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[8] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[9] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[10] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[11] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[12] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[13] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[14] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[15] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[16] <= mux:fifth_loop[0].mux4.port3
result[17] <= mux:fifth_loop[1].mux4.port3
result[18] <= mux:fifth_loop[2].mux4.port3
result[19] <= mux:fifth_loop[3].mux4.port3
result[20] <= mux:fifth_loop[4].mux4.port3
result[21] <= mux:fifth_loop[5].mux4.port3
result[22] <= mux:fifth_loop[6].mux4.port3
result[23] <= mux:fifth_loop[7].mux4.port3
result[24] <= mux:fifth_loop[8].mux4.port3
result[25] <= mux:fifth_loop[9].mux4.port3
result[26] <= mux:fifth_loop[10].mux4.port3
result[27] <= mux:fifth_loop[11].mux4.port3
result[28] <= mux:fifth_loop[12].mux4.port3
result[29] <= mux:fifth_loop[13].mux4.port3
result[30] <= mux:fifth_loop[14].mux4.port3
result[31] <= mux:fifth_loop[15].mux4.port3


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right
data[0] => data[0].IN1
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN33
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:fifth_loop[15].mux4.port3
result[1] <= mux:fifth_loop[14].mux4.port3
result[2] <= mux:fifth_loop[13].mux4.port3
result[3] <= mux:fifth_loop[12].mux4.port3
result[4] <= mux:fifth_loop[11].mux4.port3
result[5] <= mux:fifth_loop[10].mux4.port3
result[6] <= mux:fifth_loop[9].mux4.port3
result[7] <= mux:fifth_loop[8].mux4.port3
result[8] <= mux:fifth_loop[7].mux4.port3
result[9] <= mux:fifth_loop[6].mux4.port3
result[10] <= mux:fifth_loop[5].mux4.port3
result[11] <= mux:fifth_loop[4].mux4.port3
result[12] <= mux:fifth_loop[3].mux4.port3
result[13] <= mux:fifth_loop[2].mux4.port3
result[14] <= mux:fifth_loop[1].mux4.port3
result[15] <= mux:fifth_loop[0].mux4.port3
result[16] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[17] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[18] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[19] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[20] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[21] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[22] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[23] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[24] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[25] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[26] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[27] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[28] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[29] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[30] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[31] <= mux:zero_for_fifth_loop[0].mux4_0.port3


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => mux:mux1[0].b
data_operandB[0] => mux:mux1[0].a
data_operandB[1] => mux:mux1[1].b
data_operandB[1] => mux:mux1[1].a
data_operandB[2] => mux:mux1[2].b
data_operandB[2] => mux:mux1[2].a
data_operandB[3] => mux:mux1[3].b
data_operandB[3] => mux:mux1[3].a
data_operandB[4] => mux:mux1[4].b
data_operandB[4] => mux:mux1[4].a
data_operandB[5] => mux:mux1[5].b
data_operandB[5] => mux:mux1[5].a
data_operandB[6] => mux:mux1[6].b
data_operandB[6] => mux:mux1[6].a
data_operandB[7] => mux:mux1[7].b
data_operandB[7] => mux:mux1[7].a
data_operandB[8] => mux:mux1[8].b
data_operandB[8] => mux:mux1[8].a
data_operandB[9] => mux:mux1[9].b
data_operandB[9] => mux:mux1[9].a
data_operandB[10] => mux:mux1[10].b
data_operandB[10] => mux:mux1[10].a
data_operandB[11] => mux:mux1[11].b
data_operandB[11] => mux:mux1[11].a
data_operandB[12] => mux:mux1[12].b
data_operandB[12] => mux:mux1[12].a
data_operandB[13] => mux:mux1[13].b
data_operandB[13] => mux:mux1[13].a
data_operandB[14] => mux:mux1[14].b
data_operandB[14] => mux:mux1[14].a
data_operandB[15] => mux:mux1[15].b
data_operandB[15] => mux:mux1[15].a
data_operandB[16] => mux:mux1[16].b
data_operandB[16] => mux:mux1[16].a
data_operandB[17] => mux:mux1[17].b
data_operandB[17] => mux:mux1[17].a
data_operandB[18] => mux:mux1[18].b
data_operandB[18] => mux:mux1[18].a
data_operandB[19] => mux:mux1[19].b
data_operandB[19] => mux:mux1[19].a
data_operandB[20] => mux:mux1[20].b
data_operandB[20] => mux:mux1[20].a
data_operandB[21] => mux:mux1[21].b
data_operandB[21] => mux:mux1[21].a
data_operandB[22] => mux:mux1[22].b
data_operandB[22] => mux:mux1[22].a
data_operandB[23] => mux:mux1[23].b
data_operandB[23] => mux:mux1[23].a
data_operandB[24] => mux:mux1[24].b
data_operandB[24] => mux:mux1[24].a
data_operandB[25] => mux:mux1[25].b
data_operandB[25] => mux:mux1[25].a
data_operandB[26] => mux:mux1[26].b
data_operandB[26] => mux:mux1[26].a
data_operandB[27] => mux:mux1[27].b
data_operandB[27] => mux:mux1[27].a
data_operandB[28] => mux:mux1[28].b
data_operandB[28] => mux:mux1[28].a
data_operandB[29] => mux:mux1[29].b
data_operandB[29] => mux:mux1[29].a
data_operandB[30] => mux:mux1[30].b
data_operandB[30] => mux:mux1[30].a
data_operandB[31] => mux:mux1[31].b
data_operandB[31] => mux:mux1[31].a
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ~NO_FANOUT~
ctrl_ALUopcode[2] => ~NO_FANOUT~
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
data_result[0] <= sixteen_bit_adder:adder3.port4
data_result[1] <= sixteen_bit_adder:adder3.port4
data_result[2] <= sixteen_bit_adder:adder3.port4
data_result[3] <= sixteen_bit_adder:adder3.port4
data_result[4] <= sixteen_bit_adder:adder3.port4
data_result[5] <= sixteen_bit_adder:adder3.port4
data_result[6] <= sixteen_bit_adder:adder3.port4
data_result[7] <= sixteen_bit_adder:adder3.port4
data_result[8] <= sixteen_bit_adder:adder3.port4
data_result[9] <= sixteen_bit_adder:adder3.port4
data_result[10] <= sixteen_bit_adder:adder3.port4
data_result[11] <= sixteen_bit_adder:adder3.port4
data_result[12] <= sixteen_bit_adder:adder3.port4
data_result[13] <= sixteen_bit_adder:adder3.port4
data_result[14] <= sixteen_bit_adder:adder3.port4
data_result[15] <= sixteen_bit_adder:adder3.port4
data_result[16] <= mux:mux3[0].out
data_result[17] <= mux:mux3[1].out
data_result[18] <= mux:mux3[2].out
data_result[19] <= mux:mux3[3].out
data_result[20] <= mux:mux3[4].out
data_result[21] <= mux:mux3[5].out
data_result[22] <= mux:mux3[6].out
data_result[23] <= mux:mux3[7].out
data_result[24] <= mux:mux3[8].out
data_result[25] <= mux:mux3[9].out
data_result[26] <= mux:mux3[10].out
data_result[27] <= mux:mux3[11].out
data_result[28] <= mux:mux3[12].out
data_result[29] <= mux:mux3[13].out
data_result[30] <= mux:mux3[14].out
data_result[31] <= mux:mux3[15].out
overflow <= mux:mux4.port3
isNotEqual <= or1.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|csa:csa|mux:mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|andop:andop
data_operandA[0] => and1[0].IN0
data_operandA[1] => and1[1].IN0
data_operandA[2] => and1[2].IN0
data_operandA[3] => and1[3].IN0
data_operandA[4] => and1[4].IN0
data_operandA[5] => and1[5].IN0
data_operandA[6] => and1[6].IN0
data_operandA[7] => and1[7].IN0
data_operandA[8] => and1[8].IN0
data_operandA[9] => and1[9].IN0
data_operandA[10] => and1[10].IN0
data_operandA[11] => and1[11].IN0
data_operandA[12] => and1[12].IN0
data_operandA[13] => and1[13].IN0
data_operandA[14] => and1[14].IN0
data_operandA[15] => and1[15].IN0
data_operandA[16] => and1[16].IN0
data_operandA[17] => and1[17].IN0
data_operandA[18] => and1[18].IN0
data_operandA[19] => and1[19].IN0
data_operandA[20] => and1[20].IN0
data_operandA[21] => and1[21].IN0
data_operandA[22] => and1[22].IN0
data_operandA[23] => and1[23].IN0
data_operandA[24] => and1[24].IN0
data_operandA[25] => and1[25].IN0
data_operandA[26] => and1[26].IN0
data_operandA[27] => and1[27].IN0
data_operandA[28] => and1[28].IN0
data_operandA[29] => and1[29].IN0
data_operandA[30] => and1[30].IN0
data_operandA[31] => and1[31].IN0
data_operandB[0] => and1[0].IN1
data_operandB[1] => and1[1].IN1
data_operandB[2] => and1[2].IN1
data_operandB[3] => and1[3].IN1
data_operandB[4] => and1[4].IN1
data_operandB[5] => and1[5].IN1
data_operandB[6] => and1[6].IN1
data_operandB[7] => and1[7].IN1
data_operandB[8] => and1[8].IN1
data_operandB[9] => and1[9].IN1
data_operandB[10] => and1[10].IN1
data_operandB[11] => and1[11].IN1
data_operandB[12] => and1[12].IN1
data_operandB[13] => and1[13].IN1
data_operandB[14] => and1[14].IN1
data_operandB[15] => and1[15].IN1
data_operandB[16] => and1[16].IN1
data_operandB[17] => and1[17].IN1
data_operandB[18] => and1[18].IN1
data_operandB[19] => and1[19].IN1
data_operandB[20] => and1[20].IN1
data_operandB[21] => and1[21].IN1
data_operandB[22] => and1[22].IN1
data_operandB[23] => and1[23].IN1
data_operandB[24] => and1[24].IN1
data_operandB[25] => and1[25].IN1
data_operandB[26] => and1[26].IN1
data_operandB[27] => and1[27].IN1
data_operandB[28] => and1[28].IN1
data_operandB[29] => and1[29].IN1
data_operandB[30] => and1[30].IN1
data_operandB[31] => and1[31].IN1
dataout[0] <= and1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= and1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= and1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= and1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= and1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= and1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= and1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= and1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= and1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= and1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= and1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= and1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= and1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= and1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= and1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= and1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= and1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= and1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= and1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= and1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= and1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= and1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= and1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= and1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= and1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= and1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= and1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= and1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= and1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= and1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= and1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= and1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|orop:orop
data_operandA[0] => or1[0].IN0
data_operandA[1] => or1[1].IN0
data_operandA[2] => or1[2].IN0
data_operandA[3] => or1[3].IN0
data_operandA[4] => or1[4].IN0
data_operandA[5] => or1[5].IN0
data_operandA[6] => or1[6].IN0
data_operandA[7] => or1[7].IN0
data_operandA[8] => or1[8].IN0
data_operandA[9] => or1[9].IN0
data_operandA[10] => or1[10].IN0
data_operandA[11] => or1[11].IN0
data_operandA[12] => or1[12].IN0
data_operandA[13] => or1[13].IN0
data_operandA[14] => or1[14].IN0
data_operandA[15] => or1[15].IN0
data_operandA[16] => or1[16].IN0
data_operandA[17] => or1[17].IN0
data_operandA[18] => or1[18].IN0
data_operandA[19] => or1[19].IN0
data_operandA[20] => or1[20].IN0
data_operandA[21] => or1[21].IN0
data_operandA[22] => or1[22].IN0
data_operandA[23] => or1[23].IN0
data_operandA[24] => or1[24].IN0
data_operandA[25] => or1[25].IN0
data_operandA[26] => or1[26].IN0
data_operandA[27] => or1[27].IN0
data_operandA[28] => or1[28].IN0
data_operandA[29] => or1[29].IN0
data_operandA[30] => or1[30].IN0
data_operandA[31] => or1[31].IN0
data_operandB[0] => or1[0].IN1
data_operandB[1] => or1[1].IN1
data_operandB[2] => or1[2].IN1
data_operandB[3] => or1[3].IN1
data_operandB[4] => or1[4].IN1
data_operandB[5] => or1[5].IN1
data_operandB[6] => or1[6].IN1
data_operandB[7] => or1[7].IN1
data_operandB[8] => or1[8].IN1
data_operandB[9] => or1[9].IN1
data_operandB[10] => or1[10].IN1
data_operandB[11] => or1[11].IN1
data_operandB[12] => or1[12].IN1
data_operandB[13] => or1[13].IN1
data_operandB[14] => or1[14].IN1
data_operandB[15] => or1[15].IN1
data_operandB[16] => or1[16].IN1
data_operandB[17] => or1[17].IN1
data_operandB[18] => or1[18].IN1
data_operandB[19] => or1[19].IN1
data_operandB[20] => or1[20].IN1
data_operandB[21] => or1[21].IN1
data_operandB[22] => or1[22].IN1
data_operandB[23] => or1[23].IN1
data_operandB[24] => or1[24].IN1
data_operandB[25] => or1[25].IN1
data_operandB[26] => or1[26].IN1
data_operandB[27] => or1[27].IN1
data_operandB[28] => or1[28].IN1
data_operandB[29] => or1[29].IN1
data_operandB[30] => or1[30].IN1
data_operandB[31] => or1[31].IN1
dataout[0] <= or1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= or1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= or1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= or1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= or1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= or1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= or1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= or1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= or1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= or1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= or1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= or1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= or1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= or1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= or1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= or1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= or1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= or1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= or1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= or1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= or1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= or1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= or1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= or1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= or1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= or1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= or1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= or1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= or1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= or1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= or1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= or1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux0[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux2[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux3[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:rd_rs_comp32|alu:alu_comp32|mux:mux4[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than
data_operandA[0] => data_operandA[0].IN5
data_operandA[1] => data_operandA[1].IN5
data_operandA[2] => data_operandA[2].IN5
data_operandA[3] => data_operandA[3].IN5
data_operandA[4] => data_operandA[4].IN5
data_operandA[5] => data_operandA[5].IN5
data_operandA[6] => data_operandA[6].IN5
data_operandA[7] => data_operandA[7].IN5
data_operandA[8] => data_operandA[8].IN5
data_operandA[9] => data_operandA[9].IN5
data_operandA[10] => data_operandA[10].IN5
data_operandA[11] => data_operandA[11].IN5
data_operandA[12] => data_operandA[12].IN5
data_operandA[13] => data_operandA[13].IN5
data_operandA[14] => data_operandA[14].IN5
data_operandA[15] => data_operandA[15].IN5
data_operandA[16] => data_operandA[16].IN5
data_operandA[17] => data_operandA[17].IN5
data_operandA[18] => data_operandA[18].IN5
data_operandA[19] => data_operandA[19].IN5
data_operandA[20] => data_operandA[20].IN5
data_operandA[21] => data_operandA[21].IN5
data_operandA[22] => data_operandA[22].IN5
data_operandA[23] => data_operandA[23].IN5
data_operandA[24] => data_operandA[24].IN5
data_operandA[25] => data_operandA[25].IN5
data_operandA[26] => data_operandA[26].IN5
data_operandA[27] => data_operandA[27].IN5
data_operandA[28] => data_operandA[28].IN5
data_operandA[29] => data_operandA[29].IN5
data_operandA[30] => data_operandA[30].IN5
data_operandA[31] => data_operandA[31].IN5
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux:mux4[0].out
data_result[1] <= mux:mux4[1].out
data_result[2] <= mux:mux4[2].out
data_result[3] <= mux:mux4[3].out
data_result[4] <= mux:mux4[4].out
data_result[5] <= mux:mux4[5].out
data_result[6] <= mux:mux4[6].out
data_result[7] <= mux:mux4[7].out
data_result[8] <= mux:mux4[8].out
data_result[9] <= mux:mux4[9].out
data_result[10] <= mux:mux4[10].out
data_result[11] <= mux:mux4[11].out
data_result[12] <= mux:mux4[12].out
data_result[13] <= mux:mux4[13].out
data_result[14] <= mux:mux4[14].out
data_result[15] <= mux:mux4[15].out
data_result[16] <= mux:mux4[16].out
data_result[17] <= mux:mux4[17].out
data_result[18] <= mux:mux4[18].out
data_result[19] <= mux:mux4[19].out
data_result[20] <= mux:mux4[20].out
data_result[21] <= mux:mux4[21].out
data_result[22] <= mux:mux4[22].out
data_result[23] <= mux:mux4[23].out
data_result[24] <= mux:mux4[24].out
data_result[25] <= mux:mux4[25].out
data_result[26] <= mux:mux4[26].out
data_result[27] <= mux:mux4[27].out
data_result[28] <= mux:mux4[28].out
data_result[29] <= mux:mux4[29].out
data_result[30] <= mux:mux4[30].out
data_result[31] <= mux:mux4[31].out
isNotEqual <= csa:csa.port5
isLessThan <= csa:csa.port6
overflow <= csa:csa.port4


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN1
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:zero_for_fifth_loop[0].mux4_0.port3
result[1] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[2] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[3] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[4] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[5] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[6] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[7] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[8] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[9] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[10] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[11] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[12] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[13] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[14] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[15] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[16] <= mux:fifth_loop[0].mux4.port3
result[17] <= mux:fifth_loop[1].mux4.port3
result[18] <= mux:fifth_loop[2].mux4.port3
result[19] <= mux:fifth_loop[3].mux4.port3
result[20] <= mux:fifth_loop[4].mux4.port3
result[21] <= mux:fifth_loop[5].mux4.port3
result[22] <= mux:fifth_loop[6].mux4.port3
result[23] <= mux:fifth_loop[7].mux4.port3
result[24] <= mux:fifth_loop[8].mux4.port3
result[25] <= mux:fifth_loop[9].mux4.port3
result[26] <= mux:fifth_loop[10].mux4.port3
result[27] <= mux:fifth_loop[11].mux4.port3
result[28] <= mux:fifth_loop[12].mux4.port3
result[29] <= mux:fifth_loop[13].mux4.port3
result[30] <= mux:fifth_loop[14].mux4.port3
result[31] <= mux:fifth_loop[15].mux4.port3


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftleft:left|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right
data[0] => data[0].IN1
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN33
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:fifth_loop[15].mux4.port3
result[1] <= mux:fifth_loop[14].mux4.port3
result[2] <= mux:fifth_loop[13].mux4.port3
result[3] <= mux:fifth_loop[12].mux4.port3
result[4] <= mux:fifth_loop[11].mux4.port3
result[5] <= mux:fifth_loop[10].mux4.port3
result[6] <= mux:fifth_loop[9].mux4.port3
result[7] <= mux:fifth_loop[8].mux4.port3
result[8] <= mux:fifth_loop[7].mux4.port3
result[9] <= mux:fifth_loop[6].mux4.port3
result[10] <= mux:fifth_loop[5].mux4.port3
result[11] <= mux:fifth_loop[4].mux4.port3
result[12] <= mux:fifth_loop[3].mux4.port3
result[13] <= mux:fifth_loop[2].mux4.port3
result[14] <= mux:fifth_loop[1].mux4.port3
result[15] <= mux:fifth_loop[0].mux4.port3
result[16] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[17] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[18] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[19] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[20] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[21] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[22] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[23] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[24] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[25] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[26] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[27] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[28] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[29] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[30] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[31] <= mux:zero_for_fifth_loop[0].mux4_0.port3


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|shiftright:right|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => mux:mux1[0].b
data_operandB[0] => mux:mux1[0].a
data_operandB[1] => mux:mux1[1].b
data_operandB[1] => mux:mux1[1].a
data_operandB[2] => mux:mux1[2].b
data_operandB[2] => mux:mux1[2].a
data_operandB[3] => mux:mux1[3].b
data_operandB[3] => mux:mux1[3].a
data_operandB[4] => mux:mux1[4].b
data_operandB[4] => mux:mux1[4].a
data_operandB[5] => mux:mux1[5].b
data_operandB[5] => mux:mux1[5].a
data_operandB[6] => mux:mux1[6].b
data_operandB[6] => mux:mux1[6].a
data_operandB[7] => mux:mux1[7].b
data_operandB[7] => mux:mux1[7].a
data_operandB[8] => mux:mux1[8].b
data_operandB[8] => mux:mux1[8].a
data_operandB[9] => mux:mux1[9].b
data_operandB[9] => mux:mux1[9].a
data_operandB[10] => mux:mux1[10].b
data_operandB[10] => mux:mux1[10].a
data_operandB[11] => mux:mux1[11].b
data_operandB[11] => mux:mux1[11].a
data_operandB[12] => mux:mux1[12].b
data_operandB[12] => mux:mux1[12].a
data_operandB[13] => mux:mux1[13].b
data_operandB[13] => mux:mux1[13].a
data_operandB[14] => mux:mux1[14].b
data_operandB[14] => mux:mux1[14].a
data_operandB[15] => mux:mux1[15].b
data_operandB[15] => mux:mux1[15].a
data_operandB[16] => mux:mux1[16].b
data_operandB[16] => mux:mux1[16].a
data_operandB[17] => mux:mux1[17].b
data_operandB[17] => mux:mux1[17].a
data_operandB[18] => mux:mux1[18].b
data_operandB[18] => mux:mux1[18].a
data_operandB[19] => mux:mux1[19].b
data_operandB[19] => mux:mux1[19].a
data_operandB[20] => mux:mux1[20].b
data_operandB[20] => mux:mux1[20].a
data_operandB[21] => mux:mux1[21].b
data_operandB[21] => mux:mux1[21].a
data_operandB[22] => mux:mux1[22].b
data_operandB[22] => mux:mux1[22].a
data_operandB[23] => mux:mux1[23].b
data_operandB[23] => mux:mux1[23].a
data_operandB[24] => mux:mux1[24].b
data_operandB[24] => mux:mux1[24].a
data_operandB[25] => mux:mux1[25].b
data_operandB[25] => mux:mux1[25].a
data_operandB[26] => mux:mux1[26].b
data_operandB[26] => mux:mux1[26].a
data_operandB[27] => mux:mux1[27].b
data_operandB[27] => mux:mux1[27].a
data_operandB[28] => mux:mux1[28].b
data_operandB[28] => mux:mux1[28].a
data_operandB[29] => mux:mux1[29].b
data_operandB[29] => mux:mux1[29].a
data_operandB[30] => mux:mux1[30].b
data_operandB[30] => mux:mux1[30].a
data_operandB[31] => mux:mux1[31].b
data_operandB[31] => mux:mux1[31].a
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ~NO_FANOUT~
ctrl_ALUopcode[2] => ~NO_FANOUT~
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
data_result[0] <= sixteen_bit_adder:adder3.port4
data_result[1] <= sixteen_bit_adder:adder3.port4
data_result[2] <= sixteen_bit_adder:adder3.port4
data_result[3] <= sixteen_bit_adder:adder3.port4
data_result[4] <= sixteen_bit_adder:adder3.port4
data_result[5] <= sixteen_bit_adder:adder3.port4
data_result[6] <= sixteen_bit_adder:adder3.port4
data_result[7] <= sixteen_bit_adder:adder3.port4
data_result[8] <= sixteen_bit_adder:adder3.port4
data_result[9] <= sixteen_bit_adder:adder3.port4
data_result[10] <= sixteen_bit_adder:adder3.port4
data_result[11] <= sixteen_bit_adder:adder3.port4
data_result[12] <= sixteen_bit_adder:adder3.port4
data_result[13] <= sixteen_bit_adder:adder3.port4
data_result[14] <= sixteen_bit_adder:adder3.port4
data_result[15] <= sixteen_bit_adder:adder3.port4
data_result[16] <= mux:mux3[0].out
data_result[17] <= mux:mux3[1].out
data_result[18] <= mux:mux3[2].out
data_result[19] <= mux:mux3[3].out
data_result[20] <= mux:mux3[4].out
data_result[21] <= mux:mux3[5].out
data_result[22] <= mux:mux3[6].out
data_result[23] <= mux:mux3[7].out
data_result[24] <= mux:mux3[8].out
data_result[25] <= mux:mux3[9].out
data_result[26] <= mux:mux3[10].out
data_result[27] <= mux:mux3[11].out
data_result[28] <= mux:mux3[12].out
data_result[29] <= mux:mux3[13].out
data_result[30] <= mux:mux3[14].out
data_result[31] <= mux:mux3[15].out
overflow <= mux:mux4.port3
isNotEqual <= or1.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder3|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder2|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|sixteen_bit_adder:adder1|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|csa:csa|mux:mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|andop:andop
data_operandA[0] => and1[0].IN0
data_operandA[1] => and1[1].IN0
data_operandA[2] => and1[2].IN0
data_operandA[3] => and1[3].IN0
data_operandA[4] => and1[4].IN0
data_operandA[5] => and1[5].IN0
data_operandA[6] => and1[6].IN0
data_operandA[7] => and1[7].IN0
data_operandA[8] => and1[8].IN0
data_operandA[9] => and1[9].IN0
data_operandA[10] => and1[10].IN0
data_operandA[11] => and1[11].IN0
data_operandA[12] => and1[12].IN0
data_operandA[13] => and1[13].IN0
data_operandA[14] => and1[14].IN0
data_operandA[15] => and1[15].IN0
data_operandA[16] => and1[16].IN0
data_operandA[17] => and1[17].IN0
data_operandA[18] => and1[18].IN0
data_operandA[19] => and1[19].IN0
data_operandA[20] => and1[20].IN0
data_operandA[21] => and1[21].IN0
data_operandA[22] => and1[22].IN0
data_operandA[23] => and1[23].IN0
data_operandA[24] => and1[24].IN0
data_operandA[25] => and1[25].IN0
data_operandA[26] => and1[26].IN0
data_operandA[27] => and1[27].IN0
data_operandA[28] => and1[28].IN0
data_operandA[29] => and1[29].IN0
data_operandA[30] => and1[30].IN0
data_operandA[31] => and1[31].IN0
data_operandB[0] => and1[0].IN1
data_operandB[1] => and1[1].IN1
data_operandB[2] => and1[2].IN1
data_operandB[3] => and1[3].IN1
data_operandB[4] => and1[4].IN1
data_operandB[5] => and1[5].IN1
data_operandB[6] => and1[6].IN1
data_operandB[7] => and1[7].IN1
data_operandB[8] => and1[8].IN1
data_operandB[9] => and1[9].IN1
data_operandB[10] => and1[10].IN1
data_operandB[11] => and1[11].IN1
data_operandB[12] => and1[12].IN1
data_operandB[13] => and1[13].IN1
data_operandB[14] => and1[14].IN1
data_operandB[15] => and1[15].IN1
data_operandB[16] => and1[16].IN1
data_operandB[17] => and1[17].IN1
data_operandB[18] => and1[18].IN1
data_operandB[19] => and1[19].IN1
data_operandB[20] => and1[20].IN1
data_operandB[21] => and1[21].IN1
data_operandB[22] => and1[22].IN1
data_operandB[23] => and1[23].IN1
data_operandB[24] => and1[24].IN1
data_operandB[25] => and1[25].IN1
data_operandB[26] => and1[26].IN1
data_operandB[27] => and1[27].IN1
data_operandB[28] => and1[28].IN1
data_operandB[29] => and1[29].IN1
data_operandB[30] => and1[30].IN1
data_operandB[31] => and1[31].IN1
dataout[0] <= and1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= and1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= and1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= and1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= and1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= and1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= and1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= and1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= and1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= and1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= and1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= and1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= and1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= and1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= and1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= and1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= and1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= and1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= and1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= and1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= and1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= and1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= and1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= and1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= and1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= and1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= and1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= and1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= and1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= and1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= and1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= and1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|orop:orop
data_operandA[0] => or1[0].IN0
data_operandA[1] => or1[1].IN0
data_operandA[2] => or1[2].IN0
data_operandA[3] => or1[3].IN0
data_operandA[4] => or1[4].IN0
data_operandA[5] => or1[5].IN0
data_operandA[6] => or1[6].IN0
data_operandA[7] => or1[7].IN0
data_operandA[8] => or1[8].IN0
data_operandA[9] => or1[9].IN0
data_operandA[10] => or1[10].IN0
data_operandA[11] => or1[11].IN0
data_operandA[12] => or1[12].IN0
data_operandA[13] => or1[13].IN0
data_operandA[14] => or1[14].IN0
data_operandA[15] => or1[15].IN0
data_operandA[16] => or1[16].IN0
data_operandA[17] => or1[17].IN0
data_operandA[18] => or1[18].IN0
data_operandA[19] => or1[19].IN0
data_operandA[20] => or1[20].IN0
data_operandA[21] => or1[21].IN0
data_operandA[22] => or1[22].IN0
data_operandA[23] => or1[23].IN0
data_operandA[24] => or1[24].IN0
data_operandA[25] => or1[25].IN0
data_operandA[26] => or1[26].IN0
data_operandA[27] => or1[27].IN0
data_operandA[28] => or1[28].IN0
data_operandA[29] => or1[29].IN0
data_operandA[30] => or1[30].IN0
data_operandA[31] => or1[31].IN0
data_operandB[0] => or1[0].IN1
data_operandB[1] => or1[1].IN1
data_operandB[2] => or1[2].IN1
data_operandB[3] => or1[3].IN1
data_operandB[4] => or1[4].IN1
data_operandB[5] => or1[5].IN1
data_operandB[6] => or1[6].IN1
data_operandB[7] => or1[7].IN1
data_operandB[8] => or1[8].IN1
data_operandB[9] => or1[9].IN1
data_operandB[10] => or1[10].IN1
data_operandB[11] => or1[11].IN1
data_operandB[12] => or1[12].IN1
data_operandB[13] => or1[13].IN1
data_operandB[14] => or1[14].IN1
data_operandB[15] => or1[15].IN1
data_operandB[16] => or1[16].IN1
data_operandB[17] => or1[17].IN1
data_operandB[18] => or1[18].IN1
data_operandB[19] => or1[19].IN1
data_operandB[20] => or1[20].IN1
data_operandB[21] => or1[21].IN1
data_operandB[22] => or1[22].IN1
data_operandB[23] => or1[23].IN1
data_operandB[24] => or1[24].IN1
data_operandB[25] => or1[25].IN1
data_operandB[26] => or1[26].IN1
data_operandB[27] => or1[27].IN1
data_operandB[28] => or1[28].IN1
data_operandB[29] => or1[29].IN1
data_operandB[30] => or1[30].IN1
data_operandB[31] => or1[31].IN1
dataout[0] <= or1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= or1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= or1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= or1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= or1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= or1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= or1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= or1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= or1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= or1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= or1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= or1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= or1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= or1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= or1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= or1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= or1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= or1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= or1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= or1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= or1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= or1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= or1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= or1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= or1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= or1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= or1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= or1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= or1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= or1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= or1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= or1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux0[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux2[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux3[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_less_than|mux:mux4[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32
output_comp32[0] <= output_comp32.DB_MAX_OUTPUT_PORT_TYPE
output_comp32[1] <= output_comp32.DB_MAX_OUTPUT_PORT_TYPE
inputA[0] => inputA[0].IN1
inputA[1] => inputA[1].IN1
inputA[2] => inputA[2].IN1
inputA[3] => inputA[3].IN1
inputA[4] => inputA[4].IN1
inputA[5] => inputA[5].IN1
inputA[6] => inputA[6].IN1
inputA[7] => inputA[7].IN1
inputA[8] => inputA[8].IN1
inputA[9] => inputA[9].IN1
inputA[10] => inputA[10].IN1
inputA[11] => inputA[11].IN1
inputA[12] => inputA[12].IN1
inputA[13] => inputA[13].IN1
inputA[14] => inputA[14].IN1
inputA[15] => inputA[15].IN1
inputA[16] => inputA[16].IN1
inputA[17] => inputA[17].IN1
inputA[18] => inputA[18].IN1
inputA[19] => inputA[19].IN1
inputA[20] => inputA[20].IN1
inputA[21] => inputA[21].IN1
inputA[22] => inputA[22].IN1
inputA[23] => inputA[23].IN1
inputA[24] => inputA[24].IN1
inputA[25] => inputA[25].IN1
inputA[26] => inputA[26].IN1
inputA[27] => inputA[27].IN1
inputA[28] => inputA[28].IN1
inputA[29] => inputA[29].IN1
inputA[30] => inputA[30].IN1
inputA[31] => inputA[31].IN1
inputB[0] => inputB[0].IN1
inputB[1] => inputB[1].IN1
inputB[2] => inputB[2].IN1
inputB[3] => inputB[3].IN1
inputB[4] => inputB[4].IN1
inputB[5] => inputB[5].IN1
inputB[6] => inputB[6].IN1
inputB[7] => inputB[7].IN1
inputB[8] => inputB[8].IN1
inputB[9] => inputB[9].IN1
inputB[10] => inputB[10].IN1
inputB[11] => inputB[11].IN1
inputB[12] => inputB[12].IN1
inputB[13] => inputB[13].IN1
inputB[14] => inputB[14].IN1
inputB[15] => inputB[15].IN1
inputB[16] => inputB[16].IN1
inputB[17] => inputB[17].IN1
inputB[18] => inputB[18].IN1
inputB[19] => inputB[19].IN1
inputB[20] => inputB[20].IN1
inputB[21] => inputB[21].IN1
inputB[22] => inputB[22].IN1
inputB[23] => inputB[23].IN1
inputB[24] => inputB[24].IN1
inputB[25] => inputB[25].IN1
inputB[26] => inputB[26].IN1
inputB[27] => inputB[27].IN1
inputB[28] => inputB[28].IN1
inputB[29] => inputB[29].IN1
inputB[30] => inputB[30].IN1
inputB[31] => inputB[31].IN1


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32
data_operandA[0] => data_operandA[0].IN5
data_operandA[1] => data_operandA[1].IN5
data_operandA[2] => data_operandA[2].IN5
data_operandA[3] => data_operandA[3].IN5
data_operandA[4] => data_operandA[4].IN5
data_operandA[5] => data_operandA[5].IN5
data_operandA[6] => data_operandA[6].IN5
data_operandA[7] => data_operandA[7].IN5
data_operandA[8] => data_operandA[8].IN5
data_operandA[9] => data_operandA[9].IN5
data_operandA[10] => data_operandA[10].IN5
data_operandA[11] => data_operandA[11].IN5
data_operandA[12] => data_operandA[12].IN5
data_operandA[13] => data_operandA[13].IN5
data_operandA[14] => data_operandA[14].IN5
data_operandA[15] => data_operandA[15].IN5
data_operandA[16] => data_operandA[16].IN5
data_operandA[17] => data_operandA[17].IN5
data_operandA[18] => data_operandA[18].IN5
data_operandA[19] => data_operandA[19].IN5
data_operandA[20] => data_operandA[20].IN5
data_operandA[21] => data_operandA[21].IN5
data_operandA[22] => data_operandA[22].IN5
data_operandA[23] => data_operandA[23].IN5
data_operandA[24] => data_operandA[24].IN5
data_operandA[25] => data_operandA[25].IN5
data_operandA[26] => data_operandA[26].IN5
data_operandA[27] => data_operandA[27].IN5
data_operandA[28] => data_operandA[28].IN5
data_operandA[29] => data_operandA[29].IN5
data_operandA[30] => data_operandA[30].IN5
data_operandA[31] => data_operandA[31].IN5
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux:mux4[0].out
data_result[1] <= mux:mux4[1].out
data_result[2] <= mux:mux4[2].out
data_result[3] <= mux:mux4[3].out
data_result[4] <= mux:mux4[4].out
data_result[5] <= mux:mux4[5].out
data_result[6] <= mux:mux4[6].out
data_result[7] <= mux:mux4[7].out
data_result[8] <= mux:mux4[8].out
data_result[9] <= mux:mux4[9].out
data_result[10] <= mux:mux4[10].out
data_result[11] <= mux:mux4[11].out
data_result[12] <= mux:mux4[12].out
data_result[13] <= mux:mux4[13].out
data_result[14] <= mux:mux4[14].out
data_result[15] <= mux:mux4[15].out
data_result[16] <= mux:mux4[16].out
data_result[17] <= mux:mux4[17].out
data_result[18] <= mux:mux4[18].out
data_result[19] <= mux:mux4[19].out
data_result[20] <= mux:mux4[20].out
data_result[21] <= mux:mux4[21].out
data_result[22] <= mux:mux4[22].out
data_result[23] <= mux:mux4[23].out
data_result[24] <= mux:mux4[24].out
data_result[25] <= mux:mux4[25].out
data_result[26] <= mux:mux4[26].out
data_result[27] <= mux:mux4[27].out
data_result[28] <= mux:mux4[28].out
data_result[29] <= mux:mux4[29].out
data_result[30] <= mux:mux4[30].out
data_result[31] <= mux:mux4[31].out
isNotEqual <= csa:csa.port5
isLessThan <= csa:csa.port6
overflow <= csa:csa.port4


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN1
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:zero_for_fifth_loop[0].mux4_0.port3
result[1] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[2] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[3] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[4] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[5] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[6] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[7] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[8] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[9] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[10] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[11] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[12] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[13] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[14] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[15] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[16] <= mux:fifth_loop[0].mux4.port3
result[17] <= mux:fifth_loop[1].mux4.port3
result[18] <= mux:fifth_loop[2].mux4.port3
result[19] <= mux:fifth_loop[3].mux4.port3
result[20] <= mux:fifth_loop[4].mux4.port3
result[21] <= mux:fifth_loop[5].mux4.port3
result[22] <= mux:fifth_loop[6].mux4.port3
result[23] <= mux:fifth_loop[7].mux4.port3
result[24] <= mux:fifth_loop[8].mux4.port3
result[25] <= mux:fifth_loop[9].mux4.port3
result[26] <= mux:fifth_loop[10].mux4.port3
result[27] <= mux:fifth_loop[11].mux4.port3
result[28] <= mux:fifth_loop[12].mux4.port3
result[29] <= mux:fifth_loop[13].mux4.port3
result[30] <= mux:fifth_loop[14].mux4.port3
result[31] <= mux:fifth_loop[15].mux4.port3


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftleft:left|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right
data[0] => data[0].IN1
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN33
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:fifth_loop[15].mux4.port3
result[1] <= mux:fifth_loop[14].mux4.port3
result[2] <= mux:fifth_loop[13].mux4.port3
result[3] <= mux:fifth_loop[12].mux4.port3
result[4] <= mux:fifth_loop[11].mux4.port3
result[5] <= mux:fifth_loop[10].mux4.port3
result[6] <= mux:fifth_loop[9].mux4.port3
result[7] <= mux:fifth_loop[8].mux4.port3
result[8] <= mux:fifth_loop[7].mux4.port3
result[9] <= mux:fifth_loop[6].mux4.port3
result[10] <= mux:fifth_loop[5].mux4.port3
result[11] <= mux:fifth_loop[4].mux4.port3
result[12] <= mux:fifth_loop[3].mux4.port3
result[13] <= mux:fifth_loop[2].mux4.port3
result[14] <= mux:fifth_loop[1].mux4.port3
result[15] <= mux:fifth_loop[0].mux4.port3
result[16] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[17] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[18] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[19] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[20] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[21] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[22] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[23] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[24] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[25] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[26] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[27] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[28] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[29] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[30] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[31] <= mux:zero_for_fifth_loop[0].mux4_0.port3


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|shiftright:right|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => mux:mux1[0].b
data_operandB[0] => mux:mux1[0].a
data_operandB[1] => mux:mux1[1].b
data_operandB[1] => mux:mux1[1].a
data_operandB[2] => mux:mux1[2].b
data_operandB[2] => mux:mux1[2].a
data_operandB[3] => mux:mux1[3].b
data_operandB[3] => mux:mux1[3].a
data_operandB[4] => mux:mux1[4].b
data_operandB[4] => mux:mux1[4].a
data_operandB[5] => mux:mux1[5].b
data_operandB[5] => mux:mux1[5].a
data_operandB[6] => mux:mux1[6].b
data_operandB[6] => mux:mux1[6].a
data_operandB[7] => mux:mux1[7].b
data_operandB[7] => mux:mux1[7].a
data_operandB[8] => mux:mux1[8].b
data_operandB[8] => mux:mux1[8].a
data_operandB[9] => mux:mux1[9].b
data_operandB[9] => mux:mux1[9].a
data_operandB[10] => mux:mux1[10].b
data_operandB[10] => mux:mux1[10].a
data_operandB[11] => mux:mux1[11].b
data_operandB[11] => mux:mux1[11].a
data_operandB[12] => mux:mux1[12].b
data_operandB[12] => mux:mux1[12].a
data_operandB[13] => mux:mux1[13].b
data_operandB[13] => mux:mux1[13].a
data_operandB[14] => mux:mux1[14].b
data_operandB[14] => mux:mux1[14].a
data_operandB[15] => mux:mux1[15].b
data_operandB[15] => mux:mux1[15].a
data_operandB[16] => mux:mux1[16].b
data_operandB[16] => mux:mux1[16].a
data_operandB[17] => mux:mux1[17].b
data_operandB[17] => mux:mux1[17].a
data_operandB[18] => mux:mux1[18].b
data_operandB[18] => mux:mux1[18].a
data_operandB[19] => mux:mux1[19].b
data_operandB[19] => mux:mux1[19].a
data_operandB[20] => mux:mux1[20].b
data_operandB[20] => mux:mux1[20].a
data_operandB[21] => mux:mux1[21].b
data_operandB[21] => mux:mux1[21].a
data_operandB[22] => mux:mux1[22].b
data_operandB[22] => mux:mux1[22].a
data_operandB[23] => mux:mux1[23].b
data_operandB[23] => mux:mux1[23].a
data_operandB[24] => mux:mux1[24].b
data_operandB[24] => mux:mux1[24].a
data_operandB[25] => mux:mux1[25].b
data_operandB[25] => mux:mux1[25].a
data_operandB[26] => mux:mux1[26].b
data_operandB[26] => mux:mux1[26].a
data_operandB[27] => mux:mux1[27].b
data_operandB[27] => mux:mux1[27].a
data_operandB[28] => mux:mux1[28].b
data_operandB[28] => mux:mux1[28].a
data_operandB[29] => mux:mux1[29].b
data_operandB[29] => mux:mux1[29].a
data_operandB[30] => mux:mux1[30].b
data_operandB[30] => mux:mux1[30].a
data_operandB[31] => mux:mux1[31].b
data_operandB[31] => mux:mux1[31].a
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ~NO_FANOUT~
ctrl_ALUopcode[2] => ~NO_FANOUT~
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
data_result[0] <= sixteen_bit_adder:adder3.port4
data_result[1] <= sixteen_bit_adder:adder3.port4
data_result[2] <= sixteen_bit_adder:adder3.port4
data_result[3] <= sixteen_bit_adder:adder3.port4
data_result[4] <= sixteen_bit_adder:adder3.port4
data_result[5] <= sixteen_bit_adder:adder3.port4
data_result[6] <= sixteen_bit_adder:adder3.port4
data_result[7] <= sixteen_bit_adder:adder3.port4
data_result[8] <= sixteen_bit_adder:adder3.port4
data_result[9] <= sixteen_bit_adder:adder3.port4
data_result[10] <= sixteen_bit_adder:adder3.port4
data_result[11] <= sixteen_bit_adder:adder3.port4
data_result[12] <= sixteen_bit_adder:adder3.port4
data_result[13] <= sixteen_bit_adder:adder3.port4
data_result[14] <= sixteen_bit_adder:adder3.port4
data_result[15] <= sixteen_bit_adder:adder3.port4
data_result[16] <= mux:mux3[0].out
data_result[17] <= mux:mux3[1].out
data_result[18] <= mux:mux3[2].out
data_result[19] <= mux:mux3[3].out
data_result[20] <= mux:mux3[4].out
data_result[21] <= mux:mux3[5].out
data_result[22] <= mux:mux3[6].out
data_result[23] <= mux:mux3[7].out
data_result[24] <= mux:mux3[8].out
data_result[25] <= mux:mux3[9].out
data_result[26] <= mux:mux3[10].out
data_result[27] <= mux:mux3[11].out
data_result[28] <= mux:mux3[12].out
data_result[29] <= mux:mux3[13].out
data_result[30] <= mux:mux3[14].out
data_result[31] <= mux:mux3[15].out
overflow <= mux:mux4.port3
isNotEqual <= or1.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder3|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder2|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|sixteen_bit_adder:adder1|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|csa:csa|mux:mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|andop:andop
data_operandA[0] => and1[0].IN0
data_operandA[1] => and1[1].IN0
data_operandA[2] => and1[2].IN0
data_operandA[3] => and1[3].IN0
data_operandA[4] => and1[4].IN0
data_operandA[5] => and1[5].IN0
data_operandA[6] => and1[6].IN0
data_operandA[7] => and1[7].IN0
data_operandA[8] => and1[8].IN0
data_operandA[9] => and1[9].IN0
data_operandA[10] => and1[10].IN0
data_operandA[11] => and1[11].IN0
data_operandA[12] => and1[12].IN0
data_operandA[13] => and1[13].IN0
data_operandA[14] => and1[14].IN0
data_operandA[15] => and1[15].IN0
data_operandA[16] => and1[16].IN0
data_operandA[17] => and1[17].IN0
data_operandA[18] => and1[18].IN0
data_operandA[19] => and1[19].IN0
data_operandA[20] => and1[20].IN0
data_operandA[21] => and1[21].IN0
data_operandA[22] => and1[22].IN0
data_operandA[23] => and1[23].IN0
data_operandA[24] => and1[24].IN0
data_operandA[25] => and1[25].IN0
data_operandA[26] => and1[26].IN0
data_operandA[27] => and1[27].IN0
data_operandA[28] => and1[28].IN0
data_operandA[29] => and1[29].IN0
data_operandA[30] => and1[30].IN0
data_operandA[31] => and1[31].IN0
data_operandB[0] => and1[0].IN1
data_operandB[1] => and1[1].IN1
data_operandB[2] => and1[2].IN1
data_operandB[3] => and1[3].IN1
data_operandB[4] => and1[4].IN1
data_operandB[5] => and1[5].IN1
data_operandB[6] => and1[6].IN1
data_operandB[7] => and1[7].IN1
data_operandB[8] => and1[8].IN1
data_operandB[9] => and1[9].IN1
data_operandB[10] => and1[10].IN1
data_operandB[11] => and1[11].IN1
data_operandB[12] => and1[12].IN1
data_operandB[13] => and1[13].IN1
data_operandB[14] => and1[14].IN1
data_operandB[15] => and1[15].IN1
data_operandB[16] => and1[16].IN1
data_operandB[17] => and1[17].IN1
data_operandB[18] => and1[18].IN1
data_operandB[19] => and1[19].IN1
data_operandB[20] => and1[20].IN1
data_operandB[21] => and1[21].IN1
data_operandB[22] => and1[22].IN1
data_operandB[23] => and1[23].IN1
data_operandB[24] => and1[24].IN1
data_operandB[25] => and1[25].IN1
data_operandB[26] => and1[26].IN1
data_operandB[27] => and1[27].IN1
data_operandB[28] => and1[28].IN1
data_operandB[29] => and1[29].IN1
data_operandB[30] => and1[30].IN1
data_operandB[31] => and1[31].IN1
dataout[0] <= and1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= and1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= and1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= and1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= and1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= and1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= and1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= and1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= and1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= and1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= and1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= and1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= and1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= and1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= and1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= and1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= and1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= and1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= and1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= and1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= and1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= and1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= and1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= and1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= and1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= and1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= and1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= and1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= and1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= and1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= and1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= and1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|orop:orop
data_operandA[0] => or1[0].IN0
data_operandA[1] => or1[1].IN0
data_operandA[2] => or1[2].IN0
data_operandA[3] => or1[3].IN0
data_operandA[4] => or1[4].IN0
data_operandA[5] => or1[5].IN0
data_operandA[6] => or1[6].IN0
data_operandA[7] => or1[7].IN0
data_operandA[8] => or1[8].IN0
data_operandA[9] => or1[9].IN0
data_operandA[10] => or1[10].IN0
data_operandA[11] => or1[11].IN0
data_operandA[12] => or1[12].IN0
data_operandA[13] => or1[13].IN0
data_operandA[14] => or1[14].IN0
data_operandA[15] => or1[15].IN0
data_operandA[16] => or1[16].IN0
data_operandA[17] => or1[17].IN0
data_operandA[18] => or1[18].IN0
data_operandA[19] => or1[19].IN0
data_operandA[20] => or1[20].IN0
data_operandA[21] => or1[21].IN0
data_operandA[22] => or1[22].IN0
data_operandA[23] => or1[23].IN0
data_operandA[24] => or1[24].IN0
data_operandA[25] => or1[25].IN0
data_operandA[26] => or1[26].IN0
data_operandA[27] => or1[27].IN0
data_operandA[28] => or1[28].IN0
data_operandA[29] => or1[29].IN0
data_operandA[30] => or1[30].IN0
data_operandA[31] => or1[31].IN0
data_operandB[0] => or1[0].IN1
data_operandB[1] => or1[1].IN1
data_operandB[2] => or1[2].IN1
data_operandB[3] => or1[3].IN1
data_operandB[4] => or1[4].IN1
data_operandB[5] => or1[5].IN1
data_operandB[6] => or1[6].IN1
data_operandB[7] => or1[7].IN1
data_operandB[8] => or1[8].IN1
data_operandB[9] => or1[9].IN1
data_operandB[10] => or1[10].IN1
data_operandB[11] => or1[11].IN1
data_operandB[12] => or1[12].IN1
data_operandB[13] => or1[13].IN1
data_operandB[14] => or1[14].IN1
data_operandB[15] => or1[15].IN1
data_operandB[16] => or1[16].IN1
data_operandB[17] => or1[17].IN1
data_operandB[18] => or1[18].IN1
data_operandB[19] => or1[19].IN1
data_operandB[20] => or1[20].IN1
data_operandB[21] => or1[21].IN1
data_operandB[22] => or1[22].IN1
data_operandB[23] => or1[23].IN1
data_operandB[24] => or1[24].IN1
data_operandB[25] => or1[25].IN1
data_operandB[26] => or1[26].IN1
data_operandB[27] => or1[27].IN1
data_operandB[28] => or1[28].IN1
data_operandB[29] => or1[29].IN1
data_operandB[30] => or1[30].IN1
data_operandB[31] => or1[31].IN1
dataout[0] <= or1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= or1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= or1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= or1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= or1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= or1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= or1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= or1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= or1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= or1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= or1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= or1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= or1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= or1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= or1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= or1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= or1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= or1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= or1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= or1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= or1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= or1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= or1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= or1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= or1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= or1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= or1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= or1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= or1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= or1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= or1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= or1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux0[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux2[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux3[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|comp32:r30_0_comp32|alu:alu_comp32|mux:mux4[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2
data_operandA[0] => data_operandA[0].IN5
data_operandA[1] => data_operandA[1].IN5
data_operandA[2] => data_operandA[2].IN5
data_operandA[3] => data_operandA[3].IN5
data_operandA[4] => data_operandA[4].IN5
data_operandA[5] => data_operandA[5].IN5
data_operandA[6] => data_operandA[6].IN5
data_operandA[7] => data_operandA[7].IN5
data_operandA[8] => data_operandA[8].IN5
data_operandA[9] => data_operandA[9].IN5
data_operandA[10] => data_operandA[10].IN5
data_operandA[11] => data_operandA[11].IN5
data_operandA[12] => data_operandA[12].IN5
data_operandA[13] => data_operandA[13].IN5
data_operandA[14] => data_operandA[14].IN5
data_operandA[15] => data_operandA[15].IN5
data_operandA[16] => data_operandA[16].IN5
data_operandA[17] => data_operandA[17].IN5
data_operandA[18] => data_operandA[18].IN5
data_operandA[19] => data_operandA[19].IN5
data_operandA[20] => data_operandA[20].IN5
data_operandA[21] => data_operandA[21].IN5
data_operandA[22] => data_operandA[22].IN5
data_operandA[23] => data_operandA[23].IN5
data_operandA[24] => data_operandA[24].IN5
data_operandA[25] => data_operandA[25].IN5
data_operandA[26] => data_operandA[26].IN5
data_operandA[27] => data_operandA[27].IN5
data_operandA[28] => data_operandA[28].IN5
data_operandA[29] => data_operandA[29].IN5
data_operandA[30] => data_operandA[30].IN5
data_operandA[31] => data_operandA[31].IN5
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux:mux4[0].out
data_result[1] <= mux:mux4[1].out
data_result[2] <= mux:mux4[2].out
data_result[3] <= mux:mux4[3].out
data_result[4] <= mux:mux4[4].out
data_result[5] <= mux:mux4[5].out
data_result[6] <= mux:mux4[6].out
data_result[7] <= mux:mux4[7].out
data_result[8] <= mux:mux4[8].out
data_result[9] <= mux:mux4[9].out
data_result[10] <= mux:mux4[10].out
data_result[11] <= mux:mux4[11].out
data_result[12] <= mux:mux4[12].out
data_result[13] <= mux:mux4[13].out
data_result[14] <= mux:mux4[14].out
data_result[15] <= mux:mux4[15].out
data_result[16] <= mux:mux4[16].out
data_result[17] <= mux:mux4[17].out
data_result[18] <= mux:mux4[18].out
data_result[19] <= mux:mux4[19].out
data_result[20] <= mux:mux4[20].out
data_result[21] <= mux:mux4[21].out
data_result[22] <= mux:mux4[22].out
data_result[23] <= mux:mux4[23].out
data_result[24] <= mux:mux4[24].out
data_result[25] <= mux:mux4[25].out
data_result[26] <= mux:mux4[26].out
data_result[27] <= mux:mux4[27].out
data_result[28] <= mux:mux4[28].out
data_result[29] <= mux:mux4[29].out
data_result[30] <= mux:mux4[30].out
data_result[31] <= mux:mux4[31].out
isNotEqual <= csa:csa.port5
isLessThan <= csa:csa.port6
overflow <= csa:csa.port4


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN1
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:zero_for_fifth_loop[0].mux4_0.port3
result[1] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[2] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[3] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[4] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[5] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[6] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[7] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[8] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[9] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[10] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[11] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[12] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[13] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[14] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[15] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[16] <= mux:fifth_loop[0].mux4.port3
result[17] <= mux:fifth_loop[1].mux4.port3
result[18] <= mux:fifth_loop[2].mux4.port3
result[19] <= mux:fifth_loop[3].mux4.port3
result[20] <= mux:fifth_loop[4].mux4.port3
result[21] <= mux:fifth_loop[5].mux4.port3
result[22] <= mux:fifth_loop[6].mux4.port3
result[23] <= mux:fifth_loop[7].mux4.port3
result[24] <= mux:fifth_loop[8].mux4.port3
result[25] <= mux:fifth_loop[9].mux4.port3
result[26] <= mux:fifth_loop[10].mux4.port3
result[27] <= mux:fifth_loop[11].mux4.port3
result[28] <= mux:fifth_loop[12].mux4.port3
result[29] <= mux:fifth_loop[13].mux4.port3
result[30] <= mux:fifth_loop[14].mux4.port3
result[31] <= mux:fifth_loop[15].mux4.port3


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftleft:left|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right
data[0] => data[0].IN1
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN33
shiftamt[0] => shiftamt[0].IN32
shiftamt[1] => shiftamt[1].IN32
shiftamt[2] => shiftamt[2].IN32
shiftamt[3] => shiftamt[3].IN32
shiftamt[4] => shiftamt[4].IN32
result[0] <= mux:fifth_loop[15].mux4.port3
result[1] <= mux:fifth_loop[14].mux4.port3
result[2] <= mux:fifth_loop[13].mux4.port3
result[3] <= mux:fifth_loop[12].mux4.port3
result[4] <= mux:fifth_loop[11].mux4.port3
result[5] <= mux:fifth_loop[10].mux4.port3
result[6] <= mux:fifth_loop[9].mux4.port3
result[7] <= mux:fifth_loop[8].mux4.port3
result[8] <= mux:fifth_loop[7].mux4.port3
result[9] <= mux:fifth_loop[6].mux4.port3
result[10] <= mux:fifth_loop[5].mux4.port3
result[11] <= mux:fifth_loop[4].mux4.port3
result[12] <= mux:fifth_loop[3].mux4.port3
result[13] <= mux:fifth_loop[2].mux4.port3
result[14] <= mux:fifth_loop[1].mux4.port3
result[15] <= mux:fifth_loop[0].mux4.port3
result[16] <= mux:zero_for_fifth_loop[15].mux4_0.port3
result[17] <= mux:zero_for_fifth_loop[14].mux4_0.port3
result[18] <= mux:zero_for_fifth_loop[13].mux4_0.port3
result[19] <= mux:zero_for_fifth_loop[12].mux4_0.port3
result[20] <= mux:zero_for_fifth_loop[11].mux4_0.port3
result[21] <= mux:zero_for_fifth_loop[10].mux4_0.port3
result[22] <= mux:zero_for_fifth_loop[9].mux4_0.port3
result[23] <= mux:zero_for_fifth_loop[8].mux4_0.port3
result[24] <= mux:zero_for_fifth_loop[7].mux4_0.port3
result[25] <= mux:zero_for_fifth_loop[6].mux4_0.port3
result[26] <= mux:zero_for_fifth_loop[5].mux4_0.port3
result[27] <= mux:zero_for_fifth_loop[4].mux4_0.port3
result[28] <= mux:zero_for_fifth_loop[3].mux4_0.port3
result[29] <= mux:zero_for_fifth_loop[2].mux4_0.port3
result[30] <= mux:zero_for_fifth_loop[1].mux4_0.port3
result[31] <= mux:zero_for_fifth_loop[0].mux4_0.port3


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:mux0_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:mux1_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:mux1_1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_third_loop[0].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_third_loop[1].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_third_loop[2].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_third_loop[3].mux2_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fourth_loop[0].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fourth_loop[1].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fourth_loop[2].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fourth_loop[3].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fourth_loop[4].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fourth_loop[5].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fourth_loop[6].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fourth_loop[7].mux3_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[0].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[1].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[2].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[3].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[4].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[5].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[6].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[7].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[8].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[9].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[10].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[11].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[12].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[13].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[14].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:zero_for_fifth_loop[15].mux4_0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[0].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[1].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[2].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[3].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[4].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[5].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[6].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[7].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[8].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[9].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[10].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[11].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[12].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[13].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[14].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[15].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[16].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[17].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[18].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[19].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[20].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[21].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[22].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[23].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[24].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[25].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[26].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[27].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[28].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[29].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:first_loop[30].mux0
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[0].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[1].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[2].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[3].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[4].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[5].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[6].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[7].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[8].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[9].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[10].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[11].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[12].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[13].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[14].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[15].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[16].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[17].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[18].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[19].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[20].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[21].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[22].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[23].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[24].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[25].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[26].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[27].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[28].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:second_loop[29].mux1
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[0].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[1].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[2].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[3].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[4].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[5].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[6].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[7].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[8].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[9].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[10].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[11].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[12].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[13].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[14].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[15].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[16].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[17].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[18].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[19].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[20].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[21].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[22].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[23].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[24].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[25].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[26].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:third_loop[27].mux2
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[0].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[1].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[2].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[3].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[4].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[5].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[6].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[7].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[8].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[9].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[10].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[11].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[12].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[13].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[14].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[15].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[16].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[17].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[18].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[19].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[20].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[21].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[22].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fourth_loop[23].mux3
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[0].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[1].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[2].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[3].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[4].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[5].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[6].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[7].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[8].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[9].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[10].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[11].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[12].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[13].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[14].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|shiftright:right|mux:fifth_loop[15].mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => mux:mux1[0].b
data_operandB[0] => mux:mux1[0].a
data_operandB[1] => mux:mux1[1].b
data_operandB[1] => mux:mux1[1].a
data_operandB[2] => mux:mux1[2].b
data_operandB[2] => mux:mux1[2].a
data_operandB[3] => mux:mux1[3].b
data_operandB[3] => mux:mux1[3].a
data_operandB[4] => mux:mux1[4].b
data_operandB[4] => mux:mux1[4].a
data_operandB[5] => mux:mux1[5].b
data_operandB[5] => mux:mux1[5].a
data_operandB[6] => mux:mux1[6].b
data_operandB[6] => mux:mux1[6].a
data_operandB[7] => mux:mux1[7].b
data_operandB[7] => mux:mux1[7].a
data_operandB[8] => mux:mux1[8].b
data_operandB[8] => mux:mux1[8].a
data_operandB[9] => mux:mux1[9].b
data_operandB[9] => mux:mux1[9].a
data_operandB[10] => mux:mux1[10].b
data_operandB[10] => mux:mux1[10].a
data_operandB[11] => mux:mux1[11].b
data_operandB[11] => mux:mux1[11].a
data_operandB[12] => mux:mux1[12].b
data_operandB[12] => mux:mux1[12].a
data_operandB[13] => mux:mux1[13].b
data_operandB[13] => mux:mux1[13].a
data_operandB[14] => mux:mux1[14].b
data_operandB[14] => mux:mux1[14].a
data_operandB[15] => mux:mux1[15].b
data_operandB[15] => mux:mux1[15].a
data_operandB[16] => mux:mux1[16].b
data_operandB[16] => mux:mux1[16].a
data_operandB[17] => mux:mux1[17].b
data_operandB[17] => mux:mux1[17].a
data_operandB[18] => mux:mux1[18].b
data_operandB[18] => mux:mux1[18].a
data_operandB[19] => mux:mux1[19].b
data_operandB[19] => mux:mux1[19].a
data_operandB[20] => mux:mux1[20].b
data_operandB[20] => mux:mux1[20].a
data_operandB[21] => mux:mux1[21].b
data_operandB[21] => mux:mux1[21].a
data_operandB[22] => mux:mux1[22].b
data_operandB[22] => mux:mux1[22].a
data_operandB[23] => mux:mux1[23].b
data_operandB[23] => mux:mux1[23].a
data_operandB[24] => mux:mux1[24].b
data_operandB[24] => mux:mux1[24].a
data_operandB[25] => mux:mux1[25].b
data_operandB[25] => mux:mux1[25].a
data_operandB[26] => mux:mux1[26].b
data_operandB[26] => mux:mux1[26].a
data_operandB[27] => mux:mux1[27].b
data_operandB[27] => mux:mux1[27].a
data_operandB[28] => mux:mux1[28].b
data_operandB[28] => mux:mux1[28].a
data_operandB[29] => mux:mux1[29].b
data_operandB[29] => mux:mux1[29].a
data_operandB[30] => mux:mux1[30].b
data_operandB[30] => mux:mux1[30].a
data_operandB[31] => mux:mux1[31].b
data_operandB[31] => mux:mux1[31].a
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ~NO_FANOUT~
ctrl_ALUopcode[2] => ~NO_FANOUT~
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
data_result[0] <= sixteen_bit_adder:adder3.port4
data_result[1] <= sixteen_bit_adder:adder3.port4
data_result[2] <= sixteen_bit_adder:adder3.port4
data_result[3] <= sixteen_bit_adder:adder3.port4
data_result[4] <= sixteen_bit_adder:adder3.port4
data_result[5] <= sixteen_bit_adder:adder3.port4
data_result[6] <= sixteen_bit_adder:adder3.port4
data_result[7] <= sixteen_bit_adder:adder3.port4
data_result[8] <= sixteen_bit_adder:adder3.port4
data_result[9] <= sixteen_bit_adder:adder3.port4
data_result[10] <= sixteen_bit_adder:adder3.port4
data_result[11] <= sixteen_bit_adder:adder3.port4
data_result[12] <= sixteen_bit_adder:adder3.port4
data_result[13] <= sixteen_bit_adder:adder3.port4
data_result[14] <= sixteen_bit_adder:adder3.port4
data_result[15] <= sixteen_bit_adder:adder3.port4
data_result[16] <= mux:mux3[0].out
data_result[17] <= mux:mux3[1].out
data_result[18] <= mux:mux3[2].out
data_result[19] <= mux:mux3[3].out
data_result[20] <= mux:mux3[4].out
data_result[21] <= mux:mux3[5].out
data_result[22] <= mux:mux3[6].out
data_result[23] <= mux:mux3[7].out
data_result[24] <= mux:mux3[8].out
data_result[25] <= mux:mux3[9].out
data_result[26] <= mux:mux3[10].out
data_result[27] <= mux:mux3[11].out
data_result[28] <= mux:mux3[12].out
data_result[29] <= mux:mux3[13].out
data_result[30] <= mux:mux3[14].out
data_result[31] <= mux:mux3[15].out
overflow <= mux:mux4.port3
isNotEqual <= or1.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder3|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder2|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
C_in => C_in.IN1
C_out <= full_adder:adder16.port3
sum[0] <= full_adder:adder1.port4
sum[1] <= full_adder:adder2.port4
sum[2] <= full_adder:adder3.port4
sum[3] <= full_adder:adder4.port4
sum[4] <= full_adder:adder5.port4
sum[5] <= full_adder:adder6.port4
sum[6] <= full_adder:adder7.port4
sum[7] <= full_adder:adder8.port4
sum[8] <= full_adder:adder9.port4
sum[9] <= full_adder:adder10.port4
sum[10] <= full_adder:adder11.port4
sum[11] <= full_adder:adder12.port4
sum[12] <= full_adder:adder13.port4
sum[13] <= full_adder:adder14.port4
sum[14] <= full_adder:adder15.port4
sum[15] <= full_adder:adder16.port4
overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder1
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder2
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder3
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder4
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder5
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder6
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder7
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder8
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder9
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder10
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder11
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder12
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder13
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder14
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder15
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|sixteen_bit_adder:adder1|full_adder:adder16
a => w1.IN0
a => w4.IN0
b => w1.IN1
b => w4.IN1
C_in => w3.IN1
C_in => comb.IN1
C_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|csa:csa|mux:mux4
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|andop:andop
data_operandA[0] => and1[0].IN0
data_operandA[1] => and1[1].IN0
data_operandA[2] => and1[2].IN0
data_operandA[3] => and1[3].IN0
data_operandA[4] => and1[4].IN0
data_operandA[5] => and1[5].IN0
data_operandA[6] => and1[6].IN0
data_operandA[7] => and1[7].IN0
data_operandA[8] => and1[8].IN0
data_operandA[9] => and1[9].IN0
data_operandA[10] => and1[10].IN0
data_operandA[11] => and1[11].IN0
data_operandA[12] => and1[12].IN0
data_operandA[13] => and1[13].IN0
data_operandA[14] => and1[14].IN0
data_operandA[15] => and1[15].IN0
data_operandA[16] => and1[16].IN0
data_operandA[17] => and1[17].IN0
data_operandA[18] => and1[18].IN0
data_operandA[19] => and1[19].IN0
data_operandA[20] => and1[20].IN0
data_operandA[21] => and1[21].IN0
data_operandA[22] => and1[22].IN0
data_operandA[23] => and1[23].IN0
data_operandA[24] => and1[24].IN0
data_operandA[25] => and1[25].IN0
data_operandA[26] => and1[26].IN0
data_operandA[27] => and1[27].IN0
data_operandA[28] => and1[28].IN0
data_operandA[29] => and1[29].IN0
data_operandA[30] => and1[30].IN0
data_operandA[31] => and1[31].IN0
data_operandB[0] => and1[0].IN1
data_operandB[1] => and1[1].IN1
data_operandB[2] => and1[2].IN1
data_operandB[3] => and1[3].IN1
data_operandB[4] => and1[4].IN1
data_operandB[5] => and1[5].IN1
data_operandB[6] => and1[6].IN1
data_operandB[7] => and1[7].IN1
data_operandB[8] => and1[8].IN1
data_operandB[9] => and1[9].IN1
data_operandB[10] => and1[10].IN1
data_operandB[11] => and1[11].IN1
data_operandB[12] => and1[12].IN1
data_operandB[13] => and1[13].IN1
data_operandB[14] => and1[14].IN1
data_operandB[15] => and1[15].IN1
data_operandB[16] => and1[16].IN1
data_operandB[17] => and1[17].IN1
data_operandB[18] => and1[18].IN1
data_operandB[19] => and1[19].IN1
data_operandB[20] => and1[20].IN1
data_operandB[21] => and1[21].IN1
data_operandB[22] => and1[22].IN1
data_operandB[23] => and1[23].IN1
data_operandB[24] => and1[24].IN1
data_operandB[25] => and1[25].IN1
data_operandB[26] => and1[26].IN1
data_operandB[27] => and1[27].IN1
data_operandB[28] => and1[28].IN1
data_operandB[29] => and1[29].IN1
data_operandB[30] => and1[30].IN1
data_operandB[31] => and1[31].IN1
dataout[0] <= and1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= and1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= and1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= and1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= and1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= and1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= and1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= and1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= and1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= and1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= and1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= and1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= and1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= and1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= and1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= and1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= and1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= and1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= and1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= and1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= and1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= and1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= and1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= and1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= and1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= and1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= and1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= and1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= and1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= and1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= and1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= and1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|orop:orop
data_operandA[0] => or1[0].IN0
data_operandA[1] => or1[1].IN0
data_operandA[2] => or1[2].IN0
data_operandA[3] => or1[3].IN0
data_operandA[4] => or1[4].IN0
data_operandA[5] => or1[5].IN0
data_operandA[6] => or1[6].IN0
data_operandA[7] => or1[7].IN0
data_operandA[8] => or1[8].IN0
data_operandA[9] => or1[9].IN0
data_operandA[10] => or1[10].IN0
data_operandA[11] => or1[11].IN0
data_operandA[12] => or1[12].IN0
data_operandA[13] => or1[13].IN0
data_operandA[14] => or1[14].IN0
data_operandA[15] => or1[15].IN0
data_operandA[16] => or1[16].IN0
data_operandA[17] => or1[17].IN0
data_operandA[18] => or1[18].IN0
data_operandA[19] => or1[19].IN0
data_operandA[20] => or1[20].IN0
data_operandA[21] => or1[21].IN0
data_operandA[22] => or1[22].IN0
data_operandA[23] => or1[23].IN0
data_operandA[24] => or1[24].IN0
data_operandA[25] => or1[25].IN0
data_operandA[26] => or1[26].IN0
data_operandA[27] => or1[27].IN0
data_operandA[28] => or1[28].IN0
data_operandA[29] => or1[29].IN0
data_operandA[30] => or1[30].IN0
data_operandA[31] => or1[31].IN0
data_operandB[0] => or1[0].IN1
data_operandB[1] => or1[1].IN1
data_operandB[2] => or1[2].IN1
data_operandB[3] => or1[3].IN1
data_operandB[4] => or1[4].IN1
data_operandB[5] => or1[5].IN1
data_operandB[6] => or1[6].IN1
data_operandB[7] => or1[7].IN1
data_operandB[8] => or1[8].IN1
data_operandB[9] => or1[9].IN1
data_operandB[10] => or1[10].IN1
data_operandB[11] => or1[11].IN1
data_operandB[12] => or1[12].IN1
data_operandB[13] => or1[13].IN1
data_operandB[14] => or1[14].IN1
data_operandB[15] => or1[15].IN1
data_operandB[16] => or1[16].IN1
data_operandB[17] => or1[17].IN1
data_operandB[18] => or1[18].IN1
data_operandB[19] => or1[19].IN1
data_operandB[20] => or1[20].IN1
data_operandB[21] => or1[21].IN1
data_operandB[22] => or1[22].IN1
data_operandB[23] => or1[23].IN1
data_operandB[24] => or1[24].IN1
data_operandB[25] => or1[25].IN1
data_operandB[26] => or1[26].IN1
data_operandB[27] => or1[27].IN1
data_operandB[28] => or1[28].IN1
data_operandB[29] => or1[29].IN1
data_operandB[30] => or1[30].IN1
data_operandB[31] => or1[31].IN1
dataout[0] <= or1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= or1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= or1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= or1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= or1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= or1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= or1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= or1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= or1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= or1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= or1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= or1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= or1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= or1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= or1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= or1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= or1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= or1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= or1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= or1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= or1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= or1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= or1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= or1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= or1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= or1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= or1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= or1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= or1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= or1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= or1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= or1[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux0[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux1[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux2[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux3[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[0]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[1]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[2]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[3]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[4]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[5]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[6]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[7]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[8]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[9]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[10]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[11]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[12]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[13]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[14]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[15]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[16]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[17]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[18]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[19]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[20]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[21]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[22]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[23]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[24]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[25]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[26]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[27]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[28]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[29]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[30]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton_test|processor:my_processor|alu:alu_pc_in2|mux:mux4[31]
a => and1.IN0
b => and2.IN0
s => and1.IN1
s => and2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


