# cache-contoller
The goal of this project is to determine the best architecture for a cache controller that interfaces to a 32- bit microprocessor with a 32-bit data bus.
