<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/6D5536B7-A80C-454F-A92A-2A1488D48061"><gtr:id>6D5536B7-A80C-454F-A92A-2A1488D48061</gtr:id><gtr:firstName>Alan</gtr:firstName><gtr:surname>Burns</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/95A0B2CC-AF75-490E-849B-C3A93C942AB5"><gtr:id>95A0B2CC-AF75-490E-849B-C3A93C942AB5</gtr:id><gtr:firstName>Neil</gtr:firstName><gtr:surname>Audsley</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/F9D7B764-DC5F-48CD-9266-DCF605CECC6B"><gtr:id>F9D7B764-DC5F-48CD-9266-DCF605CECC6B</gtr:id><gtr:firstName>Leandro</gtr:firstName><gtr:surname>Soares Indrusiak</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FG055548%2F1"><gtr:id>C26FECAB-F41D-45EB-9D76-2E0B956C4127</gtr:id><gtr:title>TEMPO: Time Driven Modelling and Resource Management of Real-Time Systems on Multiprocessor Systems-on-Chip</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/G055548/1</gtr:grantReference><gtr:abstractText>Embedded real-time systems (ERTS) implemented on Multiprocessor System-on-Chip (MPSoC) platforms present fundamental challenges to the offline modeling of system behaviour, offline prediction of system temporal and resource usage at run-time, and run-time resource management. MPSoC platforms offer the prospect of immense computational power via parallelism, but this very parallelism makes them difficult to model. Hence from a real-time systems perspective, it is extremely difficult to predict offline the run-time behaviour and performance of ERTS implemented upon MPSoC platforms. We note that such predictions are a fundamental requirement of real-time systems. Understanding and predicting system performance from a time and resource usage perspective requires that sufficient aspects of the application and system software, resource management and MPSoC platform must be accurately modeled to establish the complex inter-dependencies between application software, system software and the MPSoC platform. Without this understanding, it is difficult to verify offline that a system will meet its timing requirements and resource usage constraints (eg. memory). The research challenge is exacerbated by observing that such systems are essentially dynamic: application configuration (or mode) changes, movement of application software between processing elements, changes in available resource (eg. power), changes in the configuration of the hardware platform itself (ie. functionally dynamically reconfigurable).This project directly addresses the challenge of understanding the behaviour of dynamic ERTS implemented on MPSoC platforms by advocating an approach that puts time (rather than structure or functional behaviour) at the centre of the modeling method, run-time resource management and offline verification approach. The intuition behind adopting a time-centric view of complex parallel systems is the observation that conventional functional or structural approaches inevitably hide or obfuscate pertinent non-functional system timing behaviour. We believe that by modeling the system from the perspective of time, we can model and relate all behaviours at differing time granularities (from application to hardware), so enabling accurate offline analysis and prediction of timing properties - essential for real-time systems.The project will focus upon three specific areas of the challenge: modeling, resource management and verification. We will develop a resource oriented time banded framework to allow the system to be modeled. This will support and integrate with resource management policies and mechanisms. The latter will be based upon hierarchical contracts, taking a resource virtualisation approach expanded to include multiprocessors, memory hierarchies, on-chip networks, energy and space. Verification will be achieved by developing appropriate scheduling and allocation algorithms for the resource contracts, incorporating both rigorous analysis (ie. schedulability analysis) and simulation. Importantly, the project will utilise an integrated approach across modeling, resource management and verification at each level of timing granularity.</gtr:abstractText><gtr:fund><gtr:end>2013-03-30</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2009-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>622510</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Findings have been used as basis for applied EU grants which involve industrial partners. These partners utilise key results from the grant. Research partners have used outcomes from the project as basis for further work.</gtr:description><gtr:firstYearOfImpact>2012</gtr:firstYearOfImpact><gtr:id>FCBE46B3-4F73-4E75-93AA-2B85B67D6BD1</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>5464c98c3cdb43.38897533</gtr:outcomeId><gtr:sector>Aerospace, Defence and Marine,Digital/Communication/Information Technologies (including Software),Electronics,Transport</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Thinking about systems in terms of their timing, rather than just their function, leads us to build systems that meet their timing goals. This is important for systems where timing failure is not acceptable (eg. aeroplane); and also for systems where timing failure leads to business or commercial consequences (eg. mobile phone that doesnt work properly sends people to a different make of phone).</gtr:description><gtr:exploitationPathways>Findings are already being fed into commercial and research projects. As systems become more complex (eg. using multiprocessor CPUs), further work will be required, with the work on TEMPO grant being fundamental.</gtr:exploitationPathways><gtr:id>BC21482D-7FB7-4F35-868F-34E0CE655319</gtr:id><gtr:outcomeId>5464c9034e85c2.26766484</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics,Transport</gtr:sector></gtr:sectors><gtr:url>http://www.cs.york.ac.uk/~neil</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>C09C1D54-418E-4582-B329-BBD5B8E66BBD</gtr:id><gtr:title>Global and Partitioned Multiprocessor Fixed Priority Scheduling with Deferred Preemption</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Embedded Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0616939e1aa1dd109a17edbaaa0babb4"><gtr:id>0616939e1aa1dd109a17edbaaa0babb4</gtr:id><gtr:otherNames>Davis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5675fe0f7915f</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>527E6D76-5D8C-4E12-A849-9C86C33B8B9F</gtr:id><gtr:title>Exact comparison of fixed priority and EDF scheduling based on speedup factors for both pre-emptive and non-pre-emptive paradigms</gtr:title><gtr:parentPublicationTitle>Real-Time Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0616939e1aa1dd109a17edbaaa0babb4"><gtr:id>0616939e1aa1dd109a17edbaaa0babb4</gtr:id><gtr:otherNames>Davis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5675fdf44ddd1</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>344B91EF-3851-430D-A508-B43A2641789A</gtr:id><gtr:title>FPSL, FPCL and FPZL schedulability analysis</gtr:title><gtr:parentPublicationTitle>Real-Time Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0616939e1aa1dd109a17edbaaa0babb4"><gtr:id>0616939e1aa1dd109a17edbaaa0babb4</gtr:id><gtr:otherNames>Davis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_55f977977709c8dc</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7CF2A080-550E-41DD-9557-3C32958C2CCB</gtr:id><gtr:title>Improved priority assignment for global fixed priority pre-emptive scheduling in multiprocessor real-time systems</gtr:title><gtr:parentPublicationTitle>Real-Time Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0616939e1aa1dd109a17edbaaa0babb4"><gtr:id>0616939e1aa1dd109a17edbaaa0babb4</gtr:id><gtr:otherNames>Davis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_55f95d95d8c7bd3f</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>914E93BC-4BDE-496F-B832-A367445DDC68</gtr:id><gtr:title>Partitioned EDF scheduling for multiprocessors using a C=D task splitting scheme</gtr:title><gtr:parentPublicationTitle>Real-Time Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/deda955dcd211e5bfa31046739d13beb"><gtr:id>deda955dcd211e5bfa31046739d13beb</gtr:id><gtr:otherNames>Burns A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_55f95d95d8d1c4b0</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>BA36C1ED-143B-4660-A746-F82FD1816FE9</gtr:id><gtr:title>Schedulability analysis for Controller Area Network (CAN) with FIFO queues priority queues and gateways</gtr:title><gtr:parentPublicationTitle>Real-Time Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0616939e1aa1dd109a17edbaaa0babb4"><gtr:id>0616939e1aa1dd109a17edbaaa0babb4</gtr:id><gtr:otherNames>Davis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_55fa9fa9f965fbae</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7E976E43-5426-4C59-8D45-DC9CFE91E4DA</gtr:id><gtr:title>Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems</gtr:title><gtr:parentPublicationTitle>Real-Time Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6d1a93913d3fdd5dc7232db2b65df33b"><gtr:id>6d1a93913d3fdd5dc7232db2b65df33b</gtr:id><gtr:otherNames>Altmeyer S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_55fa9fa9f957d6ff</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4C7D5FE1-64B7-48BB-9094-A2036DCC0FFB</gtr:id><gtr:title>A MARTE subset to enable application-platform co-simulation and schedulability analysis of NoC-based embedded systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e82134b3b090ddf38cf04b661eb74d1b"><gtr:id>e82134b3b090ddf38cf04b661eb74d1b</gtr:id><gtr:otherNames>Indrusiak L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2570-7</gtr:isbn><gtr:outcomeId>doi_53d05c05c34a1a2a</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DC92243A-0EBF-46BD-AA1D-09C694280D34</gtr:id><gtr:title>Explicit reservation of cache memory in a predictable, preemptive multitasking real-time system</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Embedded Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a44cf29cff3d79ef758d6ad0671c611a"><gtr:id>a44cf29cff3d79ef758d6ad0671c611a</gtr:id><gtr:otherNames>Whitham J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>doi_55f9779777147ae8</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>56F56CA8-9C6F-4568-ABDB-E088C2627EC9</gtr:id><gtr:title>A survey of hard real-time scheduling for multiprocessor systems</gtr:title><gtr:parentPublicationTitle>ACM Computing Surveys</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0616939e1aa1dd109a17edbaaa0babb4"><gtr:id>0616939e1aa1dd109a17edbaaa0babb4</gtr:id><gtr:otherNames>Davis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_55f95d95d8dd6131</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>BA599CE4-9233-4033-8055-8E415DFD8B8D</gtr:id><gtr:title>Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e82134b3b090ddf38cf04b661eb74d1b"><gtr:id>e82134b3b090ddf38cf04b661eb74d1b</gtr:id><gtr:otherNames>Indrusiak L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-61284-208-0</gtr:isbn><gtr:outcomeId>doi_53d0570574b7f3a6</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/G055548/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>58B09231-94FB-4A0A-AF2E-EFC5AF751907</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Modelling &amp; simul. of IT sys.</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>