Partition Merge report for chip
Sun Sep 21 13:05:51 2014
Quartus II 64-Bit Version 14.0.1 Build 205 08/13/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Connections to In-System Debugging Instance "auto_signaltap_0"
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Sun Sep 21 13:05:51 2014       ;
; Quartus II 64-Bit Version       ; 14.0.1 Build 205 08/13/2014 SJ Full Version ;
; Revision Name                   ; chip                                        ;
; Top-level Entity Name           ; CHIP                                        ;
; Family                          ; Arria V                                     ;
; Logic utilization (in ALMs)     ; 5,291 / 176,160 ( 3 % )                     ;
; Total registers                 ; 7167                                        ;
; Total pins                      ; 38 / 876 ( 4 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 19,488 / 23,367,680 ( < 1 % )               ;
; Total DSP Blocks                ; 0 / 1,090 ( 0 % )                           ;
; Total HSSI RX PCSs              ; 0 / 30 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 1 / 30 ( 3 % )                              ;
; Total HSSI TX PCSs              ; 0 / 30 ( 0 % )                              ;
; Total HSSI PMA TX Serializers   ; 1 / 30 ( 3 % )                              ;
; Total PLLs                      ; 2 / 44 ( 5 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 100.00% (12277 / 12277)        ; 100.00% (12277 / 12277)       ;       ;
; sld_hub:auto_hub               ; Engaged                ; 96.20% (354 / 368)             ; 91.30% (336 / 368)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 67.15% (2073 / 3087)           ; 65.95% (2036 / 3087)          ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (303 / 303)            ; 100.00% (303 / 303)           ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                      ; Details ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLK_100MHZ                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK_100MHZ~input                                                                                                                                                       ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                 ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_address[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_chipselect                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|altera_merlin_slave_translator:merlin_slave_translator_0|av_begintransfer~0                                                                    ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_chipselect                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|altera_merlin_slave_translator:merlin_slave_translator_0|av_begintransfer~0                                                                    ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_read                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:merlin_slave_translator_0_avalon_universal_slave_0_agent|m0_read~0   ; N/A     ;
; qsys_led:LED_TOP|mm_pipeline_bridge_read                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:merlin_slave_translator_0_avalon_universal_slave_0_agent|m0_read~0   ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_beginbursttransfer ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|altera_merlin_slave_translator:merlin_slave_translator_0|av_begintransfer                                                                      ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_beginbursttransfer ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|altera_merlin_slave_translator:merlin_slave_translator_0|av_begintransfer                                                                      ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_begintransfer      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|altera_merlin_slave_translator:merlin_slave_translator_0|av_begintransfer                                                                      ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_begintransfer      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|altera_merlin_slave_translator:merlin_slave_translator_0|av_begintransfer                                                                      ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_burstcount[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_burstcount[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_burstcount[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_burstcount[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_burstcount[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_burstcount[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_burstcount[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_burstcount[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_chipselect         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|altera_merlin_slave_translator:merlin_slave_translator_0|av_begintransfer~0                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_chipselect         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|altera_merlin_slave_translator:merlin_slave_translator_0|av_begintransfer~0                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_read               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:merlin_slave_translator_0_avalon_universal_slave_0_agent|m0_read~0   ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_read               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:merlin_slave_translator_0_avalon_universal_slave_0_agent|m0_read~0   ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2]                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2]                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3]                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3]                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdata[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdatavalid      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:merlin_master_translator_0_avalon_universal_master_0_agent|av_readdatavalid~0 ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_readdatavalid      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:merlin_master_translator_0_avalon_universal_master_0_agent|av_readdatavalid~0 ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_waitrequest        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:merlin_master_translator_0_avalon_universal_master_0_agent|av_waitrequest     ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_waitrequest        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_led:LED_TOP|qsys_led_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:merlin_master_translator_0_avalon_universal_master_0_agent|av_waitrequest     ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_write              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:merlin_slave_translator_0_avalon_universal_slave_0_agent|m0_write    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_write              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:merlin_slave_translator_0_avalon_universal_slave_0_agent|m0_write    ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]                              ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                               ; N/A     ;
; qsys_system:ETH10G_JTAG|avalon_anti_slave_0_writedata[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                               ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                    ; N/A     ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+---------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                         ; Partition ; Type          ; Location            ; Status                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+---------------------+---------------------------------------------+
; CLK_100MHZ                                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- CLK_100MHZ                                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- CLK_100MHZ~input                                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; DPSW[0]                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- DPSW[0]                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X59_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DPSW[0]~input                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X59_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; DPSW[1]                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- DPSW[1]                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X59_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- DPSW[1]~input                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X59_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; LEDHOST[0]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- LEDHOST[0]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X105_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDHOST[0]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X105_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; LEDHOST[1]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- LEDHOST[1]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X58_Y0_N40    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDHOST[1]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N42   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; LEDHOST[2]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- LEDHOST[2]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X58_Y0_N57    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDHOST[2]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N59   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; LEDHOST[3]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- LEDHOST[3]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X95_Y0_N91    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDHOST[3]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X95_Y0_N93   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; LEDHOST[4]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- LEDHOST[4]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X107_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDHOST[4]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X107_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; LEDHOST[5]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- LEDHOST[5]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X50_Y137_N74  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDHOST[5]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X50_Y137_N76 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; LEDHOST[6]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- LEDHOST[6]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X97_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDHOST[6]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X97_Y0_N36   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; LEDHOST[7]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- LEDHOST[7]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X95_Y0_N57    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDHOST[7]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X95_Y0_N59   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; MDC                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- MDC                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; IOPAD_X161_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- MDC~output                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X161_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; MDIO                                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                 ;                                             ;
;     -- MDIO                                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X167_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- MDIO~output                                                                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X167_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; PBTN[0]                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- PBTN[0]                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- PBTN[0]~input                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; PBTN[1]                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- PBTN[1]                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X62_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- PBTN[1]~input                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X62_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; PBTN[2]                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- PBTN[2]                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X61_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- PBTN[2]~input                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X61_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; REFCLK                                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- REFCLK                                                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- REFCLK~input                                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; RXP_10G_BASE_R                                                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- RXP_10G_BASE_R                                                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- RXP_10G_BASE_R~input                                                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; SFPP_MOD_ABS                                                                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- SFPP_MOD_ABS                                                                                                                                                                                                                                          ; Top       ; Input Pad     ; IOPAD_X161_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SFPP_MOD_ABS~input                                                                                                                                                                                                                                    ; Top       ; Input Buffer  ; IOIBUF_X161_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; SFPP_RATE_SEL[0]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- SFPP_RATE_SEL[0]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X170_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SFPP_RATE_SEL[0]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X170_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; SFPP_RATE_SEL[1]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- SFPP_RATE_SEL[1]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X172_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SFPP_RATE_SEL[1]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X172_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; SFPP_RX_LOS                                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- SFPP_RX_LOS                                                                                                                                                                                                                                           ; Top       ; Input Pad     ; IOPAD_X158_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SFPP_RX_LOS~input                                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; IOIBUF_X158_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; SFPP_TX_DIS                                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- SFPP_TX_DIS                                                                                                                                                                                                                                           ; Top       ; Output Pad    ; IOPAD_X174_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SFPP_TX_DIS~output                                                                                                                                                                                                                                    ; Top       ; Output Buffer ; IOOBUF_X174_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; SFPP_TX_FAULT                                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- SFPP_TX_FAULT                                                                                                                                                                                                                                         ; Top       ; Input Pad     ; IOPAD_X156_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SFPP_TX_FAULT~input                                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; IOIBUF_X156_Y0_N92  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; TXP_10G_BASE_R                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- TXP_10G_BASE_R                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TXP_10G_BASE_R~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced            ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced            ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced            ; Synthesized                                 ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced            ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced            ; Synthesized                                 ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced            ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced            ; Synthesized                                 ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced            ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced            ; Synthesized                                 ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_btn_export[0]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- fpga_btn_export[0]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X48_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_btn_export[0]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X48_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_btn_export[1]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- fpga_btn_export[1]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X45_Y137_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_btn_export[1]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X45_Y137_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_btn_export[2]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- fpga_btn_export[2]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X52_Y137_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_btn_export[2]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X52_Y137_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_btn_export[3]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- fpga_btn_export[3]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X129_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_btn_export[3]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X129_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_btn_export[4]                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- fpga_btn_export[4]                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X61_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_btn_export[4]~input                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X61_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_led_export[0]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- fpga_led_export[0]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X61_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_led_export[0]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X61_Y0_N36   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_led_export[1]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- fpga_led_export[1]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X31_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_led_export[1]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X31_Y0_N36   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_led_export[2]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- fpga_led_export[2]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X32_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_led_export[2]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N36   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_led_export[3]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- fpga_led_export[3]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X31_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_led_export[3]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X31_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; fpga_led_export[4]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- fpga_led_export[4]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X58_Y0_N74    ; Preserved from Post-Fit or Imported Netlist ;
;     -- fpga_led_export[4]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N76   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                          ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; jtag.bp.ETH10G_JTAG_jtag_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                     ; Top       ; Input Port    ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_beginbursttransfer                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_begintransfer                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_burstcount_0_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_burstcount_1_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_burstcount_2_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_burstcount_3_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_chipselect                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_read                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_0_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_10_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_11_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_12_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_13_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_14_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_15_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_16_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_17_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_18_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_19_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_1_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_20_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_21_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_22_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_23_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_24_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_25_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_26_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_27_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_28_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_29_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_2_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_30_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_31_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_3_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_4_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_5_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_6_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_7_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_8_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdata_9_                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_readdatavalid                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_waitrequest                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_write                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_0_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_10_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_11_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_12_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_13_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_14_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_15_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_16_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_17_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_18_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_19_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_1_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_20_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_21_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_22_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_23_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_24_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_25_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_26_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_27_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_28_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_29_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_2_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_30_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_31_                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_3_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_4_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_5_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_6_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_7_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_8_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.ETH10G_JTAG_avalon_anti_slave_0_writedata_9_                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_0_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_10_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_11_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_12_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_13_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_14_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_15_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_16_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_17_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_18_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_19_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_1_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_20_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_21_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_22_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_23_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_24_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_25_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_26_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_27_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_28_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_29_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_2_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_30_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_31_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_3_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_4_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_5_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_6_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_7_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_8_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_address_9_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_chipselect                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; pre_syn.bp.LED_TOP_mm_pipeline_bridge_read                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
; qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion|altera_std_synchronizer:select_synchronizer2|din_s1~1 ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                                                                                                                                                                                              ;           ;               ;                     ;                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+---------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5833                                                                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                                                                                ;
; Combinational ALUT usage for logic          ; 6074                                                                                                                                                                                                                                           ;
;     -- 7 input functions                    ; 85                                                                                                                                                                                                                                             ;
;     -- 6 input functions                    ; 1512                                                                                                                                                                                                                                           ;
;     -- 5 input functions                    ; 1111                                                                                                                                                                                                                                           ;
;     -- 4 input functions                    ; 995                                                                                                                                                                                                                                            ;
;     -- <=3 input functions                  ; 2371                                                                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                                                                                ;
; Dedicated logic registers                   ; 7167                                                                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                                                                                ;
; I/O pins                                    ; 38                                                                                                                                                                                                                                             ;
; Total MLAB memory bits                      ; 0                                                                                                                                                                                                                                              ;
; Total block memory bits                     ; 19488                                                                                                                                                                                                                                          ;
; Total DSP Blocks                            ; 0                                                                                                                                                                                                                                              ;
; Total PLLs                                  ; 4                                                                                                                                                                                                                                              ;
;     -- Channel PLLs                         ; 2                                                                                                                                                                                                                                              ;
;     -- Fractional PLLs                      ; 2                                                                                                                                                                                                                                              ;
;                                             ;                                                                                                                                                                                                                                                ;
; SERDES transmitters                         ; 0 / 148 ( 0 % )                                                                                                                                                                                                                                ;
; SERDES receivers                            ; 0 / 148 ( 0 % )                                                                                                                                                                                                                                ;
; HSSI RX PCSs                                ; 0 / 30 ( 0 % )                                                                                                                                                                                                                                 ;
; HSSI PMA RX Deserializers                   ; 1 / 30 ( 3 % )                                                                                                                                                                                                                                 ;
; HSSI TX PCSs                                ; 0 / 30 ( 0 % )                                                                                                                                                                                                                                 ;
; HSSI PMA TX Serializers                     ; 1 / 30 ( 3 % )                                                                                                                                                                                                                                 ;
; Maximum fan-out node                        ; qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|rx_usr_clk~CLKENA0 ;
; Maximum fan-out                             ; 2387                                                                                                                                                                                                                                           ;
; Total fan-out                               ; 54381                                                                                                                                                                                                                                          ;
; Average fan-out                             ; 3.66                                                                                                                                                                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen|altsyncram:mem_rtl_0|altsyncram_49i1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32    ; None ;
; qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_gearbox_exp:gearbox_exp|altshift_taps:data_in_d0_rtl_0|shift_taps_cnv:auto_generated|altsyncram_f8c1:altsyncram4|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 3            ; 32           ; 3            ; 32           ; 96    ; None ;
; qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 32           ; 80           ; 32           ; 80           ; 2560  ; None ;
; qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_tkp1:auto_generated|altsyncram_ej91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 73           ; 32           ; 73           ; 2336  ; None ;
; qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status|altsyncram:mem_rtl_0|altsyncram_49i1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32    ; None ;
; qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen|altsyncram:mem_rtl_0|altsyncram_eci1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None ;
; qsys_system:ETH10G_JTAG|qsys_system_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6184:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 128          ; 109          ; 128          ; 109          ; 13952 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 14.0.1 Build 205 08/13/2014 SJ Full Version
    Info: Processing started: Sun Sep 21 13:05:29 2014
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off chip -c chip --merge=on --recompile=on
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 251 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 38 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PBTN[1]"
    Warning (15610): No output dependent on input pin "PBTN[2]"
    Warning (15610): No output dependent on input pin "fpga_btn_export[0]"
    Warning (15610): No output dependent on input pin "fpga_btn_export[1]"
    Warning (15610): No output dependent on input pin "fpga_btn_export[2]"
    Warning (15610): No output dependent on input pin "fpga_btn_export[3]"
Info (21057): Implemented 11226 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 20 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 11037 logic cells
    Info (21064): Implemented 118 RAM segments
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1069 megabytes
    Info: Processing ended: Sun Sep 21 13:05:53 2014
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:20


