
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity exercise3 is
port( A_1, A_2, B_1, B_2, D_1 : in std_logic;
E_out: out std_logic);
end exercise3;

architecture Behavioral of exercise3 is

begin
E_out <= (A_1 AND A_2) OR (B_1 OR B_2) OR (B_2 AND (NOT(D_1)));

end Behavioral;
