// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/13/2024 17:30:53"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SHIFTER (
	N,
	\OUTPUT ,
	\INPUT ,
	MIR,
	Z);
output 	N;
output 	[31:0] \OUTPUT ;
input 	[31:0] \INPUT ;
input 	[35:0] MIR;
output 	Z;

// Design Ports Information
// N	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[31]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[30]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[29]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[28]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[27]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[26]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[25]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[24]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[23]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[22]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[21]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[20]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[19]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[17]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[16]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[15]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[14]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[13]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[12]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[11]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[10]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[9]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[8]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[7]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[6]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[5]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[4]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[3]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[2]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[1]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[0]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[34]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[33]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[32]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[31]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[30]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[29]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[28]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[27]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[26]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[25]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[24]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[21]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[20]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[19]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[18]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[17]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[16]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[15]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[14]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[13]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[12]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[11]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[10]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[9]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[8]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[7]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[6]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[4]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[3]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[2]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[0]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Z	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INPUT[31]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[23]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[23]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[22]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[30]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[22]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[29]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[21]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[28]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[20]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[27]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[19]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[26]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[18]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[25]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[17]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[24]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[16]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[15]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[14]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[13]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[11]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[10]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[9]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[8]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[7]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[5]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[4]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[3]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[1]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[0]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst10~3_combout ;
wire \inst10~6_combout ;
wire \inst1[31]~0_combout ;
wire \inst1[30]~1_combout ;
wire \inst1[29]~2_combout ;
wire \inst1[28]~3_combout ;
wire \inst1[27]~4_combout ;
wire \inst1[26]~5_combout ;
wire \inst1[25]~6_combout ;
wire \inst1[24]~7_combout ;
wire \inst1[23]~8_combout ;
wire \inst1[22]~9_combout ;
wire \inst1[21]~10_combout ;
wire \inst1[20]~11_combout ;
wire \inst1[19]~12_combout ;
wire \inst1[18]~13_combout ;
wire \inst1[17]~14_combout ;
wire \inst1[16]~15_combout ;
wire \inst1[15]~16_combout ;
wire \inst1[14]~17_combout ;
wire \inst1[13]~18_combout ;
wire \inst1[12]~19_combout ;
wire \inst1[11]~20_combout ;
wire \inst1[10]~21_combout ;
wire \inst1[9]~22_combout ;
wire \inst1[8]~23_combout ;
wire \inst10~5_combout ;
wire \inst10~7_combout ;
wire \inst10~0_combout ;
wire \inst10~1_combout ;
wire \inst10~2_combout ;
wire \inst10~4_combout ;
wire \inst10~8_combout ;
wire \inst10~9_combout ;
wire \inst10~10_combout ;
wire [35:0] \MIR~combout ;
wire [31:0] \INPUT~combout ;
wire [31:0] inst1;


// Location: LCCOMB_X13_Y2_N10
cycloneii_lcell_comb \inst10~3 (
// Equation(s):
// \inst10~3_combout  = (!inst1[16] & (!inst1[17] & (!inst1[18] & !inst1[15])))

	.dataa(inst1[16]),
	.datab(inst1[17]),
	.datac(inst1[18]),
	.datad(inst1[15]),
	.cin(gnd),
	.combout(\inst10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~3 .lut_mask = 16'h0001;
defparam \inst10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N12
cycloneii_lcell_comb \inst10~6 (
// Equation(s):
// \inst10~6_combout  = (!inst1[7] & (!inst1[8] & !inst1[6]))

	.dataa(vcc),
	.datab(inst1[7]),
	.datac(inst1[8]),
	.datad(inst1[6]),
	.cin(gnd),
	.combout(\inst10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~6 .lut_mask = 16'h0003;
defparam \inst10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "input";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [31]));
// synopsys translate_off
defparam \INPUT[31]~I .input_async_reset = "none";
defparam \INPUT[31]~I .input_power_up = "low";
defparam \INPUT[31]~I .input_register_mode = "none";
defparam \INPUT[31]~I .input_sync_reset = "none";
defparam \INPUT[31]~I .oe_async_reset = "none";
defparam \INPUT[31]~I .oe_power_up = "low";
defparam \INPUT[31]~I .oe_register_mode = "none";
defparam \INPUT[31]~I .oe_sync_reset = "none";
defparam \INPUT[31]~I .operation_mode = "input";
defparam \INPUT[31]~I .output_async_reset = "none";
defparam \INPUT[31]~I .output_power_up = "low";
defparam \INPUT[31]~I .output_register_mode = "none";
defparam \INPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [23]));
// synopsys translate_off
defparam \INPUT[23]~I .input_async_reset = "none";
defparam \INPUT[23]~I .input_power_up = "low";
defparam \INPUT[23]~I .input_register_mode = "none";
defparam \INPUT[23]~I .input_sync_reset = "none";
defparam \INPUT[23]~I .oe_async_reset = "none";
defparam \INPUT[23]~I .oe_power_up = "low";
defparam \INPUT[23]~I .oe_register_mode = "none";
defparam \INPUT[23]~I .oe_sync_reset = "none";
defparam \INPUT[23]~I .operation_mode = "input";
defparam \INPUT[23]~I .output_async_reset = "none";
defparam \INPUT[23]~I .output_power_up = "low";
defparam \INPUT[23]~I .output_register_mode = "none";
defparam \INPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "input";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N24
cycloneii_lcell_comb \inst1[31]~0 (
// Equation(s):
// \inst1[31]~0_combout  = (\MIR~combout [23] & (!\MIR~combout [22] & ((\INPUT~combout [31]) # (\INPUT~combout [23])))) # (!\MIR~combout [23] & (\INPUT~combout [31]))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [31]),
	.datac(\INPUT~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[31]~0 .lut_mask = 16'h44EC;
defparam \inst1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [30]));
// synopsys translate_off
defparam \INPUT[30]~I .input_async_reset = "none";
defparam \INPUT[30]~I .input_power_up = "low";
defparam \INPUT[30]~I .input_register_mode = "none";
defparam \INPUT[30]~I .input_sync_reset = "none";
defparam \INPUT[30]~I .oe_async_reset = "none";
defparam \INPUT[30]~I .oe_power_up = "low";
defparam \INPUT[30]~I .oe_register_mode = "none";
defparam \INPUT[30]~I .oe_sync_reset = "none";
defparam \INPUT[30]~I .operation_mode = "input";
defparam \INPUT[30]~I .output_async_reset = "none";
defparam \INPUT[30]~I .output_power_up = "low";
defparam \INPUT[30]~I .output_register_mode = "none";
defparam \INPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [22]));
// synopsys translate_off
defparam \INPUT[22]~I .input_async_reset = "none";
defparam \INPUT[22]~I .input_power_up = "low";
defparam \INPUT[22]~I .input_register_mode = "none";
defparam \INPUT[22]~I .input_sync_reset = "none";
defparam \INPUT[22]~I .oe_async_reset = "none";
defparam \INPUT[22]~I .oe_power_up = "low";
defparam \INPUT[22]~I .oe_register_mode = "none";
defparam \INPUT[22]~I .oe_sync_reset = "none";
defparam \INPUT[22]~I .operation_mode = "input";
defparam \INPUT[22]~I .output_async_reset = "none";
defparam \INPUT[22]~I .output_power_up = "low";
defparam \INPUT[22]~I .output_register_mode = "none";
defparam \INPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N10
cycloneii_lcell_comb \inst1[30]~1 (
// Equation(s):
// \inst1[30]~1_combout  = (\MIR~combout [23] & (!\MIR~combout [22] & ((\INPUT~combout [30]) # (\INPUT~combout [22])))) # (!\MIR~combout [23] & (\INPUT~combout [30]))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [30]),
	.datac(\INPUT~combout [22]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[30]~1 .lut_mask = 16'h44EC;
defparam \inst1[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N12
cycloneii_lcell_comb \inst1[30] (
// Equation(s):
// inst1[30] = (\inst1[30]~1_combout ) # ((!\MIR~combout [23] & (\INPUT~combout [31] & \MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [31]),
	.datac(\inst1[30]~1_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[30]),
	.cout());
// synopsys translate_off
defparam \inst1[30] .lut_mask = 16'hF4F0;
defparam \inst1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [29]));
// synopsys translate_off
defparam \INPUT[29]~I .input_async_reset = "none";
defparam \INPUT[29]~I .input_power_up = "low";
defparam \INPUT[29]~I .input_register_mode = "none";
defparam \INPUT[29]~I .input_sync_reset = "none";
defparam \INPUT[29]~I .oe_async_reset = "none";
defparam \INPUT[29]~I .oe_power_up = "low";
defparam \INPUT[29]~I .oe_register_mode = "none";
defparam \INPUT[29]~I .oe_sync_reset = "none";
defparam \INPUT[29]~I .operation_mode = "input";
defparam \INPUT[29]~I .output_async_reset = "none";
defparam \INPUT[29]~I .output_power_up = "low";
defparam \INPUT[29]~I .output_register_mode = "none";
defparam \INPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N30
cycloneii_lcell_comb \inst1[29]~2 (
// Equation(s):
// \inst1[29]~2_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [29]) # (\INPUT~combout [30])))) # (!\MIR~combout [22] & (((\INPUT~combout [29]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [29]),
	.datac(\INPUT~combout [30]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[29]~2 .lut_mask = 16'h54CC;
defparam \inst1[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [21]));
// synopsys translate_off
defparam \INPUT[21]~I .input_async_reset = "none";
defparam \INPUT[21]~I .input_power_up = "low";
defparam \INPUT[21]~I .input_register_mode = "none";
defparam \INPUT[21]~I .input_sync_reset = "none";
defparam \INPUT[21]~I .oe_async_reset = "none";
defparam \INPUT[21]~I .oe_power_up = "low";
defparam \INPUT[21]~I .oe_register_mode = "none";
defparam \INPUT[21]~I .oe_sync_reset = "none";
defparam \INPUT[21]~I .operation_mode = "input";
defparam \INPUT[21]~I .output_async_reset = "none";
defparam \INPUT[21]~I .output_power_up = "low";
defparam \INPUT[21]~I .output_register_mode = "none";
defparam \INPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N0
cycloneii_lcell_comb \inst1[29] (
// Equation(s):
// inst1[29] = (\inst1[29]~2_combout ) # ((\MIR~combout [23] & (\INPUT~combout [21] & !\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\inst1[29]~2_combout ),
	.datac(\INPUT~combout [21]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[29]),
	.cout());
// synopsys translate_off
defparam \inst1[29] .lut_mask = 16'hCCEC;
defparam \inst1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [28]));
// synopsys translate_off
defparam \INPUT[28]~I .input_async_reset = "none";
defparam \INPUT[28]~I .input_power_up = "low";
defparam \INPUT[28]~I .input_register_mode = "none";
defparam \INPUT[28]~I .input_sync_reset = "none";
defparam \INPUT[28]~I .oe_async_reset = "none";
defparam \INPUT[28]~I .oe_power_up = "low";
defparam \INPUT[28]~I .oe_register_mode = "none";
defparam \INPUT[28]~I .oe_sync_reset = "none";
defparam \INPUT[28]~I .operation_mode = "input";
defparam \INPUT[28]~I .output_async_reset = "none";
defparam \INPUT[28]~I .output_power_up = "low";
defparam \INPUT[28]~I .output_register_mode = "none";
defparam \INPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N26
cycloneii_lcell_comb \inst1[28]~3 (
// Equation(s):
// \inst1[28]~3_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [29]) # (\INPUT~combout [28])))) # (!\MIR~combout [22] & (((\INPUT~combout [28]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [29]),
	.datac(\INPUT~combout [28]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[28]~3 .lut_mask = 16'h54F0;
defparam \inst1[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [20]));
// synopsys translate_off
defparam \INPUT[20]~I .input_async_reset = "none";
defparam \INPUT[20]~I .input_power_up = "low";
defparam \INPUT[20]~I .input_register_mode = "none";
defparam \INPUT[20]~I .input_sync_reset = "none";
defparam \INPUT[20]~I .oe_async_reset = "none";
defparam \INPUT[20]~I .oe_power_up = "low";
defparam \INPUT[20]~I .oe_register_mode = "none";
defparam \INPUT[20]~I .oe_sync_reset = "none";
defparam \INPUT[20]~I .operation_mode = "input";
defparam \INPUT[20]~I .output_async_reset = "none";
defparam \INPUT[20]~I .output_power_up = "low";
defparam \INPUT[20]~I .output_register_mode = "none";
defparam \INPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N20
cycloneii_lcell_comb \inst1[28] (
// Equation(s):
// inst1[28] = (\inst1[28]~3_combout ) # ((\MIR~combout [23] & (\INPUT~combout [20] & !\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\inst1[28]~3_combout ),
	.datac(\INPUT~combout [20]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[28]),
	.cout());
// synopsys translate_off
defparam \inst1[28] .lut_mask = 16'hCCEC;
defparam \inst1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N22
cycloneii_lcell_comb \inst1[27]~4 (
// Equation(s):
// \inst1[27]~4_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [27]) # (\INPUT~combout [28])))) # (!\MIR~combout [22] & (\INPUT~combout [27]))

	.dataa(\INPUT~combout [27]),
	.datab(\MIR~combout [22]),
	.datac(\INPUT~combout [28]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst1[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[27]~4 .lut_mask = 16'h22EA;
defparam \inst1[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [19]));
// synopsys translate_off
defparam \INPUT[19]~I .input_async_reset = "none";
defparam \INPUT[19]~I .input_power_up = "low";
defparam \INPUT[19]~I .input_register_mode = "none";
defparam \INPUT[19]~I .input_sync_reset = "none";
defparam \INPUT[19]~I .oe_async_reset = "none";
defparam \INPUT[19]~I .oe_power_up = "low";
defparam \INPUT[19]~I .oe_register_mode = "none";
defparam \INPUT[19]~I .oe_sync_reset = "none";
defparam \INPUT[19]~I .operation_mode = "input";
defparam \INPUT[19]~I .output_async_reset = "none";
defparam \INPUT[19]~I .output_power_up = "low";
defparam \INPUT[19]~I .output_register_mode = "none";
defparam \INPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N8
cycloneii_lcell_comb \inst1[27] (
// Equation(s):
// inst1[27] = (\inst1[27]~4_combout ) # ((\MIR~combout [23] & (!\MIR~combout [22] & \INPUT~combout [19])))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\inst1[27]~4_combout ),
	.datad(\INPUT~combout [19]),
	.cin(gnd),
	.combout(inst1[27]),
	.cout());
// synopsys translate_off
defparam \inst1[27] .lut_mask = 16'hF2F0;
defparam \inst1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [27]));
// synopsys translate_off
defparam \INPUT[27]~I .input_async_reset = "none";
defparam \INPUT[27]~I .input_power_up = "low";
defparam \INPUT[27]~I .input_register_mode = "none";
defparam \INPUT[27]~I .input_sync_reset = "none";
defparam \INPUT[27]~I .oe_async_reset = "none";
defparam \INPUT[27]~I .oe_power_up = "low";
defparam \INPUT[27]~I .oe_register_mode = "none";
defparam \INPUT[27]~I .oe_sync_reset = "none";
defparam \INPUT[27]~I .operation_mode = "input";
defparam \INPUT[27]~I .output_async_reset = "none";
defparam \INPUT[27]~I .output_power_up = "low";
defparam \INPUT[27]~I .output_register_mode = "none";
defparam \INPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N0
cycloneii_lcell_comb \inst1[26]~5 (
// Equation(s):
// \inst1[26]~5_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [26]) # (\INPUT~combout [27])))) # (!\MIR~combout [22] & (\INPUT~combout [26]))

	.dataa(\INPUT~combout [26]),
	.datab(\INPUT~combout [27]),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[26]~5 .lut_mask = 16'h0EAA;
defparam \inst1[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [18]));
// synopsys translate_off
defparam \INPUT[18]~I .input_async_reset = "none";
defparam \INPUT[18]~I .input_power_up = "low";
defparam \INPUT[18]~I .input_register_mode = "none";
defparam \INPUT[18]~I .input_sync_reset = "none";
defparam \INPUT[18]~I .oe_async_reset = "none";
defparam \INPUT[18]~I .oe_power_up = "low";
defparam \INPUT[18]~I .oe_register_mode = "none";
defparam \INPUT[18]~I .oe_sync_reset = "none";
defparam \INPUT[18]~I .operation_mode = "input";
defparam \INPUT[18]~I .output_async_reset = "none";
defparam \INPUT[18]~I .output_power_up = "low";
defparam \INPUT[18]~I .output_register_mode = "none";
defparam \INPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N26
cycloneii_lcell_comb \inst1[26] (
// Equation(s):
// inst1[26] = (\inst1[26]~5_combout ) # ((\MIR~combout [23] & (\INPUT~combout [18] & !\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\inst1[26]~5_combout ),
	.datac(\INPUT~combout [18]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[26]),
	.cout());
// synopsys translate_off
defparam \inst1[26] .lut_mask = 16'hCCEC;
defparam \inst1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [26]));
// synopsys translate_off
defparam \INPUT[26]~I .input_async_reset = "none";
defparam \INPUT[26]~I .input_power_up = "low";
defparam \INPUT[26]~I .input_register_mode = "none";
defparam \INPUT[26]~I .input_sync_reset = "none";
defparam \INPUT[26]~I .oe_async_reset = "none";
defparam \INPUT[26]~I .oe_power_up = "low";
defparam \INPUT[26]~I .oe_register_mode = "none";
defparam \INPUT[26]~I .oe_sync_reset = "none";
defparam \INPUT[26]~I .operation_mode = "input";
defparam \INPUT[26]~I .output_async_reset = "none";
defparam \INPUT[26]~I .output_power_up = "low";
defparam \INPUT[26]~I .output_register_mode = "none";
defparam \INPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N28
cycloneii_lcell_comb \inst1[25]~6 (
// Equation(s):
// \inst1[25]~6_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [25]) # (\INPUT~combout [26])))) # (!\MIR~combout [22] & (\INPUT~combout [25]))

	.dataa(\INPUT~combout [25]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\INPUT~combout [26]),
	.cin(gnd),
	.combout(\inst1[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[25]~6 .lut_mask = 16'h2E2A;
defparam \inst1[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [17]));
// synopsys translate_off
defparam \INPUT[17]~I .input_async_reset = "none";
defparam \INPUT[17]~I .input_power_up = "low";
defparam \INPUT[17]~I .input_register_mode = "none";
defparam \INPUT[17]~I .input_sync_reset = "none";
defparam \INPUT[17]~I .oe_async_reset = "none";
defparam \INPUT[17]~I .oe_power_up = "low";
defparam \INPUT[17]~I .oe_register_mode = "none";
defparam \INPUT[17]~I .oe_sync_reset = "none";
defparam \INPUT[17]~I .operation_mode = "input";
defparam \INPUT[17]~I .output_async_reset = "none";
defparam \INPUT[17]~I .output_power_up = "low";
defparam \INPUT[17]~I .output_register_mode = "none";
defparam \INPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N14
cycloneii_lcell_comb \inst1[25] (
// Equation(s):
// inst1[25] = (\inst1[25]~6_combout ) # ((\MIR~combout [23] & (\INPUT~combout [17] & !\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\inst1[25]~6_combout ),
	.datac(\INPUT~combout [17]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[25]),
	.cout());
// synopsys translate_off
defparam \inst1[25] .lut_mask = 16'hCCEC;
defparam \inst1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [16]));
// synopsys translate_off
defparam \INPUT[16]~I .input_async_reset = "none";
defparam \INPUT[16]~I .input_power_up = "low";
defparam \INPUT[16]~I .input_register_mode = "none";
defparam \INPUT[16]~I .input_sync_reset = "none";
defparam \INPUT[16]~I .oe_async_reset = "none";
defparam \INPUT[16]~I .oe_power_up = "low";
defparam \INPUT[16]~I .oe_register_mode = "none";
defparam \INPUT[16]~I .oe_sync_reset = "none";
defparam \INPUT[16]~I .operation_mode = "input";
defparam \INPUT[16]~I .output_async_reset = "none";
defparam \INPUT[16]~I .output_power_up = "low";
defparam \INPUT[16]~I .output_register_mode = "none";
defparam \INPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [24]));
// synopsys translate_off
defparam \INPUT[24]~I .input_async_reset = "none";
defparam \INPUT[24]~I .input_power_up = "low";
defparam \INPUT[24]~I .input_register_mode = "none";
defparam \INPUT[24]~I .input_sync_reset = "none";
defparam \INPUT[24]~I .oe_async_reset = "none";
defparam \INPUT[24]~I .oe_power_up = "low";
defparam \INPUT[24]~I .oe_register_mode = "none";
defparam \INPUT[24]~I .oe_sync_reset = "none";
defparam \INPUT[24]~I .operation_mode = "input";
defparam \INPUT[24]~I .output_async_reset = "none";
defparam \INPUT[24]~I .output_power_up = "low";
defparam \INPUT[24]~I .output_register_mode = "none";
defparam \INPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [25]));
// synopsys translate_off
defparam \INPUT[25]~I .input_async_reset = "none";
defparam \INPUT[25]~I .input_power_up = "low";
defparam \INPUT[25]~I .input_register_mode = "none";
defparam \INPUT[25]~I .input_sync_reset = "none";
defparam \INPUT[25]~I .oe_async_reset = "none";
defparam \INPUT[25]~I .oe_power_up = "low";
defparam \INPUT[25]~I .oe_register_mode = "none";
defparam \INPUT[25]~I .oe_sync_reset = "none";
defparam \INPUT[25]~I .operation_mode = "input";
defparam \INPUT[25]~I .output_async_reset = "none";
defparam \INPUT[25]~I .output_power_up = "low";
defparam \INPUT[25]~I .output_register_mode = "none";
defparam \INPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N16
cycloneii_lcell_comb \inst1[24]~7 (
// Equation(s):
// \inst1[24]~7_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [24]) # (\INPUT~combout [25])))) # (!\MIR~combout [22] & (((\INPUT~combout [24]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [24]),
	.datac(\INPUT~combout [25]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[24]~7 .lut_mask = 16'h54CC;
defparam \inst1[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N2
cycloneii_lcell_comb \inst1[24] (
// Equation(s):
// inst1[24] = (\inst1[24]~7_combout ) # ((\MIR~combout [23] & (\INPUT~combout [16] & !\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [16]),
	.datac(\inst1[24]~7_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[24]),
	.cout());
// synopsys translate_off
defparam \inst1[24] .lut_mask = 16'hF0F8;
defparam \inst1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [15]));
// synopsys translate_off
defparam \INPUT[15]~I .input_async_reset = "none";
defparam \INPUT[15]~I .input_power_up = "low";
defparam \INPUT[15]~I .input_register_mode = "none";
defparam \INPUT[15]~I .input_sync_reset = "none";
defparam \INPUT[15]~I .oe_async_reset = "none";
defparam \INPUT[15]~I .oe_power_up = "low";
defparam \INPUT[15]~I .oe_register_mode = "none";
defparam \INPUT[15]~I .oe_sync_reset = "none";
defparam \INPUT[15]~I .operation_mode = "input";
defparam \INPUT[15]~I .output_async_reset = "none";
defparam \INPUT[15]~I .output_power_up = "low";
defparam \INPUT[15]~I .output_register_mode = "none";
defparam \INPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N4
cycloneii_lcell_comb \inst1[23]~8 (
// Equation(s):
// \inst1[23]~8_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [23]) # (\INPUT~combout [24])))) # (!\MIR~combout [22] & (\INPUT~combout [23]))

	.dataa(\INPUT~combout [23]),
	.datab(\INPUT~combout [24]),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[23]~8 .lut_mask = 16'h0EAA;
defparam \inst1[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N6
cycloneii_lcell_comb \inst1[23] (
// Equation(s):
// inst1[23] = (\inst1[23]~8_combout ) # ((\INPUT~combout [15] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [15]),
	.datab(\inst1[23]~8_combout ),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[23]),
	.cout());
// synopsys translate_off
defparam \inst1[23] .lut_mask = 16'hCCEC;
defparam \inst1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [14]));
// synopsys translate_off
defparam \INPUT[14]~I .input_async_reset = "none";
defparam \INPUT[14]~I .input_power_up = "low";
defparam \INPUT[14]~I .input_register_mode = "none";
defparam \INPUT[14]~I .input_sync_reset = "none";
defparam \INPUT[14]~I .oe_async_reset = "none";
defparam \INPUT[14]~I .oe_power_up = "low";
defparam \INPUT[14]~I .oe_register_mode = "none";
defparam \INPUT[14]~I .oe_sync_reset = "none";
defparam \INPUT[14]~I .operation_mode = "input";
defparam \INPUT[14]~I .output_async_reset = "none";
defparam \INPUT[14]~I .output_power_up = "low";
defparam \INPUT[14]~I .output_register_mode = "none";
defparam \INPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N18
cycloneii_lcell_comb \inst1[22]~9 (
// Equation(s):
// \inst1[22]~9_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [22]) # (\INPUT~combout [23])))) # (!\MIR~combout [22] & (((\INPUT~combout [22]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [22]),
	.datac(\INPUT~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[22]~9 .lut_mask = 16'h54CC;
defparam \inst1[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N16
cycloneii_lcell_comb \inst1[22] (
// Equation(s):
// inst1[22] = (\inst1[22]~9_combout ) # ((\INPUT~combout [14] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [14]),
	.datab(\MIR~combout [23]),
	.datac(\inst1[22]~9_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[22]),
	.cout());
// synopsys translate_off
defparam \inst1[22] .lut_mask = 16'hF0F8;
defparam \inst1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N28
cycloneii_lcell_comb \inst1[21]~10 (
// Equation(s):
// \inst1[21]~10_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [22]) # (\INPUT~combout [21])))) # (!\MIR~combout [22] & (((\INPUT~combout [21]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [22]),
	.datac(\INPUT~combout [21]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[21]~10 .lut_mask = 16'h54F0;
defparam \inst1[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [13]));
// synopsys translate_off
defparam \INPUT[13]~I .input_async_reset = "none";
defparam \INPUT[13]~I .input_power_up = "low";
defparam \INPUT[13]~I .input_register_mode = "none";
defparam \INPUT[13]~I .input_sync_reset = "none";
defparam \INPUT[13]~I .oe_async_reset = "none";
defparam \INPUT[13]~I .oe_power_up = "low";
defparam \INPUT[13]~I .oe_register_mode = "none";
defparam \INPUT[13]~I .oe_sync_reset = "none";
defparam \INPUT[13]~I .operation_mode = "input";
defparam \INPUT[13]~I .output_async_reset = "none";
defparam \INPUT[13]~I .output_power_up = "low";
defparam \INPUT[13]~I .output_register_mode = "none";
defparam \INPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N2
cycloneii_lcell_comb \inst1[21] (
// Equation(s):
// inst1[21] = (\inst1[21]~10_combout ) # ((\MIR~combout [23] & (\INPUT~combout [13] & !\MIR~combout [22])))

	.dataa(\inst1[21]~10_combout ),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [13]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[21]),
	.cout());
// synopsys translate_off
defparam \inst1[21] .lut_mask = 16'hAAEA;
defparam \inst1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N6
cycloneii_lcell_comb \inst1[20]~11 (
// Equation(s):
// \inst1[20]~11_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [20]) # (\INPUT~combout [21])))) # (!\MIR~combout [22] & (((\INPUT~combout [20]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [20]),
	.datac(\INPUT~combout [21]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[20]~11 .lut_mask = 16'h54CC;
defparam \inst1[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [12]));
// synopsys translate_off
defparam \INPUT[12]~I .input_async_reset = "none";
defparam \INPUT[12]~I .input_power_up = "low";
defparam \INPUT[12]~I .input_register_mode = "none";
defparam \INPUT[12]~I .input_sync_reset = "none";
defparam \INPUT[12]~I .oe_async_reset = "none";
defparam \INPUT[12]~I .oe_power_up = "low";
defparam \INPUT[12]~I .oe_register_mode = "none";
defparam \INPUT[12]~I .oe_sync_reset = "none";
defparam \INPUT[12]~I .operation_mode = "input";
defparam \INPUT[12]~I .output_async_reset = "none";
defparam \INPUT[12]~I .output_power_up = "low";
defparam \INPUT[12]~I .output_register_mode = "none";
defparam \INPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N20
cycloneii_lcell_comb \inst1[20] (
// Equation(s):
// inst1[20] = (\inst1[20]~11_combout ) # ((\MIR~combout [23] & (\INPUT~combout [12] & !\MIR~combout [22])))

	.dataa(\inst1[20]~11_combout ),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [12]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[20]),
	.cout());
// synopsys translate_off
defparam \inst1[20] .lut_mask = 16'hAAEA;
defparam \inst1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [11]));
// synopsys translate_off
defparam \INPUT[11]~I .input_async_reset = "none";
defparam \INPUT[11]~I .input_power_up = "low";
defparam \INPUT[11]~I .input_register_mode = "none";
defparam \INPUT[11]~I .input_sync_reset = "none";
defparam \INPUT[11]~I .oe_async_reset = "none";
defparam \INPUT[11]~I .oe_power_up = "low";
defparam \INPUT[11]~I .oe_register_mode = "none";
defparam \INPUT[11]~I .oe_sync_reset = "none";
defparam \INPUT[11]~I .operation_mode = "input";
defparam \INPUT[11]~I .output_async_reset = "none";
defparam \INPUT[11]~I .output_power_up = "low";
defparam \INPUT[11]~I .output_register_mode = "none";
defparam \INPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N16
cycloneii_lcell_comb \inst1[19]~12 (
// Equation(s):
// \inst1[19]~12_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [20]) # (\INPUT~combout [19])))) # (!\MIR~combout [22] & (((\INPUT~combout [19]))))

	.dataa(\MIR~combout [23]),
	.datab(\MIR~combout [22]),
	.datac(\INPUT~combout [20]),
	.datad(\INPUT~combout [19]),
	.cin(gnd),
	.combout(\inst1[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[19]~12 .lut_mask = 16'h7740;
defparam \inst1[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N14
cycloneii_lcell_comb \inst1[19] (
// Equation(s):
// inst1[19] = (\inst1[19]~12_combout ) # ((\INPUT~combout [11] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [11]),
	.datab(\MIR~combout [23]),
	.datac(\inst1[19]~12_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[19]),
	.cout());
// synopsys translate_off
defparam \inst1[19] .lut_mask = 16'hF0F8;
defparam \inst1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N2
cycloneii_lcell_comb \inst1[18]~13 (
// Equation(s):
// \inst1[18]~13_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [19]) # (\INPUT~combout [18])))) # (!\MIR~combout [22] & (((\INPUT~combout [18]))))

	.dataa(\INPUT~combout [19]),
	.datab(\MIR~combout [22]),
	.datac(\INPUT~combout [18]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(\inst1[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[18]~13 .lut_mask = 16'h30F8;
defparam \inst1[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [10]));
// synopsys translate_off
defparam \INPUT[10]~I .input_async_reset = "none";
defparam \INPUT[10]~I .input_power_up = "low";
defparam \INPUT[10]~I .input_register_mode = "none";
defparam \INPUT[10]~I .input_sync_reset = "none";
defparam \INPUT[10]~I .oe_async_reset = "none";
defparam \INPUT[10]~I .oe_power_up = "low";
defparam \INPUT[10]~I .oe_register_mode = "none";
defparam \INPUT[10]~I .oe_sync_reset = "none";
defparam \INPUT[10]~I .operation_mode = "input";
defparam \INPUT[10]~I .output_async_reset = "none";
defparam \INPUT[10]~I .output_power_up = "low";
defparam \INPUT[10]~I .output_register_mode = "none";
defparam \INPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N4
cycloneii_lcell_comb \inst1[18] (
// Equation(s):
// inst1[18] = (\inst1[18]~13_combout ) # ((\MIR~combout [23] & (\INPUT~combout [10] & !\MIR~combout [22])))

	.dataa(\MIR~combout [23]),
	.datab(\inst1[18]~13_combout ),
	.datac(\INPUT~combout [10]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[18]),
	.cout());
// synopsys translate_off
defparam \inst1[18] .lut_mask = 16'hCCEC;
defparam \inst1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [9]));
// synopsys translate_off
defparam \INPUT[9]~I .input_async_reset = "none";
defparam \INPUT[9]~I .input_power_up = "low";
defparam \INPUT[9]~I .input_register_mode = "none";
defparam \INPUT[9]~I .input_sync_reset = "none";
defparam \INPUT[9]~I .oe_async_reset = "none";
defparam \INPUT[9]~I .oe_power_up = "low";
defparam \INPUT[9]~I .oe_register_mode = "none";
defparam \INPUT[9]~I .oe_sync_reset = "none";
defparam \INPUT[9]~I .operation_mode = "input";
defparam \INPUT[9]~I .output_async_reset = "none";
defparam \INPUT[9]~I .output_power_up = "low";
defparam \INPUT[9]~I .output_register_mode = "none";
defparam \INPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N8
cycloneii_lcell_comb \inst1[17]~14 (
// Equation(s):
// \inst1[17]~14_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [17]) # (\INPUT~combout [18])))) # (!\MIR~combout [22] & (((\INPUT~combout [17]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [17]),
	.datac(\INPUT~combout [18]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[17]~14 .lut_mask = 16'h54CC;
defparam \inst1[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N18
cycloneii_lcell_comb \inst1[17] (
// Equation(s):
// inst1[17] = (\inst1[17]~14_combout ) # ((\INPUT~combout [9] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [9]),
	.datab(\inst1[17]~14_combout ),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[17]),
	.cout());
// synopsys translate_off
defparam \inst1[17] .lut_mask = 16'hCCEC;
defparam \inst1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [8]));
// synopsys translate_off
defparam \INPUT[8]~I .input_async_reset = "none";
defparam \INPUT[8]~I .input_power_up = "low";
defparam \INPUT[8]~I .input_register_mode = "none";
defparam \INPUT[8]~I .input_sync_reset = "none";
defparam \INPUT[8]~I .oe_async_reset = "none";
defparam \INPUT[8]~I .oe_power_up = "low";
defparam \INPUT[8]~I .oe_register_mode = "none";
defparam \INPUT[8]~I .oe_sync_reset = "none";
defparam \INPUT[8]~I .operation_mode = "input";
defparam \INPUT[8]~I .output_async_reset = "none";
defparam \INPUT[8]~I .output_power_up = "low";
defparam \INPUT[8]~I .output_register_mode = "none";
defparam \INPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N12
cycloneii_lcell_comb \inst1[16]~15 (
// Equation(s):
// \inst1[16]~15_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [17]) # (\INPUT~combout [16])))) # (!\MIR~combout [22] & (((\INPUT~combout [16]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [17]),
	.datac(\INPUT~combout [16]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[16]~15 .lut_mask = 16'h54F0;
defparam \inst1[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N22
cycloneii_lcell_comb \inst1[16] (
// Equation(s):
// inst1[16] = (\inst1[16]~15_combout ) # ((\INPUT~combout [8] & (!\MIR~combout [22] & \MIR~combout [23])))

	.dataa(\INPUT~combout [8]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\inst1[16]~15_combout ),
	.cin(gnd),
	.combout(inst1[16]),
	.cout());
// synopsys translate_off
defparam \inst1[16] .lut_mask = 16'hFF20;
defparam \inst1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [7]));
// synopsys translate_off
defparam \INPUT[7]~I .input_async_reset = "none";
defparam \INPUT[7]~I .input_power_up = "low";
defparam \INPUT[7]~I .input_register_mode = "none";
defparam \INPUT[7]~I .input_sync_reset = "none";
defparam \INPUT[7]~I .oe_async_reset = "none";
defparam \INPUT[7]~I .oe_power_up = "low";
defparam \INPUT[7]~I .oe_register_mode = "none";
defparam \INPUT[7]~I .oe_sync_reset = "none";
defparam \INPUT[7]~I .operation_mode = "input";
defparam \INPUT[7]~I .output_async_reset = "none";
defparam \INPUT[7]~I .output_power_up = "low";
defparam \INPUT[7]~I .output_register_mode = "none";
defparam \INPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N8
cycloneii_lcell_comb \inst1[15]~16 (
// Equation(s):
// \inst1[15]~16_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [16]) # (\INPUT~combout [15])))) # (!\MIR~combout [22] & (((\INPUT~combout [15]))))

	.dataa(\INPUT~combout [16]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [15]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[15]~16 .lut_mask = 16'h32F0;
defparam \inst1[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N26
cycloneii_lcell_comb \inst1[15] (
// Equation(s):
// inst1[15] = (\inst1[15]~16_combout ) # ((\INPUT~combout [7] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [7]),
	.datab(\MIR~combout [23]),
	.datac(\inst1[15]~16_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[15]),
	.cout());
// synopsys translate_off
defparam \inst1[15] .lut_mask = 16'hF0F8;
defparam \inst1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N12
cycloneii_lcell_comb \inst1[14]~17 (
// Equation(s):
// \inst1[14]~17_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [14]) # (\INPUT~combout [15])))) # (!\MIR~combout [22] & (\INPUT~combout [14]))

	.dataa(\INPUT~combout [14]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [15]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[14]~17 .lut_mask = 16'h32AA;
defparam \inst1[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [6]));
// synopsys translate_off
defparam \INPUT[6]~I .input_async_reset = "none";
defparam \INPUT[6]~I .input_power_up = "low";
defparam \INPUT[6]~I .input_register_mode = "none";
defparam \INPUT[6]~I .input_sync_reset = "none";
defparam \INPUT[6]~I .oe_async_reset = "none";
defparam \INPUT[6]~I .oe_power_up = "low";
defparam \INPUT[6]~I .oe_register_mode = "none";
defparam \INPUT[6]~I .oe_sync_reset = "none";
defparam \INPUT[6]~I .operation_mode = "input";
defparam \INPUT[6]~I .output_async_reset = "none";
defparam \INPUT[6]~I .output_power_up = "low";
defparam \INPUT[6]~I .output_register_mode = "none";
defparam \INPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N24
cycloneii_lcell_comb \inst1[14] (
// Equation(s):
// inst1[14] = (\inst1[14]~17_combout ) # ((\INPUT~combout [6] & (!\MIR~combout [22] & \MIR~combout [23])))

	.dataa(\inst1[14]~17_combout ),
	.datab(\INPUT~combout [6]),
	.datac(\MIR~combout [22]),
	.datad(\MIR~combout [23]),
	.cin(gnd),
	.combout(inst1[14]),
	.cout());
// synopsys translate_off
defparam \inst1[14] .lut_mask = 16'hAEAA;
defparam \inst1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [5]));
// synopsys translate_off
defparam \INPUT[5]~I .input_async_reset = "none";
defparam \INPUT[5]~I .input_power_up = "low";
defparam \INPUT[5]~I .input_register_mode = "none";
defparam \INPUT[5]~I .input_sync_reset = "none";
defparam \INPUT[5]~I .oe_async_reset = "none";
defparam \INPUT[5]~I .oe_power_up = "low";
defparam \INPUT[5]~I .oe_register_mode = "none";
defparam \INPUT[5]~I .oe_sync_reset = "none";
defparam \INPUT[5]~I .operation_mode = "input";
defparam \INPUT[5]~I .output_async_reset = "none";
defparam \INPUT[5]~I .output_power_up = "low";
defparam \INPUT[5]~I .output_register_mode = "none";
defparam \INPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N30
cycloneii_lcell_comb \inst1[13]~18 (
// Equation(s):
// \inst1[13]~18_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [14]) # (\INPUT~combout [13])))) # (!\MIR~combout [22] & (((\INPUT~combout [13]))))

	.dataa(\INPUT~combout [14]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [13]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[13]~18 .lut_mask = 16'h32F0;
defparam \inst1[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N24
cycloneii_lcell_comb \inst1[13] (
// Equation(s):
// inst1[13] = (\inst1[13]~18_combout ) # ((\INPUT~combout [5] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [5]),
	.datab(\inst1[13]~18_combout ),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[13]),
	.cout());
// synopsys translate_off
defparam \inst1[13] .lut_mask = 16'hCCEC;
defparam \inst1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [4]));
// synopsys translate_off
defparam \INPUT[4]~I .input_async_reset = "none";
defparam \INPUT[4]~I .input_power_up = "low";
defparam \INPUT[4]~I .input_register_mode = "none";
defparam \INPUT[4]~I .input_sync_reset = "none";
defparam \INPUT[4]~I .oe_async_reset = "none";
defparam \INPUT[4]~I .oe_power_up = "low";
defparam \INPUT[4]~I .oe_register_mode = "none";
defparam \INPUT[4]~I .oe_sync_reset = "none";
defparam \INPUT[4]~I .operation_mode = "input";
defparam \INPUT[4]~I .output_async_reset = "none";
defparam \INPUT[4]~I .output_power_up = "low";
defparam \INPUT[4]~I .output_register_mode = "none";
defparam \INPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N0
cycloneii_lcell_comb \inst1[12]~19 (
// Equation(s):
// \inst1[12]~19_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [12]) # (\INPUT~combout [13])))) # (!\MIR~combout [22] & (\INPUT~combout [12]))

	.dataa(\INPUT~combout [12]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [13]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[12]~19 .lut_mask = 16'h32AA;
defparam \inst1[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N18
cycloneii_lcell_comb \inst1[12] (
// Equation(s):
// inst1[12] = (\inst1[12]~19_combout ) # ((\INPUT~combout [4] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [4]),
	.datab(\MIR~combout [23]),
	.datac(\inst1[12]~19_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[12]),
	.cout());
// synopsys translate_off
defparam \inst1[12] .lut_mask = 16'hF0F8;
defparam \inst1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [3]));
// synopsys translate_off
defparam \INPUT[3]~I .input_async_reset = "none";
defparam \INPUT[3]~I .input_power_up = "low";
defparam \INPUT[3]~I .input_register_mode = "none";
defparam \INPUT[3]~I .input_sync_reset = "none";
defparam \INPUT[3]~I .oe_async_reset = "none";
defparam \INPUT[3]~I .oe_power_up = "low";
defparam \INPUT[3]~I .oe_register_mode = "none";
defparam \INPUT[3]~I .oe_sync_reset = "none";
defparam \INPUT[3]~I .operation_mode = "input";
defparam \INPUT[3]~I .output_async_reset = "none";
defparam \INPUT[3]~I .output_power_up = "low";
defparam \INPUT[3]~I .output_register_mode = "none";
defparam \INPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N18
cycloneii_lcell_comb \inst1[11]~20 (
// Equation(s):
// \inst1[11]~20_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [11]) # (\INPUT~combout [12])))) # (!\MIR~combout [22] & (\INPUT~combout [11]))

	.dataa(\INPUT~combout [11]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [12]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[11]~20 .lut_mask = 16'h32AA;
defparam \inst1[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N12
cycloneii_lcell_comb \inst1[11] (
// Equation(s):
// inst1[11] = (\inst1[11]~20_combout ) # ((\INPUT~combout [3] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [3]),
	.datab(\MIR~combout [23]),
	.datac(\inst1[11]~20_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[11]),
	.cout());
// synopsys translate_off
defparam \inst1[11] .lut_mask = 16'hF0F8;
defparam \inst1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N4
cycloneii_lcell_comb \inst1[10]~21 (
// Equation(s):
// \inst1[10]~21_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [11]) # (\INPUT~combout [10])))) # (!\MIR~combout [22] & (((\INPUT~combout [10]))))

	.dataa(\INPUT~combout [11]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [10]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[10]~21 .lut_mask = 16'h32F0;
defparam \inst1[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [2]));
// synopsys translate_off
defparam \INPUT[2]~I .input_async_reset = "none";
defparam \INPUT[2]~I .input_power_up = "low";
defparam \INPUT[2]~I .input_register_mode = "none";
defparam \INPUT[2]~I .input_sync_reset = "none";
defparam \INPUT[2]~I .oe_async_reset = "none";
defparam \INPUT[2]~I .oe_power_up = "low";
defparam \INPUT[2]~I .oe_register_mode = "none";
defparam \INPUT[2]~I .oe_sync_reset = "none";
defparam \INPUT[2]~I .operation_mode = "input";
defparam \INPUT[2]~I .output_async_reset = "none";
defparam \INPUT[2]~I .output_power_up = "low";
defparam \INPUT[2]~I .output_register_mode = "none";
defparam \INPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N22
cycloneii_lcell_comb \inst1[10] (
// Equation(s):
// inst1[10] = (\inst1[10]~21_combout ) # ((\INPUT~combout [2] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\inst1[10]~21_combout ),
	.datab(\INPUT~combout [2]),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[10]),
	.cout());
// synopsys translate_off
defparam \inst1[10] .lut_mask = 16'hAAEA;
defparam \inst1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [1]));
// synopsys translate_off
defparam \INPUT[1]~I .input_async_reset = "none";
defparam \INPUT[1]~I .input_power_up = "low";
defparam \INPUT[1]~I .input_register_mode = "none";
defparam \INPUT[1]~I .input_sync_reset = "none";
defparam \INPUT[1]~I .oe_async_reset = "none";
defparam \INPUT[1]~I .oe_power_up = "low";
defparam \INPUT[1]~I .oe_register_mode = "none";
defparam \INPUT[1]~I .oe_sync_reset = "none";
defparam \INPUT[1]~I .operation_mode = "input";
defparam \INPUT[1]~I .output_async_reset = "none";
defparam \INPUT[1]~I .output_power_up = "low";
defparam \INPUT[1]~I .output_register_mode = "none";
defparam \INPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N22
cycloneii_lcell_comb \inst1[9]~22 (
// Equation(s):
// \inst1[9]~22_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [9]) # (\INPUT~combout [10])))) # (!\MIR~combout [22] & (\INPUT~combout [9]))

	.dataa(\INPUT~combout [9]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [10]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[9]~22 .lut_mask = 16'h32AA;
defparam \inst1[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N8
cycloneii_lcell_comb \inst1[9] (
// Equation(s):
// inst1[9] = (\inst1[9]~22_combout ) # ((\INPUT~combout [1] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [1]),
	.datab(\MIR~combout [23]),
	.datac(\inst1[9]~22_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[9]),
	.cout());
// synopsys translate_off
defparam \inst1[9] .lut_mask = 16'hF0F8;
defparam \inst1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [0]));
// synopsys translate_off
defparam \INPUT[0]~I .input_async_reset = "none";
defparam \INPUT[0]~I .input_power_up = "low";
defparam \INPUT[0]~I .input_register_mode = "none";
defparam \INPUT[0]~I .input_sync_reset = "none";
defparam \INPUT[0]~I .oe_async_reset = "none";
defparam \INPUT[0]~I .oe_power_up = "low";
defparam \INPUT[0]~I .oe_register_mode = "none";
defparam \INPUT[0]~I .oe_sync_reset = "none";
defparam \INPUT[0]~I .operation_mode = "input";
defparam \INPUT[0]~I .output_async_reset = "none";
defparam \INPUT[0]~I .output_power_up = "low";
defparam \INPUT[0]~I .output_register_mode = "none";
defparam \INPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N24
cycloneii_lcell_comb \inst1[8]~23 (
// Equation(s):
// \inst1[8]~23_combout  = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [9]) # (\INPUT~combout [8])))) # (!\MIR~combout [22] & (((\INPUT~combout [8]))))

	.dataa(\INPUT~combout [9]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [8]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(\inst1[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1[8]~23 .lut_mask = 16'h32F0;
defparam \inst1[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N10
cycloneii_lcell_comb \inst1[8] (
// Equation(s):
// inst1[8] = (\inst1[8]~23_combout ) # ((\INPUT~combout [0] & (\MIR~combout [23] & !\MIR~combout [22])))

	.dataa(\INPUT~combout [0]),
	.datab(\MIR~combout [23]),
	.datac(\inst1[8]~23_combout ),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[8]),
	.cout());
// synopsys translate_off
defparam \inst1[8] .lut_mask = 16'hF0F8;
defparam \inst1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N28
cycloneii_lcell_comb \inst1[7] (
// Equation(s):
// inst1[7] = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [7]) # (\INPUT~combout [8])))) # (!\MIR~combout [22] & (\INPUT~combout [7]))

	.dataa(\INPUT~combout [7]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [8]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[7]),
	.cout());
// synopsys translate_off
defparam \inst1[7] .lut_mask = 16'h32AA;
defparam \inst1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N26
cycloneii_lcell_comb \inst1[6] (
// Equation(s):
// inst1[6] = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [6]) # (\INPUT~combout [7])))) # (!\MIR~combout [22] & (((\INPUT~combout [6]))))

	.dataa(\MIR~combout [23]),
	.datab(\INPUT~combout [6]),
	.datac(\MIR~combout [22]),
	.datad(\INPUT~combout [7]),
	.cin(gnd),
	.combout(inst1[6]),
	.cout());
// synopsys translate_off
defparam \inst1[6] .lut_mask = 16'h5C4C;
defparam \inst1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N10
cycloneii_lcell_comb \inst1[5] (
// Equation(s):
// inst1[5] = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [6]) # (\INPUT~combout [5])))) # (!\MIR~combout [22] & (((\INPUT~combout [5]))))

	.dataa(\INPUT~combout [6]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\INPUT~combout [5]),
	.cin(gnd),
	.combout(inst1[5]),
	.cout());
// synopsys translate_off
defparam \inst1[5] .lut_mask = 16'h3F08;
defparam \inst1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N28
cycloneii_lcell_comb \inst1[4] (
// Equation(s):
// inst1[4] = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [5]) # (\INPUT~combout [4])))) # (!\MIR~combout [22] & (((\INPUT~combout [4]))))

	.dataa(\INPUT~combout [5]),
	.datab(\MIR~combout [22]),
	.datac(\MIR~combout [23]),
	.datad(\INPUT~combout [4]),
	.cin(gnd),
	.combout(inst1[4]),
	.cout());
// synopsys translate_off
defparam \inst1[4] .lut_mask = 16'h3F08;
defparam \inst1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N14
cycloneii_lcell_comb \inst1[3] (
// Equation(s):
// inst1[3] = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [4]) # (\INPUT~combout [3])))) # (!\MIR~combout [22] & (((\INPUT~combout [3]))))

	.dataa(\INPUT~combout [4]),
	.datab(\MIR~combout [23]),
	.datac(\INPUT~combout [3]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[3]),
	.cout());
// synopsys translate_off
defparam \inst1[3] .lut_mask = 16'h32F0;
defparam \inst1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N0
cycloneii_lcell_comb \inst1[2] (
// Equation(s):
// inst1[2] = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [3]) # (\INPUT~combout [2])))) # (!\MIR~combout [22] & (((\INPUT~combout [2]))))

	.dataa(\INPUT~combout [3]),
	.datab(\INPUT~combout [2]),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[2]),
	.cout());
// synopsys translate_off
defparam \inst1[2] .lut_mask = 16'h0ECC;
defparam \inst1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N2
cycloneii_lcell_comb \inst1[1] (
// Equation(s):
// inst1[1] = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [1]) # (\INPUT~combout [2])))) # (!\MIR~combout [22] & (\INPUT~combout [1]))

	.dataa(\INPUT~combout [1]),
	.datab(\INPUT~combout [2]),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[1]),
	.cout());
// synopsys translate_off
defparam \inst1[1] .lut_mask = 16'h0EAA;
defparam \inst1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N4
cycloneii_lcell_comb \inst1[0] (
// Equation(s):
// inst1[0] = (\MIR~combout [22] & (!\MIR~combout [23] & ((\INPUT~combout [1]) # (\INPUT~combout [0])))) # (!\MIR~combout [22] & (((\INPUT~combout [0]))))

	.dataa(\INPUT~combout [1]),
	.datab(\INPUT~combout [0]),
	.datac(\MIR~combout [23]),
	.datad(\MIR~combout [22]),
	.cin(gnd),
	.combout(inst1[0]),
	.cout());
// synopsys translate_off
defparam \inst1[0] .lut_mask = 16'h0ECC;
defparam \inst1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N30
cycloneii_lcell_comb \inst10~5 (
// Equation(s):
// \inst10~5_combout  = (!inst1[11] & (!inst1[14] & (!inst1[13] & !inst1[12])))

	.dataa(inst1[11]),
	.datab(inst1[14]),
	.datac(inst1[13]),
	.datad(inst1[12]),
	.cin(gnd),
	.combout(\inst10~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~5 .lut_mask = 16'h0001;
defparam \inst10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N16
cycloneii_lcell_comb \inst10~7 (
// Equation(s):
// \inst10~7_combout  = (\inst10~6_combout  & (\inst10~5_combout  & (!inst1[9] & !inst1[10])))

	.dataa(\inst10~6_combout ),
	.datab(\inst10~5_combout ),
	.datac(inst1[9]),
	.datad(inst1[10]),
	.cin(gnd),
	.combout(\inst10~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~7 .lut_mask = 16'h0008;
defparam \inst10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N14
cycloneii_lcell_comb \inst10~0 (
// Equation(s):
// \inst10~0_combout  = (!inst1[30] & (!inst1[27] & (!inst1[28] & !inst1[29])))

	.dataa(inst1[30]),
	.datab(inst1[27]),
	.datac(inst1[28]),
	.datad(inst1[29]),
	.cin(gnd),
	.combout(\inst10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~0 .lut_mask = 16'h0001;
defparam \inst10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N24
cycloneii_lcell_comb \inst10~1 (
// Equation(s):
// \inst10~1_combout  = (!inst1[23] & (!inst1[24] & (!inst1[25] & !inst1[26])))

	.dataa(inst1[23]),
	.datab(inst1[24]),
	.datac(inst1[25]),
	.datad(inst1[26]),
	.cin(gnd),
	.combout(\inst10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~1 .lut_mask = 16'h0001;
defparam \inst10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N6
cycloneii_lcell_comb \inst10~2 (
// Equation(s):
// \inst10~2_combout  = (!inst1[20] & (!inst1[19] & (!inst1[22] & !inst1[21])))

	.dataa(inst1[20]),
	.datab(inst1[19]),
	.datac(inst1[22]),
	.datad(inst1[21]),
	.cin(gnd),
	.combout(\inst10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~2 .lut_mask = 16'h0001;
defparam \inst10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N20
cycloneii_lcell_comb \inst10~4 (
// Equation(s):
// \inst10~4_combout  = (\inst10~3_combout  & (\inst10~0_combout  & (\inst10~1_combout  & \inst10~2_combout )))

	.dataa(\inst10~3_combout ),
	.datab(\inst10~0_combout ),
	.datac(\inst10~1_combout ),
	.datad(\inst10~2_combout ),
	.cin(gnd),
	.combout(\inst10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~4 .lut_mask = 16'h8000;
defparam \inst10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N26
cycloneii_lcell_comb \inst10~8 (
// Equation(s):
// \inst10~8_combout  = (!inst1[2] & (!inst1[3] & (!inst1[4] & !inst1[5])))

	.dataa(inst1[2]),
	.datab(inst1[3]),
	.datac(inst1[4]),
	.datad(inst1[5]),
	.cin(gnd),
	.combout(\inst10~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~8 .lut_mask = 16'h0001;
defparam \inst10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N20
cycloneii_lcell_comb \inst10~9 (
// Equation(s):
// \inst10~9_combout  = (!\inst1[31]~0_combout  & (\inst10~8_combout  & (!inst1[0] & !inst1[1])))

	.dataa(\inst1[31]~0_combout ),
	.datab(\inst10~8_combout ),
	.datac(inst1[0]),
	.datad(inst1[1]),
	.cin(gnd),
	.combout(\inst10~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~9 .lut_mask = 16'h0004;
defparam \inst10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N6
cycloneii_lcell_comb \inst10~10 (
// Equation(s):
// \inst10~10_combout  = (\inst10~7_combout  & (\inst10~4_combout  & \inst10~9_combout ))

	.dataa(\inst10~7_combout ),
	.datab(\inst10~4_combout ),
	.datac(\inst10~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10~10 .lut_mask = 16'h8080;
defparam \inst10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \N~I (
	.datain(\inst1[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "output";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[31]~I (
	.datain(\inst1[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [31]));
// synopsys translate_off
defparam \OUTPUT[31]~I .input_async_reset = "none";
defparam \OUTPUT[31]~I .input_power_up = "low";
defparam \OUTPUT[31]~I .input_register_mode = "none";
defparam \OUTPUT[31]~I .input_sync_reset = "none";
defparam \OUTPUT[31]~I .oe_async_reset = "none";
defparam \OUTPUT[31]~I .oe_power_up = "low";
defparam \OUTPUT[31]~I .oe_register_mode = "none";
defparam \OUTPUT[31]~I .oe_sync_reset = "none";
defparam \OUTPUT[31]~I .operation_mode = "output";
defparam \OUTPUT[31]~I .output_async_reset = "none";
defparam \OUTPUT[31]~I .output_power_up = "low";
defparam \OUTPUT[31]~I .output_register_mode = "none";
defparam \OUTPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[30]~I (
	.datain(inst1[30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [30]));
// synopsys translate_off
defparam \OUTPUT[30]~I .input_async_reset = "none";
defparam \OUTPUT[30]~I .input_power_up = "low";
defparam \OUTPUT[30]~I .input_register_mode = "none";
defparam \OUTPUT[30]~I .input_sync_reset = "none";
defparam \OUTPUT[30]~I .oe_async_reset = "none";
defparam \OUTPUT[30]~I .oe_power_up = "low";
defparam \OUTPUT[30]~I .oe_register_mode = "none";
defparam \OUTPUT[30]~I .oe_sync_reset = "none";
defparam \OUTPUT[30]~I .operation_mode = "output";
defparam \OUTPUT[30]~I .output_async_reset = "none";
defparam \OUTPUT[30]~I .output_power_up = "low";
defparam \OUTPUT[30]~I .output_register_mode = "none";
defparam \OUTPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[29]~I (
	.datain(inst1[29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [29]));
// synopsys translate_off
defparam \OUTPUT[29]~I .input_async_reset = "none";
defparam \OUTPUT[29]~I .input_power_up = "low";
defparam \OUTPUT[29]~I .input_register_mode = "none";
defparam \OUTPUT[29]~I .input_sync_reset = "none";
defparam \OUTPUT[29]~I .oe_async_reset = "none";
defparam \OUTPUT[29]~I .oe_power_up = "low";
defparam \OUTPUT[29]~I .oe_register_mode = "none";
defparam \OUTPUT[29]~I .oe_sync_reset = "none";
defparam \OUTPUT[29]~I .operation_mode = "output";
defparam \OUTPUT[29]~I .output_async_reset = "none";
defparam \OUTPUT[29]~I .output_power_up = "low";
defparam \OUTPUT[29]~I .output_register_mode = "none";
defparam \OUTPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[28]~I (
	.datain(inst1[28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [28]));
// synopsys translate_off
defparam \OUTPUT[28]~I .input_async_reset = "none";
defparam \OUTPUT[28]~I .input_power_up = "low";
defparam \OUTPUT[28]~I .input_register_mode = "none";
defparam \OUTPUT[28]~I .input_sync_reset = "none";
defparam \OUTPUT[28]~I .oe_async_reset = "none";
defparam \OUTPUT[28]~I .oe_power_up = "low";
defparam \OUTPUT[28]~I .oe_register_mode = "none";
defparam \OUTPUT[28]~I .oe_sync_reset = "none";
defparam \OUTPUT[28]~I .operation_mode = "output";
defparam \OUTPUT[28]~I .output_async_reset = "none";
defparam \OUTPUT[28]~I .output_power_up = "low";
defparam \OUTPUT[28]~I .output_register_mode = "none";
defparam \OUTPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[27]~I (
	.datain(inst1[27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [27]));
// synopsys translate_off
defparam \OUTPUT[27]~I .input_async_reset = "none";
defparam \OUTPUT[27]~I .input_power_up = "low";
defparam \OUTPUT[27]~I .input_register_mode = "none";
defparam \OUTPUT[27]~I .input_sync_reset = "none";
defparam \OUTPUT[27]~I .oe_async_reset = "none";
defparam \OUTPUT[27]~I .oe_power_up = "low";
defparam \OUTPUT[27]~I .oe_register_mode = "none";
defparam \OUTPUT[27]~I .oe_sync_reset = "none";
defparam \OUTPUT[27]~I .operation_mode = "output";
defparam \OUTPUT[27]~I .output_async_reset = "none";
defparam \OUTPUT[27]~I .output_power_up = "low";
defparam \OUTPUT[27]~I .output_register_mode = "none";
defparam \OUTPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[26]~I (
	.datain(inst1[26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [26]));
// synopsys translate_off
defparam \OUTPUT[26]~I .input_async_reset = "none";
defparam \OUTPUT[26]~I .input_power_up = "low";
defparam \OUTPUT[26]~I .input_register_mode = "none";
defparam \OUTPUT[26]~I .input_sync_reset = "none";
defparam \OUTPUT[26]~I .oe_async_reset = "none";
defparam \OUTPUT[26]~I .oe_power_up = "low";
defparam \OUTPUT[26]~I .oe_register_mode = "none";
defparam \OUTPUT[26]~I .oe_sync_reset = "none";
defparam \OUTPUT[26]~I .operation_mode = "output";
defparam \OUTPUT[26]~I .output_async_reset = "none";
defparam \OUTPUT[26]~I .output_power_up = "low";
defparam \OUTPUT[26]~I .output_register_mode = "none";
defparam \OUTPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[25]~I (
	.datain(inst1[25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [25]));
// synopsys translate_off
defparam \OUTPUT[25]~I .input_async_reset = "none";
defparam \OUTPUT[25]~I .input_power_up = "low";
defparam \OUTPUT[25]~I .input_register_mode = "none";
defparam \OUTPUT[25]~I .input_sync_reset = "none";
defparam \OUTPUT[25]~I .oe_async_reset = "none";
defparam \OUTPUT[25]~I .oe_power_up = "low";
defparam \OUTPUT[25]~I .oe_register_mode = "none";
defparam \OUTPUT[25]~I .oe_sync_reset = "none";
defparam \OUTPUT[25]~I .operation_mode = "output";
defparam \OUTPUT[25]~I .output_async_reset = "none";
defparam \OUTPUT[25]~I .output_power_up = "low";
defparam \OUTPUT[25]~I .output_register_mode = "none";
defparam \OUTPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[24]~I (
	.datain(inst1[24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [24]));
// synopsys translate_off
defparam \OUTPUT[24]~I .input_async_reset = "none";
defparam \OUTPUT[24]~I .input_power_up = "low";
defparam \OUTPUT[24]~I .input_register_mode = "none";
defparam \OUTPUT[24]~I .input_sync_reset = "none";
defparam \OUTPUT[24]~I .oe_async_reset = "none";
defparam \OUTPUT[24]~I .oe_power_up = "low";
defparam \OUTPUT[24]~I .oe_register_mode = "none";
defparam \OUTPUT[24]~I .oe_sync_reset = "none";
defparam \OUTPUT[24]~I .operation_mode = "output";
defparam \OUTPUT[24]~I .output_async_reset = "none";
defparam \OUTPUT[24]~I .output_power_up = "low";
defparam \OUTPUT[24]~I .output_register_mode = "none";
defparam \OUTPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[23]~I (
	.datain(inst1[23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [23]));
// synopsys translate_off
defparam \OUTPUT[23]~I .input_async_reset = "none";
defparam \OUTPUT[23]~I .input_power_up = "low";
defparam \OUTPUT[23]~I .input_register_mode = "none";
defparam \OUTPUT[23]~I .input_sync_reset = "none";
defparam \OUTPUT[23]~I .oe_async_reset = "none";
defparam \OUTPUT[23]~I .oe_power_up = "low";
defparam \OUTPUT[23]~I .oe_register_mode = "none";
defparam \OUTPUT[23]~I .oe_sync_reset = "none";
defparam \OUTPUT[23]~I .operation_mode = "output";
defparam \OUTPUT[23]~I .output_async_reset = "none";
defparam \OUTPUT[23]~I .output_power_up = "low";
defparam \OUTPUT[23]~I .output_register_mode = "none";
defparam \OUTPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[22]~I (
	.datain(inst1[22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [22]));
// synopsys translate_off
defparam \OUTPUT[22]~I .input_async_reset = "none";
defparam \OUTPUT[22]~I .input_power_up = "low";
defparam \OUTPUT[22]~I .input_register_mode = "none";
defparam \OUTPUT[22]~I .input_sync_reset = "none";
defparam \OUTPUT[22]~I .oe_async_reset = "none";
defparam \OUTPUT[22]~I .oe_power_up = "low";
defparam \OUTPUT[22]~I .oe_register_mode = "none";
defparam \OUTPUT[22]~I .oe_sync_reset = "none";
defparam \OUTPUT[22]~I .operation_mode = "output";
defparam \OUTPUT[22]~I .output_async_reset = "none";
defparam \OUTPUT[22]~I .output_power_up = "low";
defparam \OUTPUT[22]~I .output_register_mode = "none";
defparam \OUTPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[21]~I (
	.datain(inst1[21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [21]));
// synopsys translate_off
defparam \OUTPUT[21]~I .input_async_reset = "none";
defparam \OUTPUT[21]~I .input_power_up = "low";
defparam \OUTPUT[21]~I .input_register_mode = "none";
defparam \OUTPUT[21]~I .input_sync_reset = "none";
defparam \OUTPUT[21]~I .oe_async_reset = "none";
defparam \OUTPUT[21]~I .oe_power_up = "low";
defparam \OUTPUT[21]~I .oe_register_mode = "none";
defparam \OUTPUT[21]~I .oe_sync_reset = "none";
defparam \OUTPUT[21]~I .operation_mode = "output";
defparam \OUTPUT[21]~I .output_async_reset = "none";
defparam \OUTPUT[21]~I .output_power_up = "low";
defparam \OUTPUT[21]~I .output_register_mode = "none";
defparam \OUTPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[20]~I (
	.datain(inst1[20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [20]));
// synopsys translate_off
defparam \OUTPUT[20]~I .input_async_reset = "none";
defparam \OUTPUT[20]~I .input_power_up = "low";
defparam \OUTPUT[20]~I .input_register_mode = "none";
defparam \OUTPUT[20]~I .input_sync_reset = "none";
defparam \OUTPUT[20]~I .oe_async_reset = "none";
defparam \OUTPUT[20]~I .oe_power_up = "low";
defparam \OUTPUT[20]~I .oe_register_mode = "none";
defparam \OUTPUT[20]~I .oe_sync_reset = "none";
defparam \OUTPUT[20]~I .operation_mode = "output";
defparam \OUTPUT[20]~I .output_async_reset = "none";
defparam \OUTPUT[20]~I .output_power_up = "low";
defparam \OUTPUT[20]~I .output_register_mode = "none";
defparam \OUTPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[19]~I (
	.datain(inst1[19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [19]));
// synopsys translate_off
defparam \OUTPUT[19]~I .input_async_reset = "none";
defparam \OUTPUT[19]~I .input_power_up = "low";
defparam \OUTPUT[19]~I .input_register_mode = "none";
defparam \OUTPUT[19]~I .input_sync_reset = "none";
defparam \OUTPUT[19]~I .oe_async_reset = "none";
defparam \OUTPUT[19]~I .oe_power_up = "low";
defparam \OUTPUT[19]~I .oe_register_mode = "none";
defparam \OUTPUT[19]~I .oe_sync_reset = "none";
defparam \OUTPUT[19]~I .operation_mode = "output";
defparam \OUTPUT[19]~I .output_async_reset = "none";
defparam \OUTPUT[19]~I .output_power_up = "low";
defparam \OUTPUT[19]~I .output_register_mode = "none";
defparam \OUTPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[18]~I (
	.datain(inst1[18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [18]));
// synopsys translate_off
defparam \OUTPUT[18]~I .input_async_reset = "none";
defparam \OUTPUT[18]~I .input_power_up = "low";
defparam \OUTPUT[18]~I .input_register_mode = "none";
defparam \OUTPUT[18]~I .input_sync_reset = "none";
defparam \OUTPUT[18]~I .oe_async_reset = "none";
defparam \OUTPUT[18]~I .oe_power_up = "low";
defparam \OUTPUT[18]~I .oe_register_mode = "none";
defparam \OUTPUT[18]~I .oe_sync_reset = "none";
defparam \OUTPUT[18]~I .operation_mode = "output";
defparam \OUTPUT[18]~I .output_async_reset = "none";
defparam \OUTPUT[18]~I .output_power_up = "low";
defparam \OUTPUT[18]~I .output_register_mode = "none";
defparam \OUTPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[17]~I (
	.datain(inst1[17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [17]));
// synopsys translate_off
defparam \OUTPUT[17]~I .input_async_reset = "none";
defparam \OUTPUT[17]~I .input_power_up = "low";
defparam \OUTPUT[17]~I .input_register_mode = "none";
defparam \OUTPUT[17]~I .input_sync_reset = "none";
defparam \OUTPUT[17]~I .oe_async_reset = "none";
defparam \OUTPUT[17]~I .oe_power_up = "low";
defparam \OUTPUT[17]~I .oe_register_mode = "none";
defparam \OUTPUT[17]~I .oe_sync_reset = "none";
defparam \OUTPUT[17]~I .operation_mode = "output";
defparam \OUTPUT[17]~I .output_async_reset = "none";
defparam \OUTPUT[17]~I .output_power_up = "low";
defparam \OUTPUT[17]~I .output_register_mode = "none";
defparam \OUTPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[16]~I (
	.datain(inst1[16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [16]));
// synopsys translate_off
defparam \OUTPUT[16]~I .input_async_reset = "none";
defparam \OUTPUT[16]~I .input_power_up = "low";
defparam \OUTPUT[16]~I .input_register_mode = "none";
defparam \OUTPUT[16]~I .input_sync_reset = "none";
defparam \OUTPUT[16]~I .oe_async_reset = "none";
defparam \OUTPUT[16]~I .oe_power_up = "low";
defparam \OUTPUT[16]~I .oe_register_mode = "none";
defparam \OUTPUT[16]~I .oe_sync_reset = "none";
defparam \OUTPUT[16]~I .operation_mode = "output";
defparam \OUTPUT[16]~I .output_async_reset = "none";
defparam \OUTPUT[16]~I .output_power_up = "low";
defparam \OUTPUT[16]~I .output_register_mode = "none";
defparam \OUTPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[15]~I (
	.datain(inst1[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [15]));
// synopsys translate_off
defparam \OUTPUT[15]~I .input_async_reset = "none";
defparam \OUTPUT[15]~I .input_power_up = "low";
defparam \OUTPUT[15]~I .input_register_mode = "none";
defparam \OUTPUT[15]~I .input_sync_reset = "none";
defparam \OUTPUT[15]~I .oe_async_reset = "none";
defparam \OUTPUT[15]~I .oe_power_up = "low";
defparam \OUTPUT[15]~I .oe_register_mode = "none";
defparam \OUTPUT[15]~I .oe_sync_reset = "none";
defparam \OUTPUT[15]~I .operation_mode = "output";
defparam \OUTPUT[15]~I .output_async_reset = "none";
defparam \OUTPUT[15]~I .output_power_up = "low";
defparam \OUTPUT[15]~I .output_register_mode = "none";
defparam \OUTPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[14]~I (
	.datain(inst1[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [14]));
// synopsys translate_off
defparam \OUTPUT[14]~I .input_async_reset = "none";
defparam \OUTPUT[14]~I .input_power_up = "low";
defparam \OUTPUT[14]~I .input_register_mode = "none";
defparam \OUTPUT[14]~I .input_sync_reset = "none";
defparam \OUTPUT[14]~I .oe_async_reset = "none";
defparam \OUTPUT[14]~I .oe_power_up = "low";
defparam \OUTPUT[14]~I .oe_register_mode = "none";
defparam \OUTPUT[14]~I .oe_sync_reset = "none";
defparam \OUTPUT[14]~I .operation_mode = "output";
defparam \OUTPUT[14]~I .output_async_reset = "none";
defparam \OUTPUT[14]~I .output_power_up = "low";
defparam \OUTPUT[14]~I .output_register_mode = "none";
defparam \OUTPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[13]~I (
	.datain(inst1[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [13]));
// synopsys translate_off
defparam \OUTPUT[13]~I .input_async_reset = "none";
defparam \OUTPUT[13]~I .input_power_up = "low";
defparam \OUTPUT[13]~I .input_register_mode = "none";
defparam \OUTPUT[13]~I .input_sync_reset = "none";
defparam \OUTPUT[13]~I .oe_async_reset = "none";
defparam \OUTPUT[13]~I .oe_power_up = "low";
defparam \OUTPUT[13]~I .oe_register_mode = "none";
defparam \OUTPUT[13]~I .oe_sync_reset = "none";
defparam \OUTPUT[13]~I .operation_mode = "output";
defparam \OUTPUT[13]~I .output_async_reset = "none";
defparam \OUTPUT[13]~I .output_power_up = "low";
defparam \OUTPUT[13]~I .output_register_mode = "none";
defparam \OUTPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[12]~I (
	.datain(inst1[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [12]));
// synopsys translate_off
defparam \OUTPUT[12]~I .input_async_reset = "none";
defparam \OUTPUT[12]~I .input_power_up = "low";
defparam \OUTPUT[12]~I .input_register_mode = "none";
defparam \OUTPUT[12]~I .input_sync_reset = "none";
defparam \OUTPUT[12]~I .oe_async_reset = "none";
defparam \OUTPUT[12]~I .oe_power_up = "low";
defparam \OUTPUT[12]~I .oe_register_mode = "none";
defparam \OUTPUT[12]~I .oe_sync_reset = "none";
defparam \OUTPUT[12]~I .operation_mode = "output";
defparam \OUTPUT[12]~I .output_async_reset = "none";
defparam \OUTPUT[12]~I .output_power_up = "low";
defparam \OUTPUT[12]~I .output_register_mode = "none";
defparam \OUTPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[11]~I (
	.datain(inst1[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [11]));
// synopsys translate_off
defparam \OUTPUT[11]~I .input_async_reset = "none";
defparam \OUTPUT[11]~I .input_power_up = "low";
defparam \OUTPUT[11]~I .input_register_mode = "none";
defparam \OUTPUT[11]~I .input_sync_reset = "none";
defparam \OUTPUT[11]~I .oe_async_reset = "none";
defparam \OUTPUT[11]~I .oe_power_up = "low";
defparam \OUTPUT[11]~I .oe_register_mode = "none";
defparam \OUTPUT[11]~I .oe_sync_reset = "none";
defparam \OUTPUT[11]~I .operation_mode = "output";
defparam \OUTPUT[11]~I .output_async_reset = "none";
defparam \OUTPUT[11]~I .output_power_up = "low";
defparam \OUTPUT[11]~I .output_register_mode = "none";
defparam \OUTPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[10]~I (
	.datain(inst1[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [10]));
// synopsys translate_off
defparam \OUTPUT[10]~I .input_async_reset = "none";
defparam \OUTPUT[10]~I .input_power_up = "low";
defparam \OUTPUT[10]~I .input_register_mode = "none";
defparam \OUTPUT[10]~I .input_sync_reset = "none";
defparam \OUTPUT[10]~I .oe_async_reset = "none";
defparam \OUTPUT[10]~I .oe_power_up = "low";
defparam \OUTPUT[10]~I .oe_register_mode = "none";
defparam \OUTPUT[10]~I .oe_sync_reset = "none";
defparam \OUTPUT[10]~I .operation_mode = "output";
defparam \OUTPUT[10]~I .output_async_reset = "none";
defparam \OUTPUT[10]~I .output_power_up = "low";
defparam \OUTPUT[10]~I .output_register_mode = "none";
defparam \OUTPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[9]~I (
	.datain(inst1[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [9]));
// synopsys translate_off
defparam \OUTPUT[9]~I .input_async_reset = "none";
defparam \OUTPUT[9]~I .input_power_up = "low";
defparam \OUTPUT[9]~I .input_register_mode = "none";
defparam \OUTPUT[9]~I .input_sync_reset = "none";
defparam \OUTPUT[9]~I .oe_async_reset = "none";
defparam \OUTPUT[9]~I .oe_power_up = "low";
defparam \OUTPUT[9]~I .oe_register_mode = "none";
defparam \OUTPUT[9]~I .oe_sync_reset = "none";
defparam \OUTPUT[9]~I .operation_mode = "output";
defparam \OUTPUT[9]~I .output_async_reset = "none";
defparam \OUTPUT[9]~I .output_power_up = "low";
defparam \OUTPUT[9]~I .output_register_mode = "none";
defparam \OUTPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[8]~I (
	.datain(inst1[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [8]));
// synopsys translate_off
defparam \OUTPUT[8]~I .input_async_reset = "none";
defparam \OUTPUT[8]~I .input_power_up = "low";
defparam \OUTPUT[8]~I .input_register_mode = "none";
defparam \OUTPUT[8]~I .input_sync_reset = "none";
defparam \OUTPUT[8]~I .oe_async_reset = "none";
defparam \OUTPUT[8]~I .oe_power_up = "low";
defparam \OUTPUT[8]~I .oe_register_mode = "none";
defparam \OUTPUT[8]~I .oe_sync_reset = "none";
defparam \OUTPUT[8]~I .operation_mode = "output";
defparam \OUTPUT[8]~I .output_async_reset = "none";
defparam \OUTPUT[8]~I .output_power_up = "low";
defparam \OUTPUT[8]~I .output_register_mode = "none";
defparam \OUTPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[7]~I (
	.datain(inst1[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [7]));
// synopsys translate_off
defparam \OUTPUT[7]~I .input_async_reset = "none";
defparam \OUTPUT[7]~I .input_power_up = "low";
defparam \OUTPUT[7]~I .input_register_mode = "none";
defparam \OUTPUT[7]~I .input_sync_reset = "none";
defparam \OUTPUT[7]~I .oe_async_reset = "none";
defparam \OUTPUT[7]~I .oe_power_up = "low";
defparam \OUTPUT[7]~I .oe_register_mode = "none";
defparam \OUTPUT[7]~I .oe_sync_reset = "none";
defparam \OUTPUT[7]~I .operation_mode = "output";
defparam \OUTPUT[7]~I .output_async_reset = "none";
defparam \OUTPUT[7]~I .output_power_up = "low";
defparam \OUTPUT[7]~I .output_register_mode = "none";
defparam \OUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[6]~I (
	.datain(inst1[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [6]));
// synopsys translate_off
defparam \OUTPUT[6]~I .input_async_reset = "none";
defparam \OUTPUT[6]~I .input_power_up = "low";
defparam \OUTPUT[6]~I .input_register_mode = "none";
defparam \OUTPUT[6]~I .input_sync_reset = "none";
defparam \OUTPUT[6]~I .oe_async_reset = "none";
defparam \OUTPUT[6]~I .oe_power_up = "low";
defparam \OUTPUT[6]~I .oe_register_mode = "none";
defparam \OUTPUT[6]~I .oe_sync_reset = "none";
defparam \OUTPUT[6]~I .operation_mode = "output";
defparam \OUTPUT[6]~I .output_async_reset = "none";
defparam \OUTPUT[6]~I .output_power_up = "low";
defparam \OUTPUT[6]~I .output_register_mode = "none";
defparam \OUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[5]~I (
	.datain(inst1[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [5]));
// synopsys translate_off
defparam \OUTPUT[5]~I .input_async_reset = "none";
defparam \OUTPUT[5]~I .input_power_up = "low";
defparam \OUTPUT[5]~I .input_register_mode = "none";
defparam \OUTPUT[5]~I .input_sync_reset = "none";
defparam \OUTPUT[5]~I .oe_async_reset = "none";
defparam \OUTPUT[5]~I .oe_power_up = "low";
defparam \OUTPUT[5]~I .oe_register_mode = "none";
defparam \OUTPUT[5]~I .oe_sync_reset = "none";
defparam \OUTPUT[5]~I .operation_mode = "output";
defparam \OUTPUT[5]~I .output_async_reset = "none";
defparam \OUTPUT[5]~I .output_power_up = "low";
defparam \OUTPUT[5]~I .output_register_mode = "none";
defparam \OUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[4]~I (
	.datain(inst1[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [4]));
// synopsys translate_off
defparam \OUTPUT[4]~I .input_async_reset = "none";
defparam \OUTPUT[4]~I .input_power_up = "low";
defparam \OUTPUT[4]~I .input_register_mode = "none";
defparam \OUTPUT[4]~I .input_sync_reset = "none";
defparam \OUTPUT[4]~I .oe_async_reset = "none";
defparam \OUTPUT[4]~I .oe_power_up = "low";
defparam \OUTPUT[4]~I .oe_register_mode = "none";
defparam \OUTPUT[4]~I .oe_sync_reset = "none";
defparam \OUTPUT[4]~I .operation_mode = "output";
defparam \OUTPUT[4]~I .output_async_reset = "none";
defparam \OUTPUT[4]~I .output_power_up = "low";
defparam \OUTPUT[4]~I .output_register_mode = "none";
defparam \OUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[3]~I (
	.datain(inst1[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [3]));
// synopsys translate_off
defparam \OUTPUT[3]~I .input_async_reset = "none";
defparam \OUTPUT[3]~I .input_power_up = "low";
defparam \OUTPUT[3]~I .input_register_mode = "none";
defparam \OUTPUT[3]~I .input_sync_reset = "none";
defparam \OUTPUT[3]~I .oe_async_reset = "none";
defparam \OUTPUT[3]~I .oe_power_up = "low";
defparam \OUTPUT[3]~I .oe_register_mode = "none";
defparam \OUTPUT[3]~I .oe_sync_reset = "none";
defparam \OUTPUT[3]~I .operation_mode = "output";
defparam \OUTPUT[3]~I .output_async_reset = "none";
defparam \OUTPUT[3]~I .output_power_up = "low";
defparam \OUTPUT[3]~I .output_register_mode = "none";
defparam \OUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[2]~I (
	.datain(inst1[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [2]));
// synopsys translate_off
defparam \OUTPUT[2]~I .input_async_reset = "none";
defparam \OUTPUT[2]~I .input_power_up = "low";
defparam \OUTPUT[2]~I .input_register_mode = "none";
defparam \OUTPUT[2]~I .input_sync_reset = "none";
defparam \OUTPUT[2]~I .oe_async_reset = "none";
defparam \OUTPUT[2]~I .oe_power_up = "low";
defparam \OUTPUT[2]~I .oe_register_mode = "none";
defparam \OUTPUT[2]~I .oe_sync_reset = "none";
defparam \OUTPUT[2]~I .operation_mode = "output";
defparam \OUTPUT[2]~I .output_async_reset = "none";
defparam \OUTPUT[2]~I .output_power_up = "low";
defparam \OUTPUT[2]~I .output_register_mode = "none";
defparam \OUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[1]~I (
	.datain(inst1[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [1]));
// synopsys translate_off
defparam \OUTPUT[1]~I .input_async_reset = "none";
defparam \OUTPUT[1]~I .input_power_up = "low";
defparam \OUTPUT[1]~I .input_register_mode = "none";
defparam \OUTPUT[1]~I .input_sync_reset = "none";
defparam \OUTPUT[1]~I .oe_async_reset = "none";
defparam \OUTPUT[1]~I .oe_power_up = "low";
defparam \OUTPUT[1]~I .oe_register_mode = "none";
defparam \OUTPUT[1]~I .oe_sync_reset = "none";
defparam \OUTPUT[1]~I .operation_mode = "output";
defparam \OUTPUT[1]~I .output_async_reset = "none";
defparam \OUTPUT[1]~I .output_power_up = "low";
defparam \OUTPUT[1]~I .output_register_mode = "none";
defparam \OUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[0]~I (
	.datain(inst1[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [0]));
// synopsys translate_off
defparam \OUTPUT[0]~I .input_async_reset = "none";
defparam \OUTPUT[0]~I .input_power_up = "low";
defparam \OUTPUT[0]~I .input_register_mode = "none";
defparam \OUTPUT[0]~I .input_sync_reset = "none";
defparam \OUTPUT[0]~I .oe_async_reset = "none";
defparam \OUTPUT[0]~I .oe_power_up = "low";
defparam \OUTPUT[0]~I .oe_register_mode = "none";
defparam \OUTPUT[0]~I .oe_sync_reset = "none";
defparam \OUTPUT[0]~I .operation_mode = "output";
defparam \OUTPUT[0]~I .output_async_reset = "none";
defparam \OUTPUT[0]~I .output_power_up = "low";
defparam \OUTPUT[0]~I .output_register_mode = "none";
defparam \OUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "input";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "input";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "input";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "input";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "input";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "input";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "input";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "input";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "input";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "input";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "input";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "input";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "input";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "input";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "input";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "input";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "input";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "input";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "input";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "input";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "input";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "input";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "input";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "input";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "input";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "input";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "input";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "input";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "input";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "input";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "input";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "input";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "input";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "input";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Z~I (
	.datain(\inst10~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
