<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="DemoInterconnect_axi_spi_master_0_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_axi_spi_master_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_axi_spi_master_0_1_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_axi_spi_master_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_axi_spi_master_1_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_axi_spi_master_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_axi_spi_master_1_1_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_axi_spi_master_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DemoInterconnect_clk_wiz_0_0_synth_1" LaunchDir="D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

