{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705749335343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705749335347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 12:15:35 2024 " "Processing started: Sat Jan 20 12:15:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705749335347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749335347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TAIBI_Lab2 -c TAIBI_Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TAIBI_Lab2 -c TAIBI_Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749335348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705749336299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705749336299 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "TAIBI_Lab2_qsys_file.qsys " "Elaborating Platform Designer system entity \"TAIBI_Lab2_qsys_file.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749347027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:51 Progress: Loading TAIBI_Lab2/TAIBI_Lab2_qsys_file.qsys " "2024.01.20.12:15:51 Progress: Loading TAIBI_Lab2/TAIBI_Lab2_qsys_file.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749351352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:51 Progress: Reading input file " "2024.01.20.12:15:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749351990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:52 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.01.20.12:15:52 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749352092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module clk_0 " "2024.01.20.12:15:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Adding digit_1 \[altera_avalon_pio 18.1\] " "2024.01.20.12:15:53 Progress: Adding digit_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module digit_1 " "2024.01.20.12:15:53 Progress: Parameterizing module digit_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Adding digit_2 \[altera_avalon_pio 18.1\] " "2024.01.20.12:15:53 Progress: Adding digit_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module digit_2 " "2024.01.20.12:15:53 Progress: Parameterizing module digit_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Adding digit_3 \[altera_avalon_pio 18.1\] " "2024.01.20.12:15:53 Progress: Adding digit_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module digit_3 " "2024.01.20.12:15:53 Progress: Parameterizing module digit_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.01.20.12:15:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module jtag_uart_0 " "2024.01.20.12:15:53 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.01.20.12:15:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module nios2_gen2_0 " "2024.01.20.12:15:53 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.01.20.12:15:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module onchip_memory2_0 " "2024.01.20.12:15:53 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Adding start \[altera_avalon_pio 18.1\] " "2024.01.20.12:15:53 Progress: Adding start \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module start " "2024.01.20.12:15:53 Progress: Parameterizing module start" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.01.20.12:15:53 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing module timer_0 " "2024.01.20.12:15:53 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Building connections " "2024.01.20.12:15:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Parameterizing connections " "2024.01.20.12:15:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:53 Progress: Validating " "2024.01.20.12:15:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749353599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.20.12:15:54 Progress: Done reading input file " "2024.01.20.12:15:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749354878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAIBI_Lab2_qsys_file.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "TAIBI_Lab2_qsys_file.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749356049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAIBI_Lab2_qsys_file.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "TAIBI_Lab2_qsys_file.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749356050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAIBI_Lab2_qsys_file: Generating TAIBI_Lab2_qsys_file \"TAIBI_Lab2_qsys_file\" for QUARTUS_SYNTH " "TAIBI_Lab2_qsys_file: Generating TAIBI_Lab2_qsys_file \"TAIBI_Lab2_qsys_file\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749356887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Digit_1: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_digit_1' " "Digit_1: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_digit_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749362694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Digit_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_digit_1 --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0002_digit_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0002_digit_1_gen//TAIBI_Lab2_qsys_file_digit_1_component_configuration.pl  --do_build_sim=0  \] " "Digit_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_digit_1 --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0002_digit_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0002_digit_1_gen//TAIBI_Lab2_qsys_file_digit_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749362695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Digit_1: Done RTL generation for module 'TAIBI_Lab2_qsys_file_digit_1' " "Digit_1: Done RTL generation for module 'TAIBI_Lab2_qsys_file_digit_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749363828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Digit_1: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_pio \"digit_1\" " "Digit_1: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_pio \"digit_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749363842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749363848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_jtag_uart_0 --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0003_jtag_uart_0_gen//TAIBI_Lab2_qsys_file_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_jtag_uart_0 --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0003_jtag_uart_0_gen//TAIBI_Lab2_qsys_file_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749363848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'TAIBI_Lab2_qsys_file_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'TAIBI_Lab2_qsys_file_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749364212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749364225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749364836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749364849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_onchip_memory2_0 --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0004_onchip_memory2_0_gen//TAIBI_Lab2_qsys_file_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_onchip_memory2_0 --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0004_onchip_memory2_0_gen//TAIBI_Lab2_qsys_file_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749364850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'TAIBI_Lab2_qsys_file_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'TAIBI_Lab2_qsys_file_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Start: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_start' " "Start: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_start'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Start:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_start --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0005_start_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0005_start_gen//TAIBI_Lab2_qsys_file_start_component_configuration.pl  --do_build_sim=0  \] " "Start:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_start --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0005_start_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0005_start_gen//TAIBI_Lab2_qsys_file_start_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Start: Done RTL generation for module 'TAIBI_Lab2_qsys_file_start' " "Start: Done RTL generation for module 'TAIBI_Lab2_qsys_file_start'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Start: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_pio \"start\" " "Start: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_pio \"start\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_timer_0' " "Timer_0: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_timer_0 --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0006_timer_0_gen//TAIBI_Lab2_qsys_file_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TAIBI_Lab2_qsys_file_timer_0 --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0006_timer_0_gen//TAIBI_Lab2_qsys_file_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'TAIBI_Lab2_qsys_file_timer_0' " "Timer_0: Done RTL generation for module 'TAIBI_Lab2_qsys_file_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749365707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749372189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749372698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749373220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749373681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749374150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749374688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749375256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749375769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"TAIBI_Lab2_qsys_file\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749380958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"TAIBI_Lab2_qsys_file\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"TAIBI_Lab2_qsys_file\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749381029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"TAIBI_Lab2_qsys_file\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"TAIBI_Lab2_qsys_file\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749381118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749381147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0009_cpu_gen//TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu --dir=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9742_1752052952196489009.dir/0009_cpu_gen//TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749381148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:22 (*) Starting Nios II generation " "Cpu: # 2024.01.20 12:16:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:22 (*)   Checking for plaintext license. " "Cpu: # 2024.01.20 12:16:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.01.20 12:16:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.01.20 12:16:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:24 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.01.20 12:16:24 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:24 (*)   Plaintext license not found. " "Cpu: # 2024.01.20 12:16:24 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:24 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.01.20 12:16:24 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:24 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.01.20 12:16:24 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:24 (*)   Creating all objects for CPU " "Cpu: # 2024.01.20 12:16:24 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:26 (*)   Generating RTL from CPU objects " "Cpu: # 2024.01.20 12:16:26 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:26 (*)   Creating plain-text RTL " "Cpu: # 2024.01.20 12:16:26 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.20 12:16:27 (*) Done Nios II generation " "Cpu: # 2024.01.20 12:16:27 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749387961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/PortableGit/TAIBI_Lab2/db/ip/TAIBI_Lab2_qsys_file/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/PortableGit/TAIBI_Lab2/db/ip/TAIBI_Lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/PortableGit/TAIBI_Lab2/db/ip/TAIBI_Lab2_qsys_file/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/PortableGit/TAIBI_Lab2/db/ip/TAIBI_Lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/PortableGit/TAIBI_Lab2/db/ip/TAIBI_Lab2_qsys_file/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/PortableGit/TAIBI_Lab2/db/ip/TAIBI_Lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAIBI_Lab2_qsys_file: Done \"TAIBI_Lab2_qsys_file\" with 30 modules, 42 files " "TAIBI_Lab2_qsys_file: Done \"TAIBI_Lab2_qsys_file\" with 30 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749388907 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "TAIBI_Lab2_qsys_file.qsys " "Finished elaborating Platform Designer system entity \"TAIBI_Lab2_qsys_file.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749390335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bin_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bin_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7seg-RTL " "Found design unit 1: bin_to_7seg-RTL" {  } { { "output_files/bin_to_7seg.vhd" "" { Text "E:/PortableGit/TAIBI_Lab2/output_files/bin_to_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391702 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7seg " "Found entity 1: bin_to_7seg" {  } { { "output_files/bin_to_7seg.vhd" "" { Text "E:/PortableGit/TAIBI_Lab2/output_files/bin_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taibi_lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file taibi_lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAIBI_Lab2-behav " "Found design unit 1: TAIBI_Lab2-behav" {  } { { "TAIBI_Lab2.vhd" "" { Text "E:/PortableGit/TAIBI_Lab2/TAIBI_Lab2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391705 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2 " "Found entity 1: TAIBI_Lab2" {  } { { "TAIBI_Lab2.vhd" "" { Text "E:/PortableGit/TAIBI_Lab2/TAIBI_Lab2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file " "Found entity 1: TAIBI_Lab2_qsys_file" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_digit_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_digit_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_digit_1 " "Found entity 1: TAIBI_Lab2_qsys_file_digit_1" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_digit_1.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_digit_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_irq_mapper " "Found entity 1: TAIBI_Lab2_qsys_file_irq_mapper" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_irq_mapper.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_jtag_uart_0_sim_scfifo_w " "Found entity 1: TAIBI_Lab2_qsys_file_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391772 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w " "Found entity 2: TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391772 ""} { "Info" "ISGN_ENTITY_NAME" "3 TAIBI_Lab2_qsys_file_jtag_uart_0_sim_scfifo_r " "Found entity 3: TAIBI_Lab2_qsys_file_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391772 ""} { "Info" "ISGN_ENTITY_NAME" "4 TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r " "Found entity 4: TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391772 ""} { "Info" "ISGN_ENTITY_NAME" "5 TAIBI_Lab2_qsys_file_jtag_uart_0 " "Found entity 5: TAIBI_Lab2_qsys_file_jtag_uart_0" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0 " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux_001 " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001 " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel taibi_lab2_qsys_file_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at taibi_lab2_qsys_file_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705749391915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel taibi_lab2_qsys_file_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at taibi_lab2_qsys_file_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705749391916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_router_default_decode " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_router_default_decode" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391918 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAIBI_Lab2_qsys_file_mm_interconnect_0_router " "Found entity 2: TAIBI_Lab2_qsys_file_mm_interconnect_0_router" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705749391932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705749391932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001_default_decode " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391935 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001 " "Found entity 2: TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705749391940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705749391940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002_default_decode " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391941 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002 " "Found entity 2: TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705749391945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705749391945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003_default_decode " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391948 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003 " "Found entity 2: TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux_001 " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749391990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749391990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001 " "Found entity 1: TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_nios2_gen2_0 " "Found entity 1: TAIBI_Lab2_qsys_file_nios2_gen2_0" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "2 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "3 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "4 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "5 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "6 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "7 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "8 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "9 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "10 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "11 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "12 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "13 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "14 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "15 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "16 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "17 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "18 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "19 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "20 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""} { "Info" "ISGN_ENTITY_NAME" "21 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu " "Found entity 21: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench " "Found entity 1: TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_onchip_memory2_0 " "Found entity 1: TAIBI_Lab2_qsys_file_onchip_memory2_0" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_start.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_start " "Found entity 1: TAIBI_Lab2_qsys_file_start" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_start.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_start.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAIBI_Lab2_qsys_file_timer_0 " "Found entity 1: TAIBI_Lab2_qsys_file_timer_0" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_timer_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392146 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_master_agent.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_master_translator.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_reset_controller.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/taibi_lab2_qsys_file/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/taibi_lab2_qsys_file/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_reset_synchronizer.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749392238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749392238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TAIBI_Lab2 " "Elaborating entity \"TAIBI_Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705749392397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file TAIBI_Lab2_qsys_file:u0 " "Elaborating entity \"TAIBI_Lab2_qsys_file\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\"" {  } { { "TAIBI_Lab2.vhd" "u0" { Text "E:/PortableGit/TAIBI_Lab2/TAIBI_Lab2.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749392441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_digit_1 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_digit_1:digit_1 " "Elaborating entity \"TAIBI_Lab2_qsys_file_digit_1\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_digit_1:digit_1\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "digit_1" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749392491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_jtag_uart_0 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"TAIBI_Lab2_qsys_file_jtag_uart_0\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "jtag_uart_0" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749392503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w " "Elaborating entity \"TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749392518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "wfifo" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749393097 ""}  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705749393097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749393198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749393198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749393233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749393233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "E:/PortableGit/TAIBI_Lab2/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749393275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749393275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "E:/PortableGit/TAIBI_Lab2/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749393366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749393366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/PortableGit/TAIBI_Lab2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749393458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749393458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "E:/PortableGit/TAIBI_Lab2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749393540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749393540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "E:/PortableGit/TAIBI_Lab2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r " "Elaborating entity \"TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r:the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "the_TAIBI_Lab2_qsys_file_jtag_uart_0_scfifo_r" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749393994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394032 ""}  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705749394032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TAIBI_Lab2_qsys_file_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "nios2_gen2_0" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0.v" "cpu" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_test_bench" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749394905 ""}  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705749394905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749394989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749394989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749394990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b_module TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_register_bank_b" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395209 ""}  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705749395209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_td_mode TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_td_mode:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_dtrace\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_td_mode:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395621 ""}  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705749395621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749395704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749395704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_ocimem\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram_module:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" "TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749395941 ""}  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705749395941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_nios2_gen2_0:nios2_gen2_0\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu:cpu\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_nios2_oci\|TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper:the_TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TAIBI_Lab2_qsys_file_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749395979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_onchip_memory2_0 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"TAIBI_Lab2_qsys_file_onchip_memory2_0\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "onchip_memory2_0" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" "the_altsyncram" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10250 " "Parameter \"maximum_depth\" = \"10250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10250 " "Parameter \"numwords_a\" = \"10250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705749396068 ""}  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705749396068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oc1 " "Found entity 1: altsyncram_2oc1" {  } { { "db/altsyncram_2oc1.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/altsyncram_2oc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749396165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749396165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oc1 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2oc1:auto_generated " "Elaborating entity \"altsyncram_2oc1\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2oc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749396275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749396275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2oc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2oc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_2oc1.tdf" "decode3" { Text "E:/PortableGit/TAIBI_Lab2/db/altsyncram_2oc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "E:/PortableGit/TAIBI_Lab2/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749396364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749396364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2oc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2oc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_2oc1.tdf" "mux2" { Text "E:/PortableGit/TAIBI_Lab2/db/altsyncram_2oc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_start TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_start:start " "Elaborating entity \"TAIBI_Lab2_qsys_file_start\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_start:start\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "start" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_timer_0 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_timer_0:timer_0 " "Elaborating entity \"TAIBI_Lab2_qsys_file_timer_0\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_timer_0:timer_0\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "timer_0" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "mm_interconnect_0" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:start_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:start_s1_translator\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "start_s1_translator" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "timer_0_s1_translator" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749396987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_router TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router:router " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_router\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router:router\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "router" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_router_default_decode TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router:router\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_router_default_decode\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router:router\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "router_001" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001_default_decode TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001:router_001\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001_default_decode\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001:router_001\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "router_002" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002_default_decode TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002:router_002\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002_default_decode\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002:router_002\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "router_003" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003_default_decode TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003:router_003\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003_default_decode\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003:router_003\|TAIBI_Lab2_qsys_file_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "cmd_demux" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux_001 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux_001\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "cmd_mux" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "rsp_demux" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux_001 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux_001\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "rsp_mux" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0 TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_mm_interconnect_0:mm_interconnect_0\|TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TAIBI_Lab2_qsys_file_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAIBI_Lab2_qsys_file_irq_mapper TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_irq_mapper:irq_mapper " "Elaborating entity \"TAIBI_Lab2_qsys_file_irq_mapper\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|TAIBI_Lab2_qsys_file_irq_mapper:irq_mapper\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "irq_mapper" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TAIBI_Lab2_qsys_file:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" "rst_controller" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/taibi_lab2_qsys_file.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TAIBI_Lab2_qsys_file:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TAIBI_Lab2_qsys_file:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TAIBI_Lab2_qsys_file:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/taibi_lab2_qsys_file/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg bin_to_7seg:u1 " "Elaborating entity \"bin_to_7seg\" for hierarchy \"bin_to_7seg:u1\"" {  } { { "TAIBI_Lab2.vhd" "u1" { Text "E:/PortableGit/TAIBI_Lab2/TAIBI_Lab2.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749397826 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705749400057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.20.12:16:47 Progress: Loading sld9ddd3ad0/alt_sld_fab_wrapper_hw.tcl " "2024.01.20.12:16:47 Progress: Loading sld9ddd3ad0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749407564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749413044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749413406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749418147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749418323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749418506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749418730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749418754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749418755 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705749419527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9ddd3ad0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9ddd3ad0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9ddd3ad0/alt_sld_fab.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/sld9ddd3ad0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749419904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749419904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749420067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749420067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749420086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749420086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749420212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749420212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749420413 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749420413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749420413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/sld9ddd3ad0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705749420544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749420544 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705749426201 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 352 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_jtag_uart_0.v" 398 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_timer_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_timer_0.v" 167 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/altera_reset_synchronizer.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_timer_0.v" "" { Text "E:/PortableGit/TAIBI_Lab2/db/ip/taibi_lab2_qsys_file/submodules/taibi_lab2_qsys_file_timer_0.v" 176 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705749426417 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705749426418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749428841 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705749431174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/PortableGit/TAIBI_Lab2/output_files/TAIBI_Lab2.map.smsg " "Generated suppressed messages file E:/PortableGit/TAIBI_Lab2/output_files/TAIBI_Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749431924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705749433610 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705749433610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2416 " "Implemented 2416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705749434191 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705749434191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2211 " "Implemented 2211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705749434191 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705749434191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705749434191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705749434294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 12:17:14 2024 " "Processing ended: Sat Jan 20 12:17:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705749434294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705749434294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:33 " "Total CPU time (on all processors): 00:02:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705749434294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705749434294 ""}
