# 4x4-bit-multiplier-7nm-layout

The project is for building a 4x4 bit multiplier and completing the schematic and layout to simulate the result. The schematic is composed of of 2 bits full adder and 4 bits full adder. The total cells are about 140 cells.
