# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name: sext_inreg_s32_8
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: sext_inreg_s32_8
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[SE8_:%[0-9]+]]:gpr = SE8 [[COPY]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[SE8_]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_SEXT_INREG %0, 8
    PseudoRET implicit $lr, implicit %1
...

---
name: sext_inreg_s32_16
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: sext_inreg_s32_16
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[SE16_:%[0-9]+]]:gpr = SE16 [[COPY]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[SE16_]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_SEXT_INREG %0, 16
    PseudoRET implicit $lr, implicit %1
...

---
name: sext_inreg_s32_4
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: sext_inreg_s32_4
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[MOV_S12_:%[0-9]+]]:gpr = MOV_S12 28
    ; CHECK-NEXT: [[LSHL:%[0-9]+]]:gpr = LSHL [[COPY]], [[MOV_S12_]]
    ; CHECK-NEXT: [[MOV_S12_1:%[0-9]+]]:gpr = MOV_S12 -28
    ; CHECK-NEXT: [[ASHL:%[0-9]+]]:gpr = ASHL [[LSHL]], [[MOV_S12_1]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ASHL]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_SEXT_INREG %0, 4
    PseudoRET implicit $lr, implicit %1
...

---
name: sext_inreg_s32_30
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: sext_inreg_s32_30
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[MOV_S12_:%[0-9]+]]:gpr = MOV_S12 2
    ; CHECK-NEXT: [[LSHL:%[0-9]+]]:gpr = LSHL [[COPY]], [[MOV_S12_]]
    ; CHECK-NEXT: [[MOV_S12_1:%[0-9]+]]:gpr = MOV_S12 -2
    ; CHECK-NEXT: [[ASHL:%[0-9]+]]:gpr = ASHL [[LSHL]], [[MOV_S12_1]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ASHL]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_SEXT_INREG %0, 30
    PseudoRET implicit $lr, implicit %1
...
