ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart4_tx;
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart4_rx;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart5_rx;
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart5_tx;
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart6_rx;
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart6_tx;
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  64:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  69:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  74:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  83:Core/Src/stm32f4xx_hal_msp.c ****   */
  84:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  85:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 85 1 view -0
  30              		.cfi_startproc
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 3


  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  86:Core/Src/stm32f4xx_hal_msp.c **** 
  87:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  88:Core/Src/stm32f4xx_hal_msp.c **** 
  89:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  90:Core/Src/stm32f4xx_hal_msp.c **** 
  91:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 91 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 91 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 91 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 91 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 91 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 91 3 view .LVU6
  92:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 92 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 92 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 92 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 92 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 92 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 92 3 view .LVU12
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 99 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 4


  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE134:
  82              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_I2C_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_I2C_MspInit:
  90              	.LVL0:
  91              	.LFB135:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 101:Core/Src/stm32f4xx_hal_msp.c **** /**
 102:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 103:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 104:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 105:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 106:Core/Src/stm32f4xx_hal_msp.c **** */
 107:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 108:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 108 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 108 1 is_stmt 0 view .LVU15
  97 0000 30B5     		push	{r4, r5, lr}
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 89B0     		sub	sp, sp, #36
 103              		.cfi_def_cfa_offset 48
 109:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 109 3 is_stmt 1 view .LVU16
 105              		.loc 1 109 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
 110:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 112              		.loc 1 110 3 is_stmt 1 view .LVU18
 113              		.loc 1 110 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 110 5 view .LVU20
 116 0012 1D4B     		ldr	r3, .L9
 117 0014 9A42     		cmp	r2, r3
 118 0016 01D0     		beq	.L8
 119              	.LVL1:
 120              	.L5:
 111:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 5


 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 117:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 118:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 119:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 120:Core/Src/stm32f4xx_hal_msp.c ****     */
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 126:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 129:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   }
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 141 1 view .LVU21
 122 0018 09B0     		add	sp, sp, #36
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 001a 30BD     		pop	{r4, r5, pc}
 127              	.LVL2:
 128              	.L8:
 129              		.cfi_restore_state
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130              		.loc 1 116 5 is_stmt 1 view .LVU22
 131              	.LBB4:
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 132              		.loc 1 116 5 view .LVU23
 133 001c 0024     		movs	r4, #0
 134 001e 0194     		str	r4, [sp, #4]
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135              		.loc 1 116 5 view .LVU24
 136 0020 1A4D     		ldr	r5, .L9+4
 137 0022 2B6B     		ldr	r3, [r5, #48]
 138 0024 43F00203 		orr	r3, r3, #2
 139 0028 2B63     		str	r3, [r5, #48]
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 116 5 view .LVU25
 141 002a 2B6B     		ldr	r3, [r5, #48]
 142 002c 03F00203 		and	r3, r3, #2
 143 0030 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 6


 116:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 116 5 view .LVU26
 145 0032 019B     		ldr	r3, [sp, #4]
 146              	.LBE4:
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 116 5 view .LVU27
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 148              		.loc 1 121 5 view .LVU28
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 149              		.loc 1 121 25 is_stmt 0 view .LVU29
 150 0034 C023     		movs	r3, #192
 151 0036 0393     		str	r3, [sp, #12]
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 152              		.loc 1 122 5 is_stmt 1 view .LVU30
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 153              		.loc 1 122 26 is_stmt 0 view .LVU31
 154 0038 1223     		movs	r3, #18
 155 003a 0493     		str	r3, [sp, #16]
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 156              		.loc 1 123 5 is_stmt 1 view .LVU32
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 157              		.loc 1 123 26 is_stmt 0 view .LVU33
 158 003c 0123     		movs	r3, #1
 159 003e 0593     		str	r3, [sp, #20]
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 160              		.loc 1 124 5 is_stmt 1 view .LVU34
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 161              		.loc 1 124 27 is_stmt 0 view .LVU35
 162 0040 0323     		movs	r3, #3
 163 0042 0693     		str	r3, [sp, #24]
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 164              		.loc 1 125 5 is_stmt 1 view .LVU36
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 165              		.loc 1 125 31 is_stmt 0 view .LVU37
 166 0044 0423     		movs	r3, #4
 167 0046 0793     		str	r3, [sp, #28]
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 168              		.loc 1 126 5 is_stmt 1 view .LVU38
 169 0048 03A9     		add	r1, sp, #12
 170 004a 1148     		ldr	r0, .L9+8
 171              	.LVL3:
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 172              		.loc 1 126 5 is_stmt 0 view .LVU39
 173 004c FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL4:
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
 175              		.loc 1 129 5 is_stmt 1 view .LVU40
 176              	.LBB5:
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
 177              		.loc 1 129 5 view .LVU41
 178 0050 0294     		str	r4, [sp, #8]
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
 179              		.loc 1 129 5 view .LVU42
 180 0052 2B6C     		ldr	r3, [r5, #64]
 181 0054 43F40013 		orr	r3, r3, #2097152
 182 0058 2B64     		str	r3, [r5, #64]
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 7


 183              		.loc 1 129 5 view .LVU43
 184 005a 2B6C     		ldr	r3, [r5, #64]
 185 005c 03F40013 		and	r3, r3, #2097152
 186 0060 0293     		str	r3, [sp, #8]
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
 187              		.loc 1 129 5 view .LVU44
 188 0062 029B     		ldr	r3, [sp, #8]
 189              	.LBE5:
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
 190              		.loc 1 129 5 view .LVU45
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 191              		.loc 1 131 5 view .LVU46
 192 0064 2246     		mov	r2, r4
 193 0066 2146     		mov	r1, r4
 194 0068 1F20     		movs	r0, #31
 195 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 196              	.LVL5:
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 197              		.loc 1 132 5 view .LVU47
 198 006e 1F20     		movs	r0, #31
 199 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 200              	.LVL6:
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 201              		.loc 1 133 5 view .LVU48
 202 0074 2246     		mov	r2, r4
 203 0076 2146     		mov	r1, r4
 204 0078 2020     		movs	r0, #32
 205 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 206              	.LVL7:
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 207              		.loc 1 134 5 view .LVU49
 208 007e 2020     		movs	r0, #32
 209 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 210              	.LVL8:
 211              		.loc 1 141 1 is_stmt 0 view .LVU50
 212 0084 C8E7     		b	.L5
 213              	.L10:
 214 0086 00BF     		.align	2
 215              	.L9:
 216 0088 00540040 		.word	1073763328
 217 008c 00380240 		.word	1073887232
 218 0090 00040240 		.word	1073873920
 219              		.cfi_endproc
 220              	.LFE135:
 222              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 223              		.align	1
 224              		.global	HAL_I2C_MspDeInit
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 229              	HAL_I2C_MspDeInit:
 230              	.LVL9:
 231              	.LFB136:
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** /**
 144:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 145:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 8


 146:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 147:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f4xx_hal_msp.c **** */
 149:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 150:Core/Src/stm32f4xx_hal_msp.c **** {
 232              		.loc 1 150 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 151:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 236              		.loc 1 151 3 view .LVU52
 237              		.loc 1 151 10 is_stmt 0 view .LVU53
 238 0000 0268     		ldr	r2, [r0]
 239              		.loc 1 151 5 view .LVU54
 240 0002 0D4B     		ldr	r3, .L18
 241 0004 9A42     		cmp	r2, r3
 242 0006 00D0     		beq	.L17
 243 0008 7047     		bx	lr
 244              	.L17:
 150:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 245              		.loc 1 150 1 view .LVU55
 246 000a 10B5     		push	{r4, lr}
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 4, -8
 249              		.cfi_offset 14, -4
 152:Core/Src/stm32f4xx_hal_msp.c ****   {
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 156:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 157:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 250              		.loc 1 157 5 is_stmt 1 view .LVU56
 251 000c 0B4A     		ldr	r2, .L18+4
 252 000e 136C     		ldr	r3, [r2, #64]
 253 0010 23F40013 		bic	r3, r3, #2097152
 254 0014 1364     		str	r3, [r2, #64]
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 160:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 161:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 162:Core/Src/stm32f4xx_hal_msp.c ****     */
 163:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 255              		.loc 1 163 5 view .LVU57
 256 0016 0A4C     		ldr	r4, .L18+8
 257 0018 4021     		movs	r1, #64
 258 001a 2046     		mov	r0, r4
 259              	.LVL10:
 260              		.loc 1 163 5 is_stmt 0 view .LVU58
 261 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 262              	.LVL11:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 263              		.loc 1 165 5 is_stmt 1 view .LVU59
 264 0020 8021     		movs	r1, #128
 265 0022 2046     		mov	r0, r4
 266 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 267              	.LVL12:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 9


 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt DeInit */
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 268              		.loc 1 168 5 view .LVU60
 269 0028 1F20     		movs	r0, #31
 270 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 271              	.LVL13:
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 272              		.loc 1 169 5 view .LVU61
 273 002e 2020     		movs	r0, #32
 274 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 275              	.LVL14:
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 173:Core/Src/stm32f4xx_hal_msp.c ****   }
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c **** }
 276              		.loc 1 175 1 is_stmt 0 view .LVU62
 277 0034 10BD     		pop	{r4, pc}
 278              	.L19:
 279 0036 00BF     		.align	2
 280              	.L18:
 281 0038 00540040 		.word	1073763328
 282 003c 00380240 		.word	1073887232
 283 0040 00040240 		.word	1073873920
 284              		.cfi_endproc
 285              	.LFE136:
 287              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 288              		.align	1
 289              		.global	HAL_RTC_MspInit
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 294              	HAL_RTC_MspInit:
 295              	.LVL15:
 296              	.LFB137:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c **** /**
 178:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 179:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 180:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 181:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 182:Core/Src/stm32f4xx_hal_msp.c **** */
 183:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 184:Core/Src/stm32f4xx_hal_msp.c **** {
 297              		.loc 1 184 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 88
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		.loc 1 184 1 is_stmt 0 view .LVU64
 302 0000 10B5     		push	{r4, lr}
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 4, -8
 305              		.cfi_offset 14, -4
 306 0002 96B0     		sub	sp, sp, #88
 307              		.cfi_def_cfa_offset 96
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 10


 308 0004 0446     		mov	r4, r0
 185:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 309              		.loc 1 185 3 is_stmt 1 view .LVU65
 310              		.loc 1 185 28 is_stmt 0 view .LVU66
 311 0006 5822     		movs	r2, #88
 312 0008 0021     		movs	r1, #0
 313 000a 6846     		mov	r0, sp
 314              	.LVL16:
 315              		.loc 1 185 28 view .LVU67
 316 000c FFF7FEFF 		bl	memset
 317              	.LVL17:
 186:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 318              		.loc 1 186 3 is_stmt 1 view .LVU68
 319              		.loc 1 186 10 is_stmt 0 view .LVU69
 320 0010 2268     		ldr	r2, [r4]
 321              		.loc 1 186 5 view .LVU70
 322 0012 0B4B     		ldr	r3, .L26
 323 0014 9A42     		cmp	r2, r3
 324 0016 01D0     		beq	.L24
 325              	.L20:
 187:Core/Src/stm32f4xx_hal_msp.c ****   {
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 193:Core/Src/stm32f4xx_hal_msp.c ****   */
 194:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 195:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 196:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 197:Core/Src/stm32f4xx_hal_msp.c ****     {
 198:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 199:Core/Src/stm32f4xx_hal_msp.c ****     }
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 202:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   }
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c **** }
 326              		.loc 1 209 1 view .LVU71
 327 0018 16B0     		add	sp, sp, #88
 328              		.cfi_remember_state
 329              		.cfi_def_cfa_offset 8
 330              		@ sp needed
 331 001a 10BD     		pop	{r4, pc}
 332              	.LVL18:
 333              	.L24:
 334              		.cfi_restore_state
 194:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 335              		.loc 1 194 5 is_stmt 1 view .LVU72
 194:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 336              		.loc 1 194 46 is_stmt 0 view .LVU73
 337 001c 0823     		movs	r3, #8
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 11


 338 001e 0093     		str	r3, [sp]
 195:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 339              		.loc 1 195 5 is_stmt 1 view .LVU74
 195:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 340              		.loc 1 195 43 is_stmt 0 view .LVU75
 341 0020 4FF48073 		mov	r3, #256
 342 0024 0993     		str	r3, [sp, #36]
 196:Core/Src/stm32f4xx_hal_msp.c ****     {
 343              		.loc 1 196 5 is_stmt 1 view .LVU76
 196:Core/Src/stm32f4xx_hal_msp.c ****     {
 344              		.loc 1 196 9 is_stmt 0 view .LVU77
 345 0026 6846     		mov	r0, sp
 346 0028 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 347              	.LVL19:
 196:Core/Src/stm32f4xx_hal_msp.c ****     {
 348              		.loc 1 196 8 discriminator 1 view .LVU78
 349 002c 20B9     		cbnz	r0, .L25
 350              	.L22:
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 351              		.loc 1 202 5 is_stmt 1 view .LVU79
 352 002e 054B     		ldr	r3, .L26+4
 353 0030 0122     		movs	r2, #1
 354 0032 C3F83C2E 		str	r2, [r3, #3644]
 355              		.loc 1 209 1 is_stmt 0 view .LVU80
 356 0036 EFE7     		b	.L20
 357              	.L25:
 198:Core/Src/stm32f4xx_hal_msp.c ****     }
 358              		.loc 1 198 7 is_stmt 1 view .LVU81
 359 0038 FFF7FEFF 		bl	Error_Handler
 360              	.LVL20:
 361 003c F7E7     		b	.L22
 362              	.L27:
 363 003e 00BF     		.align	2
 364              	.L26:
 365 0040 00280040 		.word	1073752064
 366 0044 00004742 		.word	1111949312
 367              		.cfi_endproc
 368              	.LFE137:
 370              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 371              		.align	1
 372              		.global	HAL_RTC_MspDeInit
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	HAL_RTC_MspDeInit:
 378              	.LVL21:
 379              	.LFB138:
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c **** /**
 212:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 213:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 214:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 215:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 216:Core/Src/stm32f4xx_hal_msp.c **** */
 217:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 218:Core/Src/stm32f4xx_hal_msp.c **** {
 380              		.loc 1 218 1 view -0
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 12


 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 219:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 385              		.loc 1 219 3 view .LVU83
 386              		.loc 1 219 10 is_stmt 0 view .LVU84
 387 0000 0268     		ldr	r2, [r0]
 388              		.loc 1 219 5 view .LVU85
 389 0002 044B     		ldr	r3, .L31
 390 0004 9A42     		cmp	r2, r3
 391 0006 00D0     		beq	.L30
 392              	.L28:
 220:Core/Src/stm32f4xx_hal_msp.c ****   {
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 224:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 225:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 229:Core/Src/stm32f4xx_hal_msp.c ****   }
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c **** }
 393              		.loc 1 231 1 view .LVU86
 394 0008 7047     		bx	lr
 395              	.L30:
 225:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 396              		.loc 1 225 5 is_stmt 1 view .LVU87
 397 000a 034B     		ldr	r3, .L31+4
 398 000c 0022     		movs	r2, #0
 399 000e C3F83C2E 		str	r2, [r3, #3644]
 400              		.loc 1 231 1 is_stmt 0 view .LVU88
 401 0012 F9E7     		b	.L28
 402              	.L32:
 403              		.align	2
 404              	.L31:
 405 0014 00280040 		.word	1073752064
 406 0018 00004742 		.word	1111949312
 407              		.cfi_endproc
 408              	.LFE138:
 410              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 411              		.align	1
 412              		.global	HAL_SPI_MspInit
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	HAL_SPI_MspInit:
 418              	.LVL22:
 419              	.LFB139:
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c **** /**
 234:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 235:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 236:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 237:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 13


 238:Core/Src/stm32f4xx_hal_msp.c **** */
 239:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 240:Core/Src/stm32f4xx_hal_msp.c **** {
 420              		.loc 1 240 1 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 40
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		.loc 1 240 1 is_stmt 0 view .LVU90
 425 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 426              		.cfi_def_cfa_offset 20
 427              		.cfi_offset 4, -20
 428              		.cfi_offset 5, -16
 429              		.cfi_offset 6, -12
 430              		.cfi_offset 7, -8
 431              		.cfi_offset 14, -4
 432 0002 8BB0     		sub	sp, sp, #44
 433              		.cfi_def_cfa_offset 64
 241:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 434              		.loc 1 241 3 is_stmt 1 view .LVU91
 435              		.loc 1 241 20 is_stmt 0 view .LVU92
 436 0004 0023     		movs	r3, #0
 437 0006 0593     		str	r3, [sp, #20]
 438 0008 0693     		str	r3, [sp, #24]
 439 000a 0793     		str	r3, [sp, #28]
 440 000c 0893     		str	r3, [sp, #32]
 441 000e 0993     		str	r3, [sp, #36]
 242:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 442              		.loc 1 242 3 is_stmt 1 view .LVU93
 443              		.loc 1 242 10 is_stmt 0 view .LVU94
 444 0010 0368     		ldr	r3, [r0]
 445              		.loc 1 242 5 view .LVU95
 446 0012 3F4A     		ldr	r2, .L41
 447 0014 9342     		cmp	r3, r2
 448 0016 04D0     		beq	.L38
 243:Core/Src/stm32f4xx_hal_msp.c ****   {
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 247:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 251:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 252:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 253:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 254:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 255:Core/Src/stm32f4xx_hal_msp.c ****     */
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 258:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 261:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA Init */
 264:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_TX Init */
 265:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA2_Stream2;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 14


 266:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 267:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 268:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 270:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 271:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 272:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 273:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 274:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 275:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 276:Core/Src/stm32f4xx_hal_msp.c ****     {
 277:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 278:Core/Src/stm32f4xx_hal_msp.c ****     }
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 285:Core/Src/stm32f4xx_hal_msp.c ****   }
 286:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 449              		.loc 1 286 8 is_stmt 1 view .LVU96
 450              		.loc 1 286 10 is_stmt 0 view .LVU97
 451 0018 3E4A     		ldr	r2, .L41+4
 452 001a 9342     		cmp	r3, r2
 453 001c 3FD0     		beq	.L39
 454              	.LVL23:
 455              	.L33:
 287:Core/Src/stm32f4xx_hal_msp.c ****   {
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 291:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 295:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 296:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 297:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 298:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 299:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> SPI2_SCK
 300:Core/Src/stm32f4xx_hal_msp.c ****     */
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 305:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 306:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 309:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 313:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 314:Core/Src/stm32f4xx_hal_msp.c **** 
 315:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 15


 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 318:Core/Src/stm32f4xx_hal_msp.c ****   }
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c **** }
 456              		.loc 1 320 1 view .LVU98
 457 001e 0BB0     		add	sp, sp, #44
 458              		.cfi_remember_state
 459              		.cfi_def_cfa_offset 20
 460              		@ sp needed
 461 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 462              	.LVL24:
 463              	.L38:
 464              		.cfi_restore_state
 465              		.loc 1 320 1 view .LVU99
 466 0022 0446     		mov	r4, r0
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 467              		.loc 1 248 5 is_stmt 1 view .LVU100
 468              	.LBB6:
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 469              		.loc 1 248 5 view .LVU101
 470 0024 0025     		movs	r5, #0
 471 0026 0095     		str	r5, [sp]
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 472              		.loc 1 248 5 view .LVU102
 473 0028 3B4B     		ldr	r3, .L41+8
 474 002a 5A6C     		ldr	r2, [r3, #68]
 475 002c 42F48052 		orr	r2, r2, #4096
 476 0030 5A64     		str	r2, [r3, #68]
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 477              		.loc 1 248 5 view .LVU103
 478 0032 5A6C     		ldr	r2, [r3, #68]
 479 0034 02F48052 		and	r2, r2, #4096
 480 0038 0092     		str	r2, [sp]
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 481              		.loc 1 248 5 view .LVU104
 482 003a 009A     		ldr	r2, [sp]
 483              	.LBE6:
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 484              		.loc 1 248 5 view .LVU105
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 485              		.loc 1 250 5 view .LVU106
 486              	.LBB7:
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 487              		.loc 1 250 5 view .LVU107
 488 003c 0195     		str	r5, [sp, #4]
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 489              		.loc 1 250 5 view .LVU108
 490 003e 1A6B     		ldr	r2, [r3, #48]
 491 0040 42F00102 		orr	r2, r2, #1
 492 0044 1A63     		str	r2, [r3, #48]
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 493              		.loc 1 250 5 view .LVU109
 494 0046 1B6B     		ldr	r3, [r3, #48]
 495 0048 03F00103 		and	r3, r3, #1
 496 004c 0193     		str	r3, [sp, #4]
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 16


 497              		.loc 1 250 5 view .LVU110
 498 004e 019B     		ldr	r3, [sp, #4]
 499              	.LBE7:
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 500              		.loc 1 250 5 view .LVU111
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 501              		.loc 1 256 5 view .LVU112
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 502              		.loc 1 256 25 is_stmt 0 view .LVU113
 503 0050 B023     		movs	r3, #176
 504 0052 0593     		str	r3, [sp, #20]
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 505              		.loc 1 257 5 is_stmt 1 view .LVU114
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 506              		.loc 1 257 26 is_stmt 0 view .LVU115
 507 0054 0223     		movs	r3, #2
 508 0056 0693     		str	r3, [sp, #24]
 258:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 509              		.loc 1 258 5 is_stmt 1 view .LVU116
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 510              		.loc 1 259 5 view .LVU117
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 511              		.loc 1 259 27 is_stmt 0 view .LVU118
 512 0058 0323     		movs	r3, #3
 513 005a 0893     		str	r3, [sp, #32]
 260:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 514              		.loc 1 260 5 is_stmt 1 view .LVU119
 260:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 515              		.loc 1 260 31 is_stmt 0 view .LVU120
 516 005c 0523     		movs	r3, #5
 517 005e 0993     		str	r3, [sp, #36]
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 518              		.loc 1 261 5 is_stmt 1 view .LVU121
 519 0060 05A9     		add	r1, sp, #20
 520 0062 2E48     		ldr	r0, .L41+12
 521              	.LVL25:
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 522              		.loc 1 261 5 is_stmt 0 view .LVU122
 523 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 524              	.LVL26:
 265:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 525              		.loc 1 265 5 is_stmt 1 view .LVU123
 265:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 526              		.loc 1 265 27 is_stmt 0 view .LVU124
 527 0068 2D48     		ldr	r0, .L41+16
 528 006a 2E4B     		ldr	r3, .L41+20
 529 006c 0360     		str	r3, [r0]
 266:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 530              		.loc 1 266 5 is_stmt 1 view .LVU125
 266:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 531              		.loc 1 266 31 is_stmt 0 view .LVU126
 532 006e 4FF08063 		mov	r3, #67108864
 533 0072 4360     		str	r3, [r0, #4]
 267:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 534              		.loc 1 267 5 is_stmt 1 view .LVU127
 267:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 535              		.loc 1 267 33 is_stmt 0 view .LVU128
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 17


 536 0074 4023     		movs	r3, #64
 537 0076 8360     		str	r3, [r0, #8]
 268:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 538              		.loc 1 268 5 is_stmt 1 view .LVU129
 268:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 539              		.loc 1 268 33 is_stmt 0 view .LVU130
 540 0078 C560     		str	r5, [r0, #12]
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 541              		.loc 1 269 5 is_stmt 1 view .LVU131
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 542              		.loc 1 269 30 is_stmt 0 view .LVU132
 543 007a 4FF48063 		mov	r3, #1024
 544 007e 0361     		str	r3, [r0, #16]
 270:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 545              		.loc 1 270 5 is_stmt 1 view .LVU133
 270:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 546              		.loc 1 270 43 is_stmt 0 view .LVU134
 547 0080 4561     		str	r5, [r0, #20]
 271:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 548              		.loc 1 271 5 is_stmt 1 view .LVU135
 271:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 549              		.loc 1 271 40 is_stmt 0 view .LVU136
 550 0082 8561     		str	r5, [r0, #24]
 272:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 551              		.loc 1 272 5 is_stmt 1 view .LVU137
 272:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 552              		.loc 1 272 28 is_stmt 0 view .LVU138
 553 0084 C561     		str	r5, [r0, #28]
 273:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 554              		.loc 1 273 5 is_stmt 1 view .LVU139
 273:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 555              		.loc 1 273 32 is_stmt 0 view .LVU140
 556 0086 0562     		str	r5, [r0, #32]
 274:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 557              		.loc 1 274 5 is_stmt 1 view .LVU141
 274:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 558              		.loc 1 274 32 is_stmt 0 view .LVU142
 559 0088 4562     		str	r5, [r0, #36]
 275:Core/Src/stm32f4xx_hal_msp.c ****     {
 560              		.loc 1 275 5 is_stmt 1 view .LVU143
 275:Core/Src/stm32f4xx_hal_msp.c ****     {
 561              		.loc 1 275 9 is_stmt 0 view .LVU144
 562 008a FFF7FEFF 		bl	HAL_DMA_Init
 563              	.LVL27:
 275:Core/Src/stm32f4xx_hal_msp.c ****     {
 564              		.loc 1 275 8 discriminator 1 view .LVU145
 565 008e 18B9     		cbnz	r0, .L40
 566              	.L35:
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 567              		.loc 1 280 5 is_stmt 1 view .LVU146
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 568              		.loc 1 280 5 view .LVU147
 569 0090 234B     		ldr	r3, .L41+16
 570 0092 A364     		str	r3, [r4, #72]
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 571              		.loc 1 280 5 view .LVU148
 572 0094 9C63     		str	r4, [r3, #56]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 18


 280:Core/Src/stm32f4xx_hal_msp.c **** 
 573              		.loc 1 280 5 view .LVU149
 574 0096 C2E7     		b	.L33
 575              	.L40:
 277:Core/Src/stm32f4xx_hal_msp.c ****     }
 576              		.loc 1 277 7 view .LVU150
 577 0098 FFF7FEFF 		bl	Error_Handler
 578              	.LVL28:
 579 009c F8E7     		b	.L35
 580              	.LVL29:
 581              	.L39:
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 582              		.loc 1 292 5 view .LVU151
 583              	.LBB8:
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 584              		.loc 1 292 5 view .LVU152
 585 009e 0024     		movs	r4, #0
 586 00a0 0294     		str	r4, [sp, #8]
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 587              		.loc 1 292 5 view .LVU153
 588 00a2 1D4B     		ldr	r3, .L41+8
 589 00a4 1A6C     		ldr	r2, [r3, #64]
 590 00a6 42F48042 		orr	r2, r2, #16384
 591 00aa 1A64     		str	r2, [r3, #64]
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 592              		.loc 1 292 5 view .LVU154
 593 00ac 1A6C     		ldr	r2, [r3, #64]
 594 00ae 02F48042 		and	r2, r2, #16384
 595 00b2 0292     		str	r2, [sp, #8]
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 596              		.loc 1 292 5 view .LVU155
 597 00b4 029A     		ldr	r2, [sp, #8]
 598              	.LBE8:
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 599              		.loc 1 292 5 view .LVU156
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 600              		.loc 1 294 5 view .LVU157
 601              	.LBB9:
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 602              		.loc 1 294 5 view .LVU158
 603 00b6 0394     		str	r4, [sp, #12]
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 604              		.loc 1 294 5 view .LVU159
 605 00b8 1A6B     		ldr	r2, [r3, #48]
 606 00ba 42F00402 		orr	r2, r2, #4
 607 00be 1A63     		str	r2, [r3, #48]
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 608              		.loc 1 294 5 view .LVU160
 609 00c0 1A6B     		ldr	r2, [r3, #48]
 610 00c2 02F00402 		and	r2, r2, #4
 611 00c6 0392     		str	r2, [sp, #12]
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 612              		.loc 1 294 5 view .LVU161
 613 00c8 039A     		ldr	r2, [sp, #12]
 614              	.LBE9:
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 615              		.loc 1 294 5 view .LVU162
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 19


 295:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 616              		.loc 1 295 5 view .LVU163
 617              	.LBB10:
 295:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 618              		.loc 1 295 5 view .LVU164
 619 00ca 0494     		str	r4, [sp, #16]
 295:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 620              		.loc 1 295 5 view .LVU165
 621 00cc 1A6B     		ldr	r2, [r3, #48]
 622 00ce 42F00102 		orr	r2, r2, #1
 623 00d2 1A63     		str	r2, [r3, #48]
 295:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 624              		.loc 1 295 5 view .LVU166
 625 00d4 1B6B     		ldr	r3, [r3, #48]
 626 00d6 03F00103 		and	r3, r3, #1
 627 00da 0493     		str	r3, [sp, #16]
 295:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 628              		.loc 1 295 5 view .LVU167
 629 00dc 049B     		ldr	r3, [sp, #16]
 630              	.LBE10:
 295:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 631              		.loc 1 295 5 view .LVU168
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 632              		.loc 1 301 5 view .LVU169
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 633              		.loc 1 301 25 is_stmt 0 view .LVU170
 634 00de 0C23     		movs	r3, #12
 635 00e0 0593     		str	r3, [sp, #20]
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 636              		.loc 1 302 5 is_stmt 1 view .LVU171
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 637              		.loc 1 302 26 is_stmt 0 view .LVU172
 638 00e2 0227     		movs	r7, #2
 639 00e4 0697     		str	r7, [sp, #24]
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 640              		.loc 1 303 5 is_stmt 1 view .LVU173
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 641              		.loc 1 304 5 view .LVU174
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 642              		.loc 1 304 27 is_stmt 0 view .LVU175
 643 00e6 0326     		movs	r6, #3
 644 00e8 0896     		str	r6, [sp, #32]
 305:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 645              		.loc 1 305 5 is_stmt 1 view .LVU176
 305:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 646              		.loc 1 305 31 is_stmt 0 view .LVU177
 647 00ea 0525     		movs	r5, #5
 648 00ec 0995     		str	r5, [sp, #36]
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 649              		.loc 1 306 5 is_stmt 1 view .LVU178
 650 00ee 05A9     		add	r1, sp, #20
 651 00f0 0D48     		ldr	r0, .L41+24
 652              	.LVL30:
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 653              		.loc 1 306 5 is_stmt 0 view .LVU179
 654 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 655              	.LVL31:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 20


 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 656              		.loc 1 308 5 is_stmt 1 view .LVU180
 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 657              		.loc 1 308 25 is_stmt 0 view .LVU181
 658 00f6 4FF40073 		mov	r3, #512
 659 00fa 0593     		str	r3, [sp, #20]
 309:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 660              		.loc 1 309 5 is_stmt 1 view .LVU182
 309:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 661              		.loc 1 309 26 is_stmt 0 view .LVU183
 662 00fc 0697     		str	r7, [sp, #24]
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 663              		.loc 1 310 5 is_stmt 1 view .LVU184
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 664              		.loc 1 310 26 is_stmt 0 view .LVU185
 665 00fe 0794     		str	r4, [sp, #28]
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 666              		.loc 1 311 5 is_stmt 1 view .LVU186
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 667              		.loc 1 311 27 is_stmt 0 view .LVU187
 668 0100 0896     		str	r6, [sp, #32]
 312:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 669              		.loc 1 312 5 is_stmt 1 view .LVU188
 312:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 670              		.loc 1 312 31 is_stmt 0 view .LVU189
 671 0102 0995     		str	r5, [sp, #36]
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 672              		.loc 1 313 5 is_stmt 1 view .LVU190
 673 0104 05A9     		add	r1, sp, #20
 674 0106 0548     		ldr	r0, .L41+12
 675 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 676              	.LVL32:
 677              		.loc 1 320 1 is_stmt 0 view .LVU191
 678 010c 87E7     		b	.L33
 679              	.L42:
 680 010e 00BF     		.align	2
 681              	.L41:
 682 0110 00300140 		.word	1073819648
 683 0114 00380040 		.word	1073756160
 684 0118 00380240 		.word	1073887232
 685 011c 00000240 		.word	1073872896
 686 0120 00000000 		.word	hdma_spi1_tx
 687 0124 40640240 		.word	1073898560
 688 0128 00080240 		.word	1073874944
 689              		.cfi_endproc
 690              	.LFE139:
 692              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 693              		.align	1
 694              		.global	HAL_SPI_MspDeInit
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 699              	HAL_SPI_MspDeInit:
 700              	.LVL33:
 701              	.LFB140:
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 322:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 21


 323:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 324:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 325:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 326:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 327:Core/Src/stm32f4xx_hal_msp.c **** */
 328:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 329:Core/Src/stm32f4xx_hal_msp.c **** {
 702              		.loc 1 329 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		.loc 1 329 1 is_stmt 0 view .LVU193
 707 0000 10B5     		push	{r4, lr}
 708              		.cfi_def_cfa_offset 8
 709              		.cfi_offset 4, -8
 710              		.cfi_offset 14, -4
 330:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 711              		.loc 1 330 3 is_stmt 1 view .LVU194
 712              		.loc 1 330 10 is_stmt 0 view .LVU195
 713 0002 0368     		ldr	r3, [r0]
 714              		.loc 1 330 5 view .LVU196
 715 0004 124A     		ldr	r2, .L49
 716 0006 9342     		cmp	r3, r2
 717 0008 03D0     		beq	.L47
 331:Core/Src/stm32f4xx_hal_msp.c ****   {
 332:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 335:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 339:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 340:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 341:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 342:Core/Src/stm32f4xx_hal_msp.c ****     */
 343:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 345:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 346:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 347:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 349:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 350:Core/Src/stm32f4xx_hal_msp.c ****   }
 351:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 718              		.loc 1 351 8 is_stmt 1 view .LVU197
 719              		.loc 1 351 10 is_stmt 0 view .LVU198
 720 000a 124A     		ldr	r2, .L49+4
 721 000c 9342     		cmp	r3, r2
 722 000e 0FD0     		beq	.L48
 723              	.LVL34:
 724              	.L43:
 352:Core/Src/stm32f4xx_hal_msp.c ****   {
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 355:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 356:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 22


 357:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 359:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 360:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 361:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 362:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> SPI2_SCK
 363:Core/Src/stm32f4xx_hal_msp.c ****     */
 364:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 365:Core/Src/stm32f4xx_hal_msp.c **** 
 366:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 369:Core/Src/stm32f4xx_hal_msp.c **** 
 370:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 371:Core/Src/stm32f4xx_hal_msp.c ****   }
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c **** }
 725              		.loc 1 373 1 view .LVU199
 726 0010 10BD     		pop	{r4, pc}
 727              	.LVL35:
 728              	.L47:
 729              		.loc 1 373 1 view .LVU200
 730 0012 0446     		mov	r4, r0
 336:Core/Src/stm32f4xx_hal_msp.c **** 
 731              		.loc 1 336 5 is_stmt 1 view .LVU201
 732 0014 02F58432 		add	r2, r2, #67584
 733 0018 536C     		ldr	r3, [r2, #68]
 734 001a 23F48053 		bic	r3, r3, #4096
 735 001e 5364     		str	r3, [r2, #68]
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 736              		.loc 1 343 5 view .LVU202
 737 0020 B021     		movs	r1, #176
 738 0022 0D48     		ldr	r0, .L49+8
 739              	.LVL36:
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 740              		.loc 1 343 5 is_stmt 0 view .LVU203
 741 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 742              	.LVL37:
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 743              		.loc 1 346 5 is_stmt 1 view .LVU204
 744 0028 A06C     		ldr	r0, [r4, #72]
 745 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 746              	.LVL38:
 747 002e EFE7     		b	.L43
 748              	.LVL39:
 749              	.L48:
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 750              		.loc 1 357 5 view .LVU205
 751 0030 02F50032 		add	r2, r2, #131072
 752 0034 136C     		ldr	r3, [r2, #64]
 753 0036 23F48043 		bic	r3, r3, #16384
 754 003a 1364     		str	r3, [r2, #64]
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 755              		.loc 1 364 5 view .LVU206
 756 003c 0C21     		movs	r1, #12
 757 003e 0748     		ldr	r0, .L49+12
 758              	.LVL40:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 23


 364:Core/Src/stm32f4xx_hal_msp.c **** 
 759              		.loc 1 364 5 is_stmt 0 view .LVU207
 760 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 761              	.LVL41:
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 762              		.loc 1 366 5 is_stmt 1 view .LVU208
 763 0044 4FF40071 		mov	r1, #512
 764 0048 0348     		ldr	r0, .L49+8
 765 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 766              	.LVL42:
 767              		.loc 1 373 1 is_stmt 0 view .LVU209
 768 004e DFE7     		b	.L43
 769              	.L50:
 770              		.align	2
 771              	.L49:
 772 0050 00300140 		.word	1073819648
 773 0054 00380040 		.word	1073756160
 774 0058 00000240 		.word	1073872896
 775 005c 00080240 		.word	1073874944
 776              		.cfi_endproc
 777              	.LFE140:
 779              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 780              		.align	1
 781              		.global	HAL_UART_MspInit
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 786              	HAL_UART_MspInit:
 787              	.LVL43:
 788              	.LFB141:
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 375:Core/Src/stm32f4xx_hal_msp.c **** /**
 376:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 377:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 378:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 379:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 380:Core/Src/stm32f4xx_hal_msp.c **** */
 381:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 382:Core/Src/stm32f4xx_hal_msp.c **** {
 789              		.loc 1 382 1 is_stmt 1 view -0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 64
 792              		@ frame_needed = 0, uses_anonymous_args = 0
 793              		.loc 1 382 1 is_stmt 0 view .LVU211
 794 0000 30B5     		push	{r4, r5, lr}
 795              		.cfi_def_cfa_offset 12
 796              		.cfi_offset 4, -12
 797              		.cfi_offset 5, -8
 798              		.cfi_offset 14, -4
 799 0002 91B0     		sub	sp, sp, #68
 800              		.cfi_def_cfa_offset 80
 801 0004 0446     		mov	r4, r0
 383:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 802              		.loc 1 383 3 is_stmt 1 view .LVU212
 803              		.loc 1 383 20 is_stmt 0 view .LVU213
 804 0006 0023     		movs	r3, #0
 805 0008 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 24


 806 000a 0C93     		str	r3, [sp, #48]
 807 000c 0D93     		str	r3, [sp, #52]
 808 000e 0E93     		str	r3, [sp, #56]
 809 0010 0F93     		str	r3, [sp, #60]
 384:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART4)
 810              		.loc 1 384 3 is_stmt 1 view .LVU214
 811              		.loc 1 384 11 is_stmt 0 view .LVU215
 812 0012 0368     		ldr	r3, [r0]
 813              		.loc 1 384 5 view .LVU216
 814 0014 984A     		ldr	r2, .L83
 815 0016 9342     		cmp	r3, r2
 816 0018 10D0     		beq	.L68
 385:Core/Src/stm32f4xx_hal_msp.c ****   {
 386:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 387:Core/Src/stm32f4xx_hal_msp.c **** 
 388:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 389:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 390:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 391:Core/Src/stm32f4xx_hal_msp.c **** 
 392:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 393:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 394:Core/Src/stm32f4xx_hal_msp.c ****     PA0     ------> UART4_TX
 395:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> UART4_RX
 396:Core/Src/stm32f4xx_hal_msp.c ****     */
 397:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 398:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 399:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 401:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 402:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 404:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4 DMA Init */
 405:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4_TX Init */
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Instance = DMA1_Stream4;
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 410:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 411:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 412:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 413:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 414:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 415:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 416:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 417:Core/Src/stm32f4xx_hal_msp.c ****     {
 418:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 419:Core/Src/stm32f4xx_hal_msp.c ****     }
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 423:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4_RX Init */
 424:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Instance = DMA1_Stream2;
 425:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 426:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 427:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 428:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 429:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 25


 430:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 431:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 432:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 433:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 434:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 435:Core/Src/stm32f4xx_hal_msp.c ****     {
 436:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 437:Core/Src/stm32f4xx_hal_msp.c ****     }
 438:Core/Src/stm32f4xx_hal_msp.c **** 
 439:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 441:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4 interrupt Init */
 442:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 443:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART4_IRQn);
 444:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 445:Core/Src/stm32f4xx_hal_msp.c **** 
 446:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 447:Core/Src/stm32f4xx_hal_msp.c ****   }
 448:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==UART5)
 817              		.loc 1 448 8 is_stmt 1 view .LVU217
 818              		.loc 1 448 10 is_stmt 0 view .LVU218
 819 001a 984A     		ldr	r2, .L83+4
 820 001c 9342     		cmp	r3, r2
 821 001e 6BD0     		beq	.L69
 449:Core/Src/stm32f4xx_hal_msp.c ****   {
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 0 */
 451:Core/Src/stm32f4xx_hal_msp.c **** 
 452:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 0 */
 453:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 454:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_ENABLE();
 455:Core/Src/stm32f4xx_hal_msp.c **** 
 456:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 457:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 458:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> UART5_RX
 459:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> UART5_TX
 460:Core/Src/stm32f4xx_hal_msp.c ****     */
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 463:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 464:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 465:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
 466:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 467:Core/Src/stm32f4xx_hal_msp.c **** 
 468:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 DMA Init */
 469:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5_RX Init */
 470:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Instance = DMA1_Stream0;
 471:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 472:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 473:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 474:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 475:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 476:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 477:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 478:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 479:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 480:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 481:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 26


 482:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 483:Core/Src/stm32f4xx_hal_msp.c ****     }
 484:Core/Src/stm32f4xx_hal_msp.c **** 
 485:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 486:Core/Src/stm32f4xx_hal_msp.c **** 
 487:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5_TX Init */
 488:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Instance = DMA1_Stream7;
 489:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 490:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 491:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 492:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 497:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 498:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 499:Core/Src/stm32f4xx_hal_msp.c ****     {
 500:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 501:Core/Src/stm32f4xx_hal_msp.c ****     }
 502:Core/Src/stm32f4xx_hal_msp.c **** 
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 504:Core/Src/stm32f4xx_hal_msp.c **** 
 505:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 interrupt Init */
 506:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 507:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART5_IRQn);
 508:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 509:Core/Src/stm32f4xx_hal_msp.c **** 
 510:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 1 */
 511:Core/Src/stm32f4xx_hal_msp.c ****   }
 512:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 822              		.loc 1 512 8 is_stmt 1 view .LVU219
 823              		.loc 1 512 10 is_stmt 0 view .LVU220
 824 0020 974A     		ldr	r2, .L83+8
 825 0022 9342     		cmp	r3, r2
 826 0024 00F0C880 		beq	.L70
 513:Core/Src/stm32f4xx_hal_msp.c ****   {
 514:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 515:Core/Src/stm32f4xx_hal_msp.c **** 
 516:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 517:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 518:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 519:Core/Src/stm32f4xx_hal_msp.c **** 
 520:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 521:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 522:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 523:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 524:Core/Src/stm32f4xx_hal_msp.c ****     */
 525:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 526:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 527:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 528:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 529:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 530:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 531:Core/Src/stm32f4xx_hal_msp.c **** 
 532:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 533:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 27


 534:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 535:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 536:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 537:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 538:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 539:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 540:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 541:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 542:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 543:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 544:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 545:Core/Src/stm32f4xx_hal_msp.c ****     {
 546:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 547:Core/Src/stm32f4xx_hal_msp.c ****     }
 548:Core/Src/stm32f4xx_hal_msp.c **** 
 549:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 550:Core/Src/stm32f4xx_hal_msp.c **** 
 551:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 552:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 553:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 554:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 555:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 556:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 557:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 558:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 559:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 560:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 561:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 562:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 563:Core/Src/stm32f4xx_hal_msp.c ****     {
 564:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 565:Core/Src/stm32f4xx_hal_msp.c ****     }
 566:Core/Src/stm32f4xx_hal_msp.c **** 
 567:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 568:Core/Src/stm32f4xx_hal_msp.c **** 
 569:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 570:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 571:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 572:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 573:Core/Src/stm32f4xx_hal_msp.c **** 
 574:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 575:Core/Src/stm32f4xx_hal_msp.c ****   }
 576:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 827              		.loc 1 576 8 is_stmt 1 view .LVU221
 828              		.loc 1 576 10 is_stmt 0 view .LVU222
 829 0028 964A     		ldr	r2, .L83+12
 830 002a 9342     		cmp	r3, r2
 831 002c 00F04C81 		beq	.L71
 577:Core/Src/stm32f4xx_hal_msp.c ****   {
 578:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 579:Core/Src/stm32f4xx_hal_msp.c **** 
 580:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 581:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 582:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 583:Core/Src/stm32f4xx_hal_msp.c **** 
 584:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 585:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 28


 586:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> USART3_RX
 587:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> USART3_TX
 588:Core/Src/stm32f4xx_hal_msp.c ****     */
 589:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 590:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 591:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 592:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 593:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 594:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 595:Core/Src/stm32f4xx_hal_msp.c **** 
 596:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 DMA Init */
 597:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3_RX Init */
 598:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Instance = DMA1_Stream1;
 599:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 600:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 601:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 602:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 603:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 604:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 605:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 606:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 607:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 608:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 609:Core/Src/stm32f4xx_hal_msp.c ****     {
 610:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 611:Core/Src/stm32f4xx_hal_msp.c ****     }
 612:Core/Src/stm32f4xx_hal_msp.c **** 
 613:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 614:Core/Src/stm32f4xx_hal_msp.c **** 
 615:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3_TX Init */
 616:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Instance = DMA1_Stream3;
 617:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 618:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 619:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 620:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 621:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 622:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 623:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 624:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 625:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 626:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 627:Core/Src/stm32f4xx_hal_msp.c ****     {
 628:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 629:Core/Src/stm32f4xx_hal_msp.c ****     }
 630:Core/Src/stm32f4xx_hal_msp.c **** 
 631:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 632:Core/Src/stm32f4xx_hal_msp.c **** 
 633:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 interrupt Init */
 634:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 635:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 636:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 637:Core/Src/stm32f4xx_hal_msp.c **** 
 638:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 639:Core/Src/stm32f4xx_hal_msp.c ****   }
 640:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 832              		.loc 1 640 8 is_stmt 1 view .LVU223
 833              		.loc 1 640 10 is_stmt 0 view .LVU224
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 29


 834 0030 954A     		ldr	r2, .L83+16
 835 0032 9342     		cmp	r3, r2
 836 0034 00F0A881 		beq	.L72
 837              	.LVL44:
 838              	.L51:
 641:Core/Src/stm32f4xx_hal_msp.c ****   {
 642:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
 643:Core/Src/stm32f4xx_hal_msp.c **** 
 644:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
 645:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 646:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 647:Core/Src/stm32f4xx_hal_msp.c **** 
 648:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 649:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 650:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 651:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 652:Core/Src/stm32f4xx_hal_msp.c ****     */
 653:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 654:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 656:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 657:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 658:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 659:Core/Src/stm32f4xx_hal_msp.c **** 
 660:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 DMA Init */
 661:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6_RX Init */
 662:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Instance = DMA2_Stream1;
 663:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 664:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 665:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 666:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 667:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 668:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 669:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 670:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 671:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 672:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 673:Core/Src/stm32f4xx_hal_msp.c ****     {
 674:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 675:Core/Src/stm32f4xx_hal_msp.c ****     }
 676:Core/Src/stm32f4xx_hal_msp.c **** 
 677:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 678:Core/Src/stm32f4xx_hal_msp.c **** 
 679:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6_TX Init */
 680:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Instance = DMA2_Stream6;
 681:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 682:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 683:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 684:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 685:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 686:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 687:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 688:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 689:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 690:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 691:Core/Src/stm32f4xx_hal_msp.c ****     {
 692:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 30


 693:Core/Src/stm32f4xx_hal_msp.c ****     }
 694:Core/Src/stm32f4xx_hal_msp.c **** 
 695:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 696:Core/Src/stm32f4xx_hal_msp.c **** 
 697:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 interrupt Init */
 698:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 699:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 700:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 701:Core/Src/stm32f4xx_hal_msp.c **** 
 702:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
 703:Core/Src/stm32f4xx_hal_msp.c ****   }
 704:Core/Src/stm32f4xx_hal_msp.c **** 
 705:Core/Src/stm32f4xx_hal_msp.c **** }
 839              		.loc 1 705 1 view .LVU225
 840 0038 11B0     		add	sp, sp, #68
 841              		.cfi_remember_state
 842              		.cfi_def_cfa_offset 12
 843              		@ sp needed
 844 003a 30BD     		pop	{r4, r5, pc}
 845              	.LVL45:
 846              	.L68:
 847              		.cfi_restore_state
 390:Core/Src/stm32f4xx_hal_msp.c **** 
 848              		.loc 1 390 5 is_stmt 1 view .LVU226
 849              	.LBB11:
 390:Core/Src/stm32f4xx_hal_msp.c **** 
 850              		.loc 1 390 5 view .LVU227
 851 003c 0025     		movs	r5, #0
 852 003e 0195     		str	r5, [sp, #4]
 390:Core/Src/stm32f4xx_hal_msp.c **** 
 853              		.loc 1 390 5 view .LVU228
 854 0040 924B     		ldr	r3, .L83+20
 855 0042 1A6C     		ldr	r2, [r3, #64]
 856 0044 42F40022 		orr	r2, r2, #524288
 857 0048 1A64     		str	r2, [r3, #64]
 390:Core/Src/stm32f4xx_hal_msp.c **** 
 858              		.loc 1 390 5 view .LVU229
 859 004a 1A6C     		ldr	r2, [r3, #64]
 860 004c 02F40022 		and	r2, r2, #524288
 861 0050 0192     		str	r2, [sp, #4]
 390:Core/Src/stm32f4xx_hal_msp.c **** 
 862              		.loc 1 390 5 view .LVU230
 863 0052 019A     		ldr	r2, [sp, #4]
 864              	.LBE11:
 390:Core/Src/stm32f4xx_hal_msp.c **** 
 865              		.loc 1 390 5 view .LVU231
 392:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 866              		.loc 1 392 5 view .LVU232
 867              	.LBB12:
 392:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 868              		.loc 1 392 5 view .LVU233
 869 0054 0295     		str	r5, [sp, #8]
 392:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 870              		.loc 1 392 5 view .LVU234
 871 0056 1A6B     		ldr	r2, [r3, #48]
 872 0058 42F00102 		orr	r2, r2, #1
 873 005c 1A63     		str	r2, [r3, #48]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 31


 392:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 874              		.loc 1 392 5 view .LVU235
 875 005e 1B6B     		ldr	r3, [r3, #48]
 876 0060 03F00103 		and	r3, r3, #1
 877 0064 0293     		str	r3, [sp, #8]
 392:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 878              		.loc 1 392 5 view .LVU236
 879 0066 029B     		ldr	r3, [sp, #8]
 880              	.LBE12:
 392:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 881              		.loc 1 392 5 view .LVU237
 397:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 882              		.loc 1 397 5 view .LVU238
 397:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 883              		.loc 1 397 25 is_stmt 0 view .LVU239
 884 0068 0323     		movs	r3, #3
 885 006a 0B93     		str	r3, [sp, #44]
 398:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 886              		.loc 1 398 5 is_stmt 1 view .LVU240
 398:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 887              		.loc 1 398 26 is_stmt 0 view .LVU241
 888 006c 0222     		movs	r2, #2
 889 006e 0C92     		str	r2, [sp, #48]
 399:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 890              		.loc 1 399 5 is_stmt 1 view .LVU242
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 891              		.loc 1 400 5 view .LVU243
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 892              		.loc 1 400 27 is_stmt 0 view .LVU244
 893 0070 0E93     		str	r3, [sp, #56]
 401:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 894              		.loc 1 401 5 is_stmt 1 view .LVU245
 401:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 895              		.loc 1 401 31 is_stmt 0 view .LVU246
 896 0072 0823     		movs	r3, #8
 897 0074 0F93     		str	r3, [sp, #60]
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 898              		.loc 1 402 5 is_stmt 1 view .LVU247
 899 0076 0BA9     		add	r1, sp, #44
 900 0078 8548     		ldr	r0, .L83+24
 901              	.LVL46:
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 902              		.loc 1 402 5 is_stmt 0 view .LVU248
 903 007a FFF7FEFF 		bl	HAL_GPIO_Init
 904              	.LVL47:
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 905              		.loc 1 406 5 is_stmt 1 view .LVU249
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 906              		.loc 1 406 28 is_stmt 0 view .LVU250
 907 007e 8548     		ldr	r0, .L83+28
 908 0080 854B     		ldr	r3, .L83+32
 909 0082 0360     		str	r3, [r0]
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 910              		.loc 1 407 5 is_stmt 1 view .LVU251
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 911              		.loc 1 407 32 is_stmt 0 view .LVU252
 912 0084 4FF00063 		mov	r3, #134217728
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 32


 913 0088 4360     		str	r3, [r0, #4]
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 914              		.loc 1 408 5 is_stmt 1 view .LVU253
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 915              		.loc 1 408 34 is_stmt 0 view .LVU254
 916 008a 4023     		movs	r3, #64
 917 008c 8360     		str	r3, [r0, #8]
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 918              		.loc 1 409 5 is_stmt 1 view .LVU255
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 919              		.loc 1 409 34 is_stmt 0 view .LVU256
 920 008e C560     		str	r5, [r0, #12]
 410:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 921              		.loc 1 410 5 is_stmt 1 view .LVU257
 410:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 922              		.loc 1 410 31 is_stmt 0 view .LVU258
 923 0090 4FF48063 		mov	r3, #1024
 924 0094 0361     		str	r3, [r0, #16]
 411:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 925              		.loc 1 411 5 is_stmt 1 view .LVU259
 411:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 926              		.loc 1 411 44 is_stmt 0 view .LVU260
 927 0096 4561     		str	r5, [r0, #20]
 412:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 928              		.loc 1 412 5 is_stmt 1 view .LVU261
 412:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 929              		.loc 1 412 41 is_stmt 0 view .LVU262
 930 0098 8561     		str	r5, [r0, #24]
 413:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 931              		.loc 1 413 5 is_stmt 1 view .LVU263
 413:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 932              		.loc 1 413 29 is_stmt 0 view .LVU264
 933 009a C561     		str	r5, [r0, #28]
 414:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 934              		.loc 1 414 5 is_stmt 1 view .LVU265
 414:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 935              		.loc 1 414 33 is_stmt 0 view .LVU266
 936 009c 0562     		str	r5, [r0, #32]
 415:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 937              		.loc 1 415 5 is_stmt 1 view .LVU267
 415:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 938              		.loc 1 415 33 is_stmt 0 view .LVU268
 939 009e 4562     		str	r5, [r0, #36]
 416:Core/Src/stm32f4xx_hal_msp.c ****     {
 940              		.loc 1 416 5 is_stmt 1 view .LVU269
 416:Core/Src/stm32f4xx_hal_msp.c ****     {
 941              		.loc 1 416 9 is_stmt 0 view .LVU270
 942 00a0 FFF7FEFF 		bl	HAL_DMA_Init
 943              	.LVL48:
 416:Core/Src/stm32f4xx_hal_msp.c ****     {
 944              		.loc 1 416 8 discriminator 1 view .LVU271
 945 00a4 10BB     		cbnz	r0, .L73
 946              	.L53:
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 947              		.loc 1 421 5 is_stmt 1 view .LVU272
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 948              		.loc 1 421 5 view .LVU273
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 33


 949 00a6 7B4B     		ldr	r3, .L83+28
 950 00a8 A363     		str	r3, [r4, #56]
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 951              		.loc 1 421 5 view .LVU274
 952 00aa 9C63     		str	r4, [r3, #56]
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 953              		.loc 1 421 5 view .LVU275
 424:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 954              		.loc 1 424 5 view .LVU276
 424:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 955              		.loc 1 424 28 is_stmt 0 view .LVU277
 956 00ac 7B48     		ldr	r0, .L83+36
 957 00ae 7C4B     		ldr	r3, .L83+40
 958 00b0 0360     		str	r3, [r0]
 425:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 959              		.loc 1 425 5 is_stmt 1 view .LVU278
 425:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 960              		.loc 1 425 32 is_stmt 0 view .LVU279
 961 00b2 4FF00063 		mov	r3, #134217728
 962 00b6 4360     		str	r3, [r0, #4]
 426:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 963              		.loc 1 426 5 is_stmt 1 view .LVU280
 426:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 964              		.loc 1 426 34 is_stmt 0 view .LVU281
 965 00b8 0023     		movs	r3, #0
 966 00ba 8360     		str	r3, [r0, #8]
 427:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 967              		.loc 1 427 5 is_stmt 1 view .LVU282
 427:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 968              		.loc 1 427 34 is_stmt 0 view .LVU283
 969 00bc C360     		str	r3, [r0, #12]
 428:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 970              		.loc 1 428 5 is_stmt 1 view .LVU284
 428:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 971              		.loc 1 428 31 is_stmt 0 view .LVU285
 972 00be 4FF48062 		mov	r2, #1024
 973 00c2 0261     		str	r2, [r0, #16]
 429:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 974              		.loc 1 429 5 is_stmt 1 view .LVU286
 429:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 975              		.loc 1 429 44 is_stmt 0 view .LVU287
 976 00c4 4361     		str	r3, [r0, #20]
 430:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 977              		.loc 1 430 5 is_stmt 1 view .LVU288
 430:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 978              		.loc 1 430 41 is_stmt 0 view .LVU289
 979 00c6 8361     		str	r3, [r0, #24]
 431:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 980              		.loc 1 431 5 is_stmt 1 view .LVU290
 431:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 981              		.loc 1 431 29 is_stmt 0 view .LVU291
 982 00c8 C361     		str	r3, [r0, #28]
 432:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 983              		.loc 1 432 5 is_stmt 1 view .LVU292
 432:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 984              		.loc 1 432 33 is_stmt 0 view .LVU293
 985 00ca 0362     		str	r3, [r0, #32]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 34


 433:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 986              		.loc 1 433 5 is_stmt 1 view .LVU294
 433:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 987              		.loc 1 433 33 is_stmt 0 view .LVU295
 988 00cc 4362     		str	r3, [r0, #36]
 434:Core/Src/stm32f4xx_hal_msp.c ****     {
 989              		.loc 1 434 5 is_stmt 1 view .LVU296
 434:Core/Src/stm32f4xx_hal_msp.c ****     {
 990              		.loc 1 434 9 is_stmt 0 view .LVU297
 991 00ce FFF7FEFF 		bl	HAL_DMA_Init
 992              	.LVL49:
 434:Core/Src/stm32f4xx_hal_msp.c ****     {
 993              		.loc 1 434 8 discriminator 1 view .LVU298
 994 00d2 70B9     		cbnz	r0, .L74
 995              	.L54:
 439:Core/Src/stm32f4xx_hal_msp.c **** 
 996              		.loc 1 439 5 is_stmt 1 view .LVU299
 439:Core/Src/stm32f4xx_hal_msp.c **** 
 997              		.loc 1 439 5 view .LVU300
 998 00d4 714B     		ldr	r3, .L83+36
 999 00d6 E363     		str	r3, [r4, #60]
 439:Core/Src/stm32f4xx_hal_msp.c **** 
 1000              		.loc 1 439 5 view .LVU301
 1001 00d8 9C63     		str	r4, [r3, #56]
 439:Core/Src/stm32f4xx_hal_msp.c **** 
 1002              		.loc 1 439 5 view .LVU302
 442:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART4_IRQn);
 1003              		.loc 1 442 5 view .LVU303
 1004 00da 0022     		movs	r2, #0
 1005 00dc 1146     		mov	r1, r2
 1006 00de 3420     		movs	r0, #52
 1007 00e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1008              	.LVL50:
 443:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 1009              		.loc 1 443 5 view .LVU304
 1010 00e4 3420     		movs	r0, #52
 1011 00e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1012              	.LVL51:
 1013 00ea A5E7     		b	.L51
 1014              	.L73:
 418:Core/Src/stm32f4xx_hal_msp.c ****     }
 1015              		.loc 1 418 7 view .LVU305
 1016 00ec FFF7FEFF 		bl	Error_Handler
 1017              	.LVL52:
 1018 00f0 D9E7     		b	.L53
 1019              	.L74:
 436:Core/Src/stm32f4xx_hal_msp.c ****     }
 1020              		.loc 1 436 7 view .LVU306
 1021 00f2 FFF7FEFF 		bl	Error_Handler
 1022              	.LVL53:
 1023 00f6 EDE7     		b	.L54
 1024              	.LVL54:
 1025              	.L69:
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 1026              		.loc 1 454 5 view .LVU307
 1027              	.LBB13:
 454:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 35


 1028              		.loc 1 454 5 view .LVU308
 1029 00f8 0025     		movs	r5, #0
 1030 00fa 0395     		str	r5, [sp, #12]
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 1031              		.loc 1 454 5 view .LVU309
 1032 00fc 634B     		ldr	r3, .L83+20
 1033 00fe 1A6C     		ldr	r2, [r3, #64]
 1034 0100 42F48012 		orr	r2, r2, #1048576
 1035 0104 1A64     		str	r2, [r3, #64]
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 1036              		.loc 1 454 5 view .LVU310
 1037 0106 1A6C     		ldr	r2, [r3, #64]
 1038 0108 02F48012 		and	r2, r2, #1048576
 1039 010c 0392     		str	r2, [sp, #12]
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 1040              		.loc 1 454 5 view .LVU311
 1041 010e 039A     		ldr	r2, [sp, #12]
 1042              	.LBE13:
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 1043              		.loc 1 454 5 view .LVU312
 456:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 1044              		.loc 1 456 5 view .LVU313
 1045              	.LBB14:
 456:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 1046              		.loc 1 456 5 view .LVU314
 1047 0110 0495     		str	r5, [sp, #16]
 456:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 1048              		.loc 1 456 5 view .LVU315
 1049 0112 1A6B     		ldr	r2, [r3, #48]
 1050 0114 42F00202 		orr	r2, r2, #2
 1051 0118 1A63     		str	r2, [r3, #48]
 456:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 1052              		.loc 1 456 5 view .LVU316
 1053 011a 1B6B     		ldr	r3, [r3, #48]
 1054 011c 03F00203 		and	r3, r3, #2
 1055 0120 0493     		str	r3, [sp, #16]
 456:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 1056              		.loc 1 456 5 view .LVU317
 1057 0122 049B     		ldr	r3, [sp, #16]
 1058              	.LBE14:
 456:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 1059              		.loc 1 456 5 view .LVU318
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1060              		.loc 1 461 5 view .LVU319
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1061              		.loc 1 461 25 is_stmt 0 view .LVU320
 1062 0124 4FF44053 		mov	r3, #12288
 1063 0128 0B93     		str	r3, [sp, #44]
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1064              		.loc 1 462 5 is_stmt 1 view .LVU321
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1065              		.loc 1 462 26 is_stmt 0 view .LVU322
 1066 012a 0223     		movs	r3, #2
 1067 012c 0C93     		str	r3, [sp, #48]
 463:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1068              		.loc 1 463 5 is_stmt 1 view .LVU323
 464:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 36


 1069              		.loc 1 464 5 view .LVU324
 464:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
 1070              		.loc 1 464 27 is_stmt 0 view .LVU325
 1071 012e 0323     		movs	r3, #3
 1072 0130 0E93     		str	r3, [sp, #56]
 465:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1073              		.loc 1 465 5 is_stmt 1 view .LVU326
 465:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1074              		.loc 1 465 31 is_stmt 0 view .LVU327
 1075 0132 0B23     		movs	r3, #11
 1076 0134 0F93     		str	r3, [sp, #60]
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1077              		.loc 1 466 5 is_stmt 1 view .LVU328
 1078 0136 0BA9     		add	r1, sp, #44
 1079 0138 5A48     		ldr	r0, .L83+44
 1080              	.LVL55:
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1081              		.loc 1 466 5 is_stmt 0 view .LVU329
 1082 013a FFF7FEFF 		bl	HAL_GPIO_Init
 1083              	.LVL56:
 470:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 1084              		.loc 1 470 5 is_stmt 1 view .LVU330
 470:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 1085              		.loc 1 470 28 is_stmt 0 view .LVU331
 1086 013e 5A48     		ldr	r0, .L83+48
 1087 0140 5A4B     		ldr	r3, .L83+52
 1088 0142 0360     		str	r3, [r0]
 471:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1089              		.loc 1 471 5 is_stmt 1 view .LVU332
 471:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1090              		.loc 1 471 32 is_stmt 0 view .LVU333
 1091 0144 4FF00063 		mov	r3, #134217728
 1092 0148 4360     		str	r3, [r0, #4]
 472:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1093              		.loc 1 472 5 is_stmt 1 view .LVU334
 472:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1094              		.loc 1 472 34 is_stmt 0 view .LVU335
 1095 014a 8560     		str	r5, [r0, #8]
 473:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 1096              		.loc 1 473 5 is_stmt 1 view .LVU336
 473:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 1097              		.loc 1 473 34 is_stmt 0 view .LVU337
 1098 014c C560     		str	r5, [r0, #12]
 474:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1099              		.loc 1 474 5 is_stmt 1 view .LVU338
 474:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1100              		.loc 1 474 31 is_stmt 0 view .LVU339
 1101 014e 4FF48063 		mov	r3, #1024
 1102 0152 0361     		str	r3, [r0, #16]
 475:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1103              		.loc 1 475 5 is_stmt 1 view .LVU340
 475:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1104              		.loc 1 475 44 is_stmt 0 view .LVU341
 1105 0154 4561     		str	r5, [r0, #20]
 476:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 1106              		.loc 1 476 5 is_stmt 1 view .LVU342
 476:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 37


 1107              		.loc 1 476 41 is_stmt 0 view .LVU343
 1108 0156 8561     		str	r5, [r0, #24]
 477:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 1109              		.loc 1 477 5 is_stmt 1 view .LVU344
 477:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 1110              		.loc 1 477 29 is_stmt 0 view .LVU345
 1111 0158 C561     		str	r5, [r0, #28]
 478:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1112              		.loc 1 478 5 is_stmt 1 view .LVU346
 478:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1113              		.loc 1 478 33 is_stmt 0 view .LVU347
 1114 015a 0562     		str	r5, [r0, #32]
 479:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 1115              		.loc 1 479 5 is_stmt 1 view .LVU348
 479:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 1116              		.loc 1 479 33 is_stmt 0 view .LVU349
 1117 015c 4562     		str	r5, [r0, #36]
 480:Core/Src/stm32f4xx_hal_msp.c ****     {
 1118              		.loc 1 480 5 is_stmt 1 view .LVU350
 480:Core/Src/stm32f4xx_hal_msp.c ****     {
 1119              		.loc 1 480 9 is_stmt 0 view .LVU351
 1120 015e FFF7FEFF 		bl	HAL_DMA_Init
 1121              	.LVL57:
 480:Core/Src/stm32f4xx_hal_msp.c ****     {
 1122              		.loc 1 480 8 discriminator 1 view .LVU352
 1123 0162 18BB     		cbnz	r0, .L75
 1124              	.L57:
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 1125              		.loc 1 485 5 is_stmt 1 view .LVU353
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 1126              		.loc 1 485 5 view .LVU354
 1127 0164 504B     		ldr	r3, .L83+48
 1128 0166 E363     		str	r3, [r4, #60]
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 1129              		.loc 1 485 5 view .LVU355
 1130 0168 9C63     		str	r4, [r3, #56]
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 1131              		.loc 1 485 5 view .LVU356
 488:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 1132              		.loc 1 488 5 view .LVU357
 488:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 1133              		.loc 1 488 28 is_stmt 0 view .LVU358
 1134 016a 5148     		ldr	r0, .L83+56
 1135 016c 514B     		ldr	r3, .L83+60
 1136 016e 0360     		str	r3, [r0]
 489:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1137              		.loc 1 489 5 is_stmt 1 view .LVU359
 489:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1138              		.loc 1 489 32 is_stmt 0 view .LVU360
 1139 0170 4FF08053 		mov	r3, #268435456
 1140 0174 4360     		str	r3, [r0, #4]
 490:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1141              		.loc 1 490 5 is_stmt 1 view .LVU361
 490:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1142              		.loc 1 490 34 is_stmt 0 view .LVU362
 1143 0176 4023     		movs	r3, #64
 1144 0178 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 38


 491:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 1145              		.loc 1 491 5 is_stmt 1 view .LVU363
 491:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 1146              		.loc 1 491 34 is_stmt 0 view .LVU364
 1147 017a 0023     		movs	r3, #0
 1148 017c C360     		str	r3, [r0, #12]
 492:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1149              		.loc 1 492 5 is_stmt 1 view .LVU365
 492:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1150              		.loc 1 492 31 is_stmt 0 view .LVU366
 1151 017e 4FF48062 		mov	r2, #1024
 1152 0182 0261     		str	r2, [r0, #16]
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1153              		.loc 1 493 5 is_stmt 1 view .LVU367
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1154              		.loc 1 493 44 is_stmt 0 view .LVU368
 1155 0184 4361     		str	r3, [r0, #20]
 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 1156              		.loc 1 494 5 is_stmt 1 view .LVU369
 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 1157              		.loc 1 494 41 is_stmt 0 view .LVU370
 1158 0186 8361     		str	r3, [r0, #24]
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 1159              		.loc 1 495 5 is_stmt 1 view .LVU371
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 1160              		.loc 1 495 29 is_stmt 0 view .LVU372
 1161 0188 C361     		str	r3, [r0, #28]
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1162              		.loc 1 496 5 is_stmt 1 view .LVU373
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1163              		.loc 1 496 33 is_stmt 0 view .LVU374
 1164 018a 0362     		str	r3, [r0, #32]
 497:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 1165              		.loc 1 497 5 is_stmt 1 view .LVU375
 497:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 1166              		.loc 1 497 33 is_stmt 0 view .LVU376
 1167 018c 4362     		str	r3, [r0, #36]
 498:Core/Src/stm32f4xx_hal_msp.c ****     {
 1168              		.loc 1 498 5 is_stmt 1 view .LVU377
 498:Core/Src/stm32f4xx_hal_msp.c ****     {
 1169              		.loc 1 498 9 is_stmt 0 view .LVU378
 1170 018e FFF7FEFF 		bl	HAL_DMA_Init
 1171              	.LVL58:
 498:Core/Src/stm32f4xx_hal_msp.c ****     {
 1172              		.loc 1 498 8 discriminator 1 view .LVU379
 1173 0192 70B9     		cbnz	r0, .L76
 1174              	.L58:
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 1175              		.loc 1 503 5 is_stmt 1 view .LVU380
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 1176              		.loc 1 503 5 view .LVU381
 1177 0194 464B     		ldr	r3, .L83+56
 1178 0196 A363     		str	r3, [r4, #56]
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 1179              		.loc 1 503 5 view .LVU382
 1180 0198 9C63     		str	r4, [r3, #56]
 503:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 39


 1181              		.loc 1 503 5 view .LVU383
 506:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART5_IRQn);
 1182              		.loc 1 506 5 view .LVU384
 1183 019a 0022     		movs	r2, #0
 1184 019c 1146     		mov	r1, r2
 1185 019e 3520     		movs	r0, #53
 1186 01a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1187              	.LVL59:
 507:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 1188              		.loc 1 507 5 view .LVU385
 1189 01a4 3520     		movs	r0, #53
 1190 01a6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1191              	.LVL60:
 1192 01aa 45E7     		b	.L51
 1193              	.L75:
 482:Core/Src/stm32f4xx_hal_msp.c ****     }
 1194              		.loc 1 482 7 view .LVU386
 1195 01ac FFF7FEFF 		bl	Error_Handler
 1196              	.LVL61:
 1197 01b0 D8E7     		b	.L57
 1198              	.L76:
 500:Core/Src/stm32f4xx_hal_msp.c ****     }
 1199              		.loc 1 500 7 view .LVU387
 1200 01b2 FFF7FEFF 		bl	Error_Handler
 1201              	.LVL62:
 1202 01b6 EDE7     		b	.L58
 1203              	.LVL63:
 1204              	.L70:
 518:Core/Src/stm32f4xx_hal_msp.c **** 
 1205              		.loc 1 518 5 view .LVU388
 1206              	.LBB15:
 518:Core/Src/stm32f4xx_hal_msp.c **** 
 1207              		.loc 1 518 5 view .LVU389
 1208 01b8 0025     		movs	r5, #0
 1209 01ba 0595     		str	r5, [sp, #20]
 518:Core/Src/stm32f4xx_hal_msp.c **** 
 1210              		.loc 1 518 5 view .LVU390
 1211 01bc 334B     		ldr	r3, .L83+20
 1212 01be 1A6C     		ldr	r2, [r3, #64]
 1213 01c0 42F40032 		orr	r2, r2, #131072
 1214 01c4 1A64     		str	r2, [r3, #64]
 518:Core/Src/stm32f4xx_hal_msp.c **** 
 1215              		.loc 1 518 5 view .LVU391
 1216 01c6 1A6C     		ldr	r2, [r3, #64]
 1217 01c8 02F40032 		and	r2, r2, #131072
 1218 01cc 0592     		str	r2, [sp, #20]
 518:Core/Src/stm32f4xx_hal_msp.c **** 
 1219              		.loc 1 518 5 view .LVU392
 1220 01ce 059A     		ldr	r2, [sp, #20]
 1221              	.LBE15:
 518:Core/Src/stm32f4xx_hal_msp.c **** 
 1222              		.loc 1 518 5 view .LVU393
 520:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1223              		.loc 1 520 5 view .LVU394
 1224              	.LBB16:
 520:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1225              		.loc 1 520 5 view .LVU395
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 40


 1226 01d0 0695     		str	r5, [sp, #24]
 520:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1227              		.loc 1 520 5 view .LVU396
 1228 01d2 1A6B     		ldr	r2, [r3, #48]
 1229 01d4 42F00102 		orr	r2, r2, #1
 1230 01d8 1A63     		str	r2, [r3, #48]
 520:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1231              		.loc 1 520 5 view .LVU397
 1232 01da 1B6B     		ldr	r3, [r3, #48]
 1233 01dc 03F00103 		and	r3, r3, #1
 1234 01e0 0693     		str	r3, [sp, #24]
 520:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1235              		.loc 1 520 5 view .LVU398
 1236 01e2 069B     		ldr	r3, [sp, #24]
 1237              	.LBE16:
 520:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1238              		.loc 1 520 5 view .LVU399
 525:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1239              		.loc 1 525 5 view .LVU400
 525:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1240              		.loc 1 525 25 is_stmt 0 view .LVU401
 1241 01e4 0C23     		movs	r3, #12
 1242 01e6 0B93     		str	r3, [sp, #44]
 526:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1243              		.loc 1 526 5 is_stmt 1 view .LVU402
 526:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1244              		.loc 1 526 26 is_stmt 0 view .LVU403
 1245 01e8 0223     		movs	r3, #2
 1246 01ea 0C93     		str	r3, [sp, #48]
 527:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1247              		.loc 1 527 5 is_stmt 1 view .LVU404
 528:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1248              		.loc 1 528 5 view .LVU405
 528:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1249              		.loc 1 528 27 is_stmt 0 view .LVU406
 1250 01ec 0323     		movs	r3, #3
 1251 01ee 0E93     		str	r3, [sp, #56]
 529:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1252              		.loc 1 529 5 is_stmt 1 view .LVU407
 529:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1253              		.loc 1 529 31 is_stmt 0 view .LVU408
 1254 01f0 0723     		movs	r3, #7
 1255 01f2 0F93     		str	r3, [sp, #60]
 530:Core/Src/stm32f4xx_hal_msp.c **** 
 1256              		.loc 1 530 5 is_stmt 1 view .LVU409
 1257 01f4 0BA9     		add	r1, sp, #44
 1258 01f6 2648     		ldr	r0, .L83+24
 1259              	.LVL64:
 530:Core/Src/stm32f4xx_hal_msp.c **** 
 1260              		.loc 1 530 5 is_stmt 0 view .LVU410
 1261 01f8 FFF7FEFF 		bl	HAL_GPIO_Init
 1262              	.LVL65:
 534:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1263              		.loc 1 534 5 is_stmt 1 view .LVU411
 534:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1264              		.loc 1 534 29 is_stmt 0 view .LVU412
 1265 01fc 2E48     		ldr	r0, .L83+64
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 41


 1266 01fe 2F4B     		ldr	r3, .L83+68
 1267 0200 0360     		str	r3, [r0]
 535:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1268              		.loc 1 535 5 is_stmt 1 view .LVU413
 535:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1269              		.loc 1 535 33 is_stmt 0 view .LVU414
 1270 0202 4FF00063 		mov	r3, #134217728
 1271 0206 4360     		str	r3, [r0, #4]
 536:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1272              		.loc 1 536 5 is_stmt 1 view .LVU415
 536:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1273              		.loc 1 536 35 is_stmt 0 view .LVU416
 1274 0208 8560     		str	r5, [r0, #8]
 537:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1275              		.loc 1 537 5 is_stmt 1 view .LVU417
 537:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1276              		.loc 1 537 35 is_stmt 0 view .LVU418
 1277 020a C560     		str	r5, [r0, #12]
 538:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1278              		.loc 1 538 5 is_stmt 1 view .LVU419
 538:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1279              		.loc 1 538 32 is_stmt 0 view .LVU420
 1280 020c 4FF48063 		mov	r3, #1024
 1281 0210 0361     		str	r3, [r0, #16]
 539:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1282              		.loc 1 539 5 is_stmt 1 view .LVU421
 539:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1283              		.loc 1 539 45 is_stmt 0 view .LVU422
 1284 0212 4561     		str	r5, [r0, #20]
 540:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1285              		.loc 1 540 5 is_stmt 1 view .LVU423
 540:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1286              		.loc 1 540 42 is_stmt 0 view .LVU424
 1287 0214 8561     		str	r5, [r0, #24]
 541:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1288              		.loc 1 541 5 is_stmt 1 view .LVU425
 541:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1289              		.loc 1 541 30 is_stmt 0 view .LVU426
 1290 0216 C561     		str	r5, [r0, #28]
 542:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1291              		.loc 1 542 5 is_stmt 1 view .LVU427
 542:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1292              		.loc 1 542 34 is_stmt 0 view .LVU428
 1293 0218 0562     		str	r5, [r0, #32]
 543:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1294              		.loc 1 543 5 is_stmt 1 view .LVU429
 543:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1295              		.loc 1 543 34 is_stmt 0 view .LVU430
 1296 021a 4562     		str	r5, [r0, #36]
 544:Core/Src/stm32f4xx_hal_msp.c ****     {
 1297              		.loc 1 544 5 is_stmt 1 view .LVU431
 544:Core/Src/stm32f4xx_hal_msp.c ****     {
 1298              		.loc 1 544 9 is_stmt 0 view .LVU432
 1299 021c FFF7FEFF 		bl	HAL_DMA_Init
 1300              	.LVL66:
 544:Core/Src/stm32f4xx_hal_msp.c ****     {
 1301              		.loc 1 544 8 discriminator 1 view .LVU433
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 42


 1302 0220 18BB     		cbnz	r0, .L77
 1303              	.L60:
 549:Core/Src/stm32f4xx_hal_msp.c **** 
 1304              		.loc 1 549 5 is_stmt 1 view .LVU434
 549:Core/Src/stm32f4xx_hal_msp.c **** 
 1305              		.loc 1 549 5 view .LVU435
 1306 0222 254B     		ldr	r3, .L83+64
 1307 0224 E363     		str	r3, [r4, #60]
 549:Core/Src/stm32f4xx_hal_msp.c **** 
 1308              		.loc 1 549 5 view .LVU436
 1309 0226 9C63     		str	r4, [r3, #56]
 549:Core/Src/stm32f4xx_hal_msp.c **** 
 1310              		.loc 1 549 5 view .LVU437
 552:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1311              		.loc 1 552 5 view .LVU438
 552:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1312              		.loc 1 552 29 is_stmt 0 view .LVU439
 1313 0228 2548     		ldr	r0, .L83+72
 1314 022a 264B     		ldr	r3, .L83+76
 1315 022c 0360     		str	r3, [r0]
 553:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1316              		.loc 1 553 5 is_stmt 1 view .LVU440
 553:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1317              		.loc 1 553 33 is_stmt 0 view .LVU441
 1318 022e 4FF00063 		mov	r3, #134217728
 1319 0232 4360     		str	r3, [r0, #4]
 554:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1320              		.loc 1 554 5 is_stmt 1 view .LVU442
 554:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1321              		.loc 1 554 35 is_stmt 0 view .LVU443
 1322 0234 4023     		movs	r3, #64
 1323 0236 8360     		str	r3, [r0, #8]
 555:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1324              		.loc 1 555 5 is_stmt 1 view .LVU444
 555:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1325              		.loc 1 555 35 is_stmt 0 view .LVU445
 1326 0238 0023     		movs	r3, #0
 1327 023a C360     		str	r3, [r0, #12]
 556:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1328              		.loc 1 556 5 is_stmt 1 view .LVU446
 556:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1329              		.loc 1 556 32 is_stmt 0 view .LVU447
 1330 023c 4FF48062 		mov	r2, #1024
 1331 0240 0261     		str	r2, [r0, #16]
 557:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1332              		.loc 1 557 5 is_stmt 1 view .LVU448
 557:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1333              		.loc 1 557 45 is_stmt 0 view .LVU449
 1334 0242 4361     		str	r3, [r0, #20]
 558:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1335              		.loc 1 558 5 is_stmt 1 view .LVU450
 558:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1336              		.loc 1 558 42 is_stmt 0 view .LVU451
 1337 0244 8361     		str	r3, [r0, #24]
 559:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1338              		.loc 1 559 5 is_stmt 1 view .LVU452
 559:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 43


 1339              		.loc 1 559 30 is_stmt 0 view .LVU453
 1340 0246 C361     		str	r3, [r0, #28]
 560:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1341              		.loc 1 560 5 is_stmt 1 view .LVU454
 560:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1342              		.loc 1 560 34 is_stmt 0 view .LVU455
 1343 0248 0362     		str	r3, [r0, #32]
 561:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1344              		.loc 1 561 5 is_stmt 1 view .LVU456
 561:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1345              		.loc 1 561 34 is_stmt 0 view .LVU457
 1346 024a 4362     		str	r3, [r0, #36]
 562:Core/Src/stm32f4xx_hal_msp.c ****     {
 1347              		.loc 1 562 5 is_stmt 1 view .LVU458
 562:Core/Src/stm32f4xx_hal_msp.c ****     {
 1348              		.loc 1 562 9 is_stmt 0 view .LVU459
 1349 024c FFF7FEFF 		bl	HAL_DMA_Init
 1350              	.LVL67:
 562:Core/Src/stm32f4xx_hal_msp.c ****     {
 1351              		.loc 1 562 8 discriminator 1 view .LVU460
 1352 0250 70B9     		cbnz	r0, .L78
 1353              	.L61:
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1354              		.loc 1 567 5 is_stmt 1 view .LVU461
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1355              		.loc 1 567 5 view .LVU462
 1356 0252 1B4B     		ldr	r3, .L83+72
 1357 0254 A363     		str	r3, [r4, #56]
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1358              		.loc 1 567 5 view .LVU463
 1359 0256 9C63     		str	r4, [r3, #56]
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1360              		.loc 1 567 5 view .LVU464
 570:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 1361              		.loc 1 570 5 view .LVU465
 1362 0258 0022     		movs	r2, #0
 1363 025a 1146     		mov	r1, r2
 1364 025c 2620     		movs	r0, #38
 1365 025e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1366              	.LVL68:
 571:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 1367              		.loc 1 571 5 view .LVU466
 1368 0262 2620     		movs	r0, #38
 1369 0264 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1370              	.LVL69:
 1371 0268 E6E6     		b	.L51
 1372              	.L77:
 546:Core/Src/stm32f4xx_hal_msp.c ****     }
 1373              		.loc 1 546 7 view .LVU467
 1374 026a FFF7FEFF 		bl	Error_Handler
 1375              	.LVL70:
 1376 026e D8E7     		b	.L60
 1377              	.L78:
 564:Core/Src/stm32f4xx_hal_msp.c ****     }
 1378              		.loc 1 564 7 view .LVU468
 1379 0270 FFF7FEFF 		bl	Error_Handler
 1380              	.LVL71:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 44


 1381 0274 EDE7     		b	.L61
 1382              	.L84:
 1383 0276 00BF     		.align	2
 1384              	.L83:
 1385 0278 004C0040 		.word	1073761280
 1386 027c 00500040 		.word	1073762304
 1387 0280 00440040 		.word	1073759232
 1388 0284 00480040 		.word	1073760256
 1389 0288 00140140 		.word	1073812480
 1390 028c 00380240 		.word	1073887232
 1391 0290 00000240 		.word	1073872896
 1392 0294 00000000 		.word	hdma_uart4_tx
 1393 0298 70600240 		.word	1073897584
 1394 029c 00000000 		.word	hdma_uart4_rx
 1395 02a0 40600240 		.word	1073897536
 1396 02a4 00040240 		.word	1073873920
 1397 02a8 00000000 		.word	hdma_uart5_rx
 1398 02ac 10600240 		.word	1073897488
 1399 02b0 00000000 		.word	hdma_uart5_tx
 1400 02b4 B8600240 		.word	1073897656
 1401 02b8 00000000 		.word	hdma_usart2_rx
 1402 02bc 88600240 		.word	1073897608
 1403 02c0 00000000 		.word	hdma_usart2_tx
 1404 02c4 A0600240 		.word	1073897632
 1405              	.LVL72:
 1406              	.L71:
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 1407              		.loc 1 582 5 view .LVU469
 1408              	.LBB17:
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 1409              		.loc 1 582 5 view .LVU470
 1410 02c8 0025     		movs	r5, #0
 1411 02ca 0795     		str	r5, [sp, #28]
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 1412              		.loc 1 582 5 view .LVU471
 1413 02cc 5E4B     		ldr	r3, .L85
 1414 02ce 1A6C     		ldr	r2, [r3, #64]
 1415 02d0 42F48022 		orr	r2, r2, #262144
 1416 02d4 1A64     		str	r2, [r3, #64]
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 1417              		.loc 1 582 5 view .LVU472
 1418 02d6 1A6C     		ldr	r2, [r3, #64]
 1419 02d8 02F48022 		and	r2, r2, #262144
 1420 02dc 0792     		str	r2, [sp, #28]
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 1421              		.loc 1 582 5 view .LVU473
 1422 02de 079A     		ldr	r2, [sp, #28]
 1423              	.LBE17:
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 1424              		.loc 1 582 5 view .LVU474
 584:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1425              		.loc 1 584 5 view .LVU475
 1426              	.LBB18:
 584:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1427              		.loc 1 584 5 view .LVU476
 1428 02e0 0895     		str	r5, [sp, #32]
 584:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 45


 1429              		.loc 1 584 5 view .LVU477
 1430 02e2 1A6B     		ldr	r2, [r3, #48]
 1431 02e4 42F00402 		orr	r2, r2, #4
 1432 02e8 1A63     		str	r2, [r3, #48]
 584:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1433              		.loc 1 584 5 view .LVU478
 1434 02ea 1B6B     		ldr	r3, [r3, #48]
 1435 02ec 03F00403 		and	r3, r3, #4
 1436 02f0 0893     		str	r3, [sp, #32]
 584:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1437              		.loc 1 584 5 view .LVU479
 1438 02f2 089B     		ldr	r3, [sp, #32]
 1439              	.LBE18:
 584:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1440              		.loc 1 584 5 view .LVU480
 589:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1441              		.loc 1 589 5 view .LVU481
 589:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1442              		.loc 1 589 25 is_stmt 0 view .LVU482
 1443 02f4 4FF48463 		mov	r3, #1056
 1444 02f8 0B93     		str	r3, [sp, #44]
 590:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1445              		.loc 1 590 5 is_stmt 1 view .LVU483
 590:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1446              		.loc 1 590 26 is_stmt 0 view .LVU484
 1447 02fa 0223     		movs	r3, #2
 1448 02fc 0C93     		str	r3, [sp, #48]
 591:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1449              		.loc 1 591 5 is_stmt 1 view .LVU485
 592:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1450              		.loc 1 592 5 view .LVU486
 592:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1451              		.loc 1 592 27 is_stmt 0 view .LVU487
 1452 02fe 0323     		movs	r3, #3
 1453 0300 0E93     		str	r3, [sp, #56]
 593:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1454              		.loc 1 593 5 is_stmt 1 view .LVU488
 593:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1455              		.loc 1 593 31 is_stmt 0 view .LVU489
 1456 0302 0723     		movs	r3, #7
 1457 0304 0F93     		str	r3, [sp, #60]
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1458              		.loc 1 594 5 is_stmt 1 view .LVU490
 1459 0306 0BA9     		add	r1, sp, #44
 1460 0308 5048     		ldr	r0, .L85+4
 1461              	.LVL73:
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1462              		.loc 1 594 5 is_stmt 0 view .LVU491
 1463 030a FFF7FEFF 		bl	HAL_GPIO_Init
 1464              	.LVL74:
 598:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 1465              		.loc 1 598 5 is_stmt 1 view .LVU492
 598:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 1466              		.loc 1 598 29 is_stmt 0 view .LVU493
 1467 030e 5048     		ldr	r0, .L85+8
 1468 0310 504B     		ldr	r3, .L85+12
 1469 0312 0360     		str	r3, [r0]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 46


 599:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1470              		.loc 1 599 5 is_stmt 1 view .LVU494
 599:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1471              		.loc 1 599 33 is_stmt 0 view .LVU495
 1472 0314 4FF00063 		mov	r3, #134217728
 1473 0318 4360     		str	r3, [r0, #4]
 600:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1474              		.loc 1 600 5 is_stmt 1 view .LVU496
 600:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1475              		.loc 1 600 35 is_stmt 0 view .LVU497
 1476 031a 8560     		str	r5, [r0, #8]
 601:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1477              		.loc 1 601 5 is_stmt 1 view .LVU498
 601:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1478              		.loc 1 601 35 is_stmt 0 view .LVU499
 1479 031c C560     		str	r5, [r0, #12]
 602:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1480              		.loc 1 602 5 is_stmt 1 view .LVU500
 602:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1481              		.loc 1 602 32 is_stmt 0 view .LVU501
 1482 031e 4FF48063 		mov	r3, #1024
 1483 0322 0361     		str	r3, [r0, #16]
 603:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1484              		.loc 1 603 5 is_stmt 1 view .LVU502
 603:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1485              		.loc 1 603 45 is_stmt 0 view .LVU503
 1486 0324 4561     		str	r5, [r0, #20]
 604:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 1487              		.loc 1 604 5 is_stmt 1 view .LVU504
 604:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 1488              		.loc 1 604 42 is_stmt 0 view .LVU505
 1489 0326 8561     		str	r5, [r0, #24]
 605:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 1490              		.loc 1 605 5 is_stmt 1 view .LVU506
 605:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 1491              		.loc 1 605 30 is_stmt 0 view .LVU507
 1492 0328 C561     		str	r5, [r0, #28]
 606:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1493              		.loc 1 606 5 is_stmt 1 view .LVU508
 606:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1494              		.loc 1 606 34 is_stmt 0 view .LVU509
 1495 032a 0562     		str	r5, [r0, #32]
 607:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1496              		.loc 1 607 5 is_stmt 1 view .LVU510
 607:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1497              		.loc 1 607 34 is_stmt 0 view .LVU511
 1498 032c 4562     		str	r5, [r0, #36]
 608:Core/Src/stm32f4xx_hal_msp.c ****     {
 1499              		.loc 1 608 5 is_stmt 1 view .LVU512
 608:Core/Src/stm32f4xx_hal_msp.c ****     {
 1500              		.loc 1 608 9 is_stmt 0 view .LVU513
 1501 032e FFF7FEFF 		bl	HAL_DMA_Init
 1502              	.LVL75:
 608:Core/Src/stm32f4xx_hal_msp.c ****     {
 1503              		.loc 1 608 8 discriminator 1 view .LVU514
 1504 0332 18BB     		cbnz	r0, .L79
 1505              	.L63:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 47


 613:Core/Src/stm32f4xx_hal_msp.c **** 
 1506              		.loc 1 613 5 is_stmt 1 view .LVU515
 613:Core/Src/stm32f4xx_hal_msp.c **** 
 1507              		.loc 1 613 5 view .LVU516
 1508 0334 464B     		ldr	r3, .L85+8
 1509 0336 E363     		str	r3, [r4, #60]
 613:Core/Src/stm32f4xx_hal_msp.c **** 
 1510              		.loc 1 613 5 view .LVU517
 1511 0338 9C63     		str	r4, [r3, #56]
 613:Core/Src/stm32f4xx_hal_msp.c **** 
 1512              		.loc 1 613 5 view .LVU518
 616:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 1513              		.loc 1 616 5 view .LVU519
 616:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 1514              		.loc 1 616 29 is_stmt 0 view .LVU520
 1515 033a 4748     		ldr	r0, .L85+16
 1516 033c 474B     		ldr	r3, .L85+20
 1517 033e 0360     		str	r3, [r0]
 617:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1518              		.loc 1 617 5 is_stmt 1 view .LVU521
 617:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1519              		.loc 1 617 33 is_stmt 0 view .LVU522
 1520 0340 4FF00063 		mov	r3, #134217728
 1521 0344 4360     		str	r3, [r0, #4]
 618:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1522              		.loc 1 618 5 is_stmt 1 view .LVU523
 618:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1523              		.loc 1 618 35 is_stmt 0 view .LVU524
 1524 0346 4023     		movs	r3, #64
 1525 0348 8360     		str	r3, [r0, #8]
 619:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 1526              		.loc 1 619 5 is_stmt 1 view .LVU525
 619:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 1527              		.loc 1 619 35 is_stmt 0 view .LVU526
 1528 034a 0023     		movs	r3, #0
 1529 034c C360     		str	r3, [r0, #12]
 620:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1530              		.loc 1 620 5 is_stmt 1 view .LVU527
 620:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1531              		.loc 1 620 32 is_stmt 0 view .LVU528
 1532 034e 4FF48062 		mov	r2, #1024
 1533 0352 0261     		str	r2, [r0, #16]
 621:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1534              		.loc 1 621 5 is_stmt 1 view .LVU529
 621:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1535              		.loc 1 621 45 is_stmt 0 view .LVU530
 1536 0354 4361     		str	r3, [r0, #20]
 622:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 1537              		.loc 1 622 5 is_stmt 1 view .LVU531
 622:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 1538              		.loc 1 622 42 is_stmt 0 view .LVU532
 1539 0356 8361     		str	r3, [r0, #24]
 623:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 1540              		.loc 1 623 5 is_stmt 1 view .LVU533
 623:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 1541              		.loc 1 623 30 is_stmt 0 view .LVU534
 1542 0358 C361     		str	r3, [r0, #28]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 48


 624:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1543              		.loc 1 624 5 is_stmt 1 view .LVU535
 624:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1544              		.loc 1 624 34 is_stmt 0 view .LVU536
 1545 035a 0362     		str	r3, [r0, #32]
 625:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 1546              		.loc 1 625 5 is_stmt 1 view .LVU537
 625:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 1547              		.loc 1 625 34 is_stmt 0 view .LVU538
 1548 035c 4362     		str	r3, [r0, #36]
 626:Core/Src/stm32f4xx_hal_msp.c ****     {
 1549              		.loc 1 626 5 is_stmt 1 view .LVU539
 626:Core/Src/stm32f4xx_hal_msp.c ****     {
 1550              		.loc 1 626 9 is_stmt 0 view .LVU540
 1551 035e FFF7FEFF 		bl	HAL_DMA_Init
 1552              	.LVL76:
 626:Core/Src/stm32f4xx_hal_msp.c ****     {
 1553              		.loc 1 626 8 discriminator 1 view .LVU541
 1554 0362 70B9     		cbnz	r0, .L80
 1555              	.L64:
 631:Core/Src/stm32f4xx_hal_msp.c **** 
 1556              		.loc 1 631 5 is_stmt 1 view .LVU542
 631:Core/Src/stm32f4xx_hal_msp.c **** 
 1557              		.loc 1 631 5 view .LVU543
 1558 0364 3C4B     		ldr	r3, .L85+16
 1559 0366 A363     		str	r3, [r4, #56]
 631:Core/Src/stm32f4xx_hal_msp.c **** 
 1560              		.loc 1 631 5 view .LVU544
 1561 0368 9C63     		str	r4, [r3, #56]
 631:Core/Src/stm32f4xx_hal_msp.c **** 
 1562              		.loc 1 631 5 view .LVU545
 634:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 1563              		.loc 1 634 5 view .LVU546
 1564 036a 0022     		movs	r2, #0
 1565 036c 1146     		mov	r1, r2
 1566 036e 2720     		movs	r0, #39
 1567 0370 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1568              	.LVL77:
 635:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 1569              		.loc 1 635 5 view .LVU547
 1570 0374 2720     		movs	r0, #39
 1571 0376 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1572              	.LVL78:
 1573 037a 5DE6     		b	.L51
 1574              	.L79:
 610:Core/Src/stm32f4xx_hal_msp.c ****     }
 1575              		.loc 1 610 7 view .LVU548
 1576 037c FFF7FEFF 		bl	Error_Handler
 1577              	.LVL79:
 1578 0380 D8E7     		b	.L63
 1579              	.L80:
 628:Core/Src/stm32f4xx_hal_msp.c ****     }
 1580              		.loc 1 628 7 view .LVU549
 1581 0382 FFF7FEFF 		bl	Error_Handler
 1582              	.LVL80:
 1583 0386 EDE7     		b	.L64
 1584              	.LVL81:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 49


 1585              	.L72:
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1586              		.loc 1 646 5 view .LVU550
 1587              	.LBB19:
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1588              		.loc 1 646 5 view .LVU551
 1589 0388 0025     		movs	r5, #0
 1590 038a 0995     		str	r5, [sp, #36]
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1591              		.loc 1 646 5 view .LVU552
 1592 038c 2E4B     		ldr	r3, .L85
 1593 038e 5A6C     		ldr	r2, [r3, #68]
 1594 0390 42F02002 		orr	r2, r2, #32
 1595 0394 5A64     		str	r2, [r3, #68]
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1596              		.loc 1 646 5 view .LVU553
 1597 0396 5A6C     		ldr	r2, [r3, #68]
 1598 0398 02F02002 		and	r2, r2, #32
 1599 039c 0992     		str	r2, [sp, #36]
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1600              		.loc 1 646 5 view .LVU554
 1601 039e 099A     		ldr	r2, [sp, #36]
 1602              	.LBE19:
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1603              		.loc 1 646 5 view .LVU555
 648:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1604              		.loc 1 648 5 view .LVU556
 1605              	.LBB20:
 648:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1606              		.loc 1 648 5 view .LVU557
 1607 03a0 0A95     		str	r5, [sp, #40]
 648:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1608              		.loc 1 648 5 view .LVU558
 1609 03a2 1A6B     		ldr	r2, [r3, #48]
 1610 03a4 42F00402 		orr	r2, r2, #4
 1611 03a8 1A63     		str	r2, [r3, #48]
 648:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1612              		.loc 1 648 5 view .LVU559
 1613 03aa 1B6B     		ldr	r3, [r3, #48]
 1614 03ac 03F00403 		and	r3, r3, #4
 1615 03b0 0A93     		str	r3, [sp, #40]
 648:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1616              		.loc 1 648 5 view .LVU560
 1617 03b2 0A9B     		ldr	r3, [sp, #40]
 1618              	.LBE20:
 648:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1619              		.loc 1 648 5 view .LVU561
 653:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1620              		.loc 1 653 5 view .LVU562
 653:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1621              		.loc 1 653 25 is_stmt 0 view .LVU563
 1622 03b4 C023     		movs	r3, #192
 1623 03b6 0B93     		str	r3, [sp, #44]
 654:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1624              		.loc 1 654 5 is_stmt 1 view .LVU564
 654:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1625              		.loc 1 654 26 is_stmt 0 view .LVU565
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 50


 1626 03b8 0223     		movs	r3, #2
 1627 03ba 0C93     		str	r3, [sp, #48]
 655:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1628              		.loc 1 655 5 is_stmt 1 view .LVU566
 656:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1629              		.loc 1 656 5 view .LVU567
 656:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1630              		.loc 1 656 27 is_stmt 0 view .LVU568
 1631 03bc 0323     		movs	r3, #3
 1632 03be 0E93     		str	r3, [sp, #56]
 657:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1633              		.loc 1 657 5 is_stmt 1 view .LVU569
 657:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1634              		.loc 1 657 31 is_stmt 0 view .LVU570
 1635 03c0 0823     		movs	r3, #8
 1636 03c2 0F93     		str	r3, [sp, #60]
 658:Core/Src/stm32f4xx_hal_msp.c **** 
 1637              		.loc 1 658 5 is_stmt 1 view .LVU571
 1638 03c4 0BA9     		add	r1, sp, #44
 1639 03c6 2148     		ldr	r0, .L85+4
 1640              	.LVL82:
 658:Core/Src/stm32f4xx_hal_msp.c **** 
 1641              		.loc 1 658 5 is_stmt 0 view .LVU572
 1642 03c8 FFF7FEFF 		bl	HAL_GPIO_Init
 1643              	.LVL83:
 662:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 1644              		.loc 1 662 5 is_stmt 1 view .LVU573
 662:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 1645              		.loc 1 662 29 is_stmt 0 view .LVU574
 1646 03cc 2448     		ldr	r0, .L85+24
 1647 03ce 254B     		ldr	r3, .L85+28
 1648 03d0 0360     		str	r3, [r0]
 663:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1649              		.loc 1 663 5 is_stmt 1 view .LVU575
 663:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1650              		.loc 1 663 33 is_stmt 0 view .LVU576
 1651 03d2 4FF02063 		mov	r3, #167772160
 1652 03d6 4360     		str	r3, [r0, #4]
 664:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1653              		.loc 1 664 5 is_stmt 1 view .LVU577
 664:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1654              		.loc 1 664 35 is_stmt 0 view .LVU578
 1655 03d8 8560     		str	r5, [r0, #8]
 665:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 1656              		.loc 1 665 5 is_stmt 1 view .LVU579
 665:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 1657              		.loc 1 665 35 is_stmt 0 view .LVU580
 1658 03da C560     		str	r5, [r0, #12]
 666:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1659              		.loc 1 666 5 is_stmt 1 view .LVU581
 666:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1660              		.loc 1 666 32 is_stmt 0 view .LVU582
 1661 03dc 4FF48063 		mov	r3, #1024
 1662 03e0 0361     		str	r3, [r0, #16]
 667:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1663              		.loc 1 667 5 is_stmt 1 view .LVU583
 667:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 51


 1664              		.loc 1 667 45 is_stmt 0 view .LVU584
 1665 03e2 4561     		str	r5, [r0, #20]
 668:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 1666              		.loc 1 668 5 is_stmt 1 view .LVU585
 668:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 1667              		.loc 1 668 42 is_stmt 0 view .LVU586
 1668 03e4 8561     		str	r5, [r0, #24]
 669:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 1669              		.loc 1 669 5 is_stmt 1 view .LVU587
 669:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 1670              		.loc 1 669 30 is_stmt 0 view .LVU588
 1671 03e6 C561     		str	r5, [r0, #28]
 670:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1672              		.loc 1 670 5 is_stmt 1 view .LVU589
 670:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1673              		.loc 1 670 34 is_stmt 0 view .LVU590
 1674 03e8 0562     		str	r5, [r0, #32]
 671:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 1675              		.loc 1 671 5 is_stmt 1 view .LVU591
 671:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 1676              		.loc 1 671 34 is_stmt 0 view .LVU592
 1677 03ea 4562     		str	r5, [r0, #36]
 672:Core/Src/stm32f4xx_hal_msp.c ****     {
 1678              		.loc 1 672 5 is_stmt 1 view .LVU593
 672:Core/Src/stm32f4xx_hal_msp.c ****     {
 1679              		.loc 1 672 9 is_stmt 0 view .LVU594
 1680 03ec FFF7FEFF 		bl	HAL_DMA_Init
 1681              	.LVL84:
 672:Core/Src/stm32f4xx_hal_msp.c ****     {
 1682              		.loc 1 672 8 discriminator 1 view .LVU595
 1683 03f0 18BB     		cbnz	r0, .L81
 1684              	.L65:
 677:Core/Src/stm32f4xx_hal_msp.c **** 
 1685              		.loc 1 677 5 is_stmt 1 view .LVU596
 677:Core/Src/stm32f4xx_hal_msp.c **** 
 1686              		.loc 1 677 5 view .LVU597
 1687 03f2 1B4B     		ldr	r3, .L85+24
 1688 03f4 E363     		str	r3, [r4, #60]
 677:Core/Src/stm32f4xx_hal_msp.c **** 
 1689              		.loc 1 677 5 view .LVU598
 1690 03f6 9C63     		str	r4, [r3, #56]
 677:Core/Src/stm32f4xx_hal_msp.c **** 
 1691              		.loc 1 677 5 view .LVU599
 680:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 1692              		.loc 1 680 5 view .LVU600
 680:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 1693              		.loc 1 680 29 is_stmt 0 view .LVU601
 1694 03f8 1B48     		ldr	r0, .L85+32
 1695 03fa 1C4B     		ldr	r3, .L85+36
 1696 03fc 0360     		str	r3, [r0]
 681:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1697              		.loc 1 681 5 is_stmt 1 view .LVU602
 681:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1698              		.loc 1 681 33 is_stmt 0 view .LVU603
 1699 03fe 4FF02063 		mov	r3, #167772160
 1700 0402 4360     		str	r3, [r0, #4]
 682:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 52


 1701              		.loc 1 682 5 is_stmt 1 view .LVU604
 682:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1702              		.loc 1 682 35 is_stmt 0 view .LVU605
 1703 0404 4023     		movs	r3, #64
 1704 0406 8360     		str	r3, [r0, #8]
 683:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 1705              		.loc 1 683 5 is_stmt 1 view .LVU606
 683:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 1706              		.loc 1 683 35 is_stmt 0 view .LVU607
 1707 0408 0023     		movs	r3, #0
 1708 040a C360     		str	r3, [r0, #12]
 684:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1709              		.loc 1 684 5 is_stmt 1 view .LVU608
 684:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1710              		.loc 1 684 32 is_stmt 0 view .LVU609
 1711 040c 4FF48062 		mov	r2, #1024
 1712 0410 0261     		str	r2, [r0, #16]
 685:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1713              		.loc 1 685 5 is_stmt 1 view .LVU610
 685:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1714              		.loc 1 685 45 is_stmt 0 view .LVU611
 1715 0412 4361     		str	r3, [r0, #20]
 686:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 1716              		.loc 1 686 5 is_stmt 1 view .LVU612
 686:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 1717              		.loc 1 686 42 is_stmt 0 view .LVU613
 1718 0414 8361     		str	r3, [r0, #24]
 687:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 1719              		.loc 1 687 5 is_stmt 1 view .LVU614
 687:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 1720              		.loc 1 687 30 is_stmt 0 view .LVU615
 1721 0416 C361     		str	r3, [r0, #28]
 688:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1722              		.loc 1 688 5 is_stmt 1 view .LVU616
 688:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1723              		.loc 1 688 34 is_stmt 0 view .LVU617
 1724 0418 0362     		str	r3, [r0, #32]
 689:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 1725              		.loc 1 689 5 is_stmt 1 view .LVU618
 689:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 1726              		.loc 1 689 34 is_stmt 0 view .LVU619
 1727 041a 4362     		str	r3, [r0, #36]
 690:Core/Src/stm32f4xx_hal_msp.c ****     {
 1728              		.loc 1 690 5 is_stmt 1 view .LVU620
 690:Core/Src/stm32f4xx_hal_msp.c ****     {
 1729              		.loc 1 690 9 is_stmt 0 view .LVU621
 1730 041c FFF7FEFF 		bl	HAL_DMA_Init
 1731              	.LVL85:
 690:Core/Src/stm32f4xx_hal_msp.c ****     {
 1732              		.loc 1 690 8 discriminator 1 view .LVU622
 1733 0420 70B9     		cbnz	r0, .L82
 1734              	.L66:
 695:Core/Src/stm32f4xx_hal_msp.c **** 
 1735              		.loc 1 695 5 is_stmt 1 view .LVU623
 695:Core/Src/stm32f4xx_hal_msp.c **** 
 1736              		.loc 1 695 5 view .LVU624
 1737 0422 114B     		ldr	r3, .L85+32
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 53


 1738 0424 A363     		str	r3, [r4, #56]
 695:Core/Src/stm32f4xx_hal_msp.c **** 
 1739              		.loc 1 695 5 view .LVU625
 1740 0426 9C63     		str	r4, [r3, #56]
 695:Core/Src/stm32f4xx_hal_msp.c **** 
 1741              		.loc 1 695 5 view .LVU626
 698:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 1742              		.loc 1 698 5 view .LVU627
 1743 0428 0022     		movs	r2, #0
 1744 042a 1146     		mov	r1, r2
 1745 042c 4720     		movs	r0, #71
 1746 042e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1747              	.LVL86:
 699:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 1748              		.loc 1 699 5 view .LVU628
 1749 0432 4720     		movs	r0, #71
 1750 0434 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1751              	.LVL87:
 1752              		.loc 1 705 1 is_stmt 0 view .LVU629
 1753 0438 FEE5     		b	.L51
 1754              	.L81:
 674:Core/Src/stm32f4xx_hal_msp.c ****     }
 1755              		.loc 1 674 7 is_stmt 1 view .LVU630
 1756 043a FFF7FEFF 		bl	Error_Handler
 1757              	.LVL88:
 1758 043e D8E7     		b	.L65
 1759              	.L82:
 692:Core/Src/stm32f4xx_hal_msp.c ****     }
 1760              		.loc 1 692 7 view .LVU631
 1761 0440 FFF7FEFF 		bl	Error_Handler
 1762              	.LVL89:
 1763 0444 EDE7     		b	.L66
 1764              	.L86:
 1765 0446 00BF     		.align	2
 1766              	.L85:
 1767 0448 00380240 		.word	1073887232
 1768 044c 00080240 		.word	1073874944
 1769 0450 00000000 		.word	hdma_usart3_rx
 1770 0454 28600240 		.word	1073897512
 1771 0458 00000000 		.word	hdma_usart3_tx
 1772 045c 58600240 		.word	1073897560
 1773 0460 00000000 		.word	hdma_usart6_rx
 1774 0464 28640240 		.word	1073898536
 1775 0468 00000000 		.word	hdma_usart6_tx
 1776 046c A0640240 		.word	1073898656
 1777              		.cfi_endproc
 1778              	.LFE141:
 1780              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1781              		.align	1
 1782              		.global	HAL_UART_MspDeInit
 1783              		.syntax unified
 1784              		.thumb
 1785              		.thumb_func
 1787              	HAL_UART_MspDeInit:
 1788              	.LVL90:
 1789              	.LFB142:
 706:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 54


 707:Core/Src/stm32f4xx_hal_msp.c **** /**
 708:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 709:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 710:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 711:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 712:Core/Src/stm32f4xx_hal_msp.c **** */
 713:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 714:Core/Src/stm32f4xx_hal_msp.c **** {
 1790              		.loc 1 714 1 view -0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 0
 1793              		@ frame_needed = 0, uses_anonymous_args = 0
 1794              		.loc 1 714 1 is_stmt 0 view .LVU633
 1795 0000 10B5     		push	{r4, lr}
 1796              		.cfi_def_cfa_offset 8
 1797              		.cfi_offset 4, -8
 1798              		.cfi_offset 14, -4
 1799 0002 0446     		mov	r4, r0
 715:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART4)
 1800              		.loc 1 715 3 is_stmt 1 view .LVU634
 1801              		.loc 1 715 11 is_stmt 0 view .LVU635
 1802 0004 0368     		ldr	r3, [r0]
 1803              		.loc 1 715 5 view .LVU636
 1804 0006 3B4A     		ldr	r2, .L99
 1805 0008 9342     		cmp	r3, r2
 1806 000a 0CD0     		beq	.L94
 716:Core/Src/stm32f4xx_hal_msp.c ****   {
 717:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 718:Core/Src/stm32f4xx_hal_msp.c **** 
 719:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 720:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 721:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 722:Core/Src/stm32f4xx_hal_msp.c **** 
 723:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 724:Core/Src/stm32f4xx_hal_msp.c ****     PA0     ------> UART4_TX
 725:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> UART4_RX
 726:Core/Src/stm32f4xx_hal_msp.c ****     */
 727:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 728:Core/Src/stm32f4xx_hal_msp.c **** 
 729:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4 DMA DeInit */
 730:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 731:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 732:Core/Src/stm32f4xx_hal_msp.c **** 
 733:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4 interrupt DeInit */
 734:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(UART4_IRQn);
 735:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 736:Core/Src/stm32f4xx_hal_msp.c **** 
 737:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 738:Core/Src/stm32f4xx_hal_msp.c ****   }
 739:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==UART5)
 1807              		.loc 1 739 8 is_stmt 1 view .LVU637
 1808              		.loc 1 739 10 is_stmt 0 view .LVU638
 1809 000c 3A4A     		ldr	r2, .L99+4
 1810 000e 9342     		cmp	r3, r2
 1811 0010 1DD0     		beq	.L95
 740:Core/Src/stm32f4xx_hal_msp.c ****   {
 741:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 0 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 55


 742:Core/Src/stm32f4xx_hal_msp.c **** 
 743:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 0 */
 744:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 745:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_DISABLE();
 746:Core/Src/stm32f4xx_hal_msp.c **** 
 747:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 748:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> UART5_RX
 749:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> UART5_TX
 750:Core/Src/stm32f4xx_hal_msp.c ****     */
 751:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 752:Core/Src/stm32f4xx_hal_msp.c **** 
 753:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 DMA DeInit */
 754:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 755:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 756:Core/Src/stm32f4xx_hal_msp.c **** 
 757:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 interrupt DeInit */
 758:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(UART5_IRQn);
 759:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 760:Core/Src/stm32f4xx_hal_msp.c **** 
 761:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 1 */
 762:Core/Src/stm32f4xx_hal_msp.c ****   }
 763:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1812              		.loc 1 763 8 is_stmt 1 view .LVU639
 1813              		.loc 1 763 10 is_stmt 0 view .LVU640
 1814 0012 3A4A     		ldr	r2, .L99+8
 1815 0014 9342     		cmp	r3, r2
 1816 0016 2FD0     		beq	.L96
 764:Core/Src/stm32f4xx_hal_msp.c ****   {
 765:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 766:Core/Src/stm32f4xx_hal_msp.c **** 
 767:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 768:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 769:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 770:Core/Src/stm32f4xx_hal_msp.c **** 
 771:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 772:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 773:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 774:Core/Src/stm32f4xx_hal_msp.c ****     */
 775:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 776:Core/Src/stm32f4xx_hal_msp.c **** 
 777:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 778:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 779:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 780:Core/Src/stm32f4xx_hal_msp.c **** 
 781:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 782:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 783:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 784:Core/Src/stm32f4xx_hal_msp.c **** 
 785:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 786:Core/Src/stm32f4xx_hal_msp.c ****   }
 787:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1817              		.loc 1 787 8 is_stmt 1 view .LVU641
 1818              		.loc 1 787 10 is_stmt 0 view .LVU642
 1819 0018 394A     		ldr	r2, .L99+12
 1820 001a 9342     		cmp	r3, r2
 1821 001c 40D0     		beq	.L97
 788:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 56


 789:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 790:Core/Src/stm32f4xx_hal_msp.c **** 
 791:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 792:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 793:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 794:Core/Src/stm32f4xx_hal_msp.c **** 
 795:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 796:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> USART3_RX
 797:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> USART3_TX
 798:Core/Src/stm32f4xx_hal_msp.c ****     */
 799:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_5|GPIO_PIN_10);
 800:Core/Src/stm32f4xx_hal_msp.c **** 
 801:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 DMA DeInit */
 802:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 803:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 804:Core/Src/stm32f4xx_hal_msp.c **** 
 805:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 806:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 807:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 808:Core/Src/stm32f4xx_hal_msp.c **** 
 809:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 810:Core/Src/stm32f4xx_hal_msp.c ****   }
 811:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 1822              		.loc 1 811 8 is_stmt 1 view .LVU643
 1823              		.loc 1 811 10 is_stmt 0 view .LVU644
 1824 001e 394A     		ldr	r2, .L99+16
 1825 0020 9342     		cmp	r3, r2
 1826 0022 52D0     		beq	.L98
 1827              	.LVL91:
 1828              	.L87:
 812:Core/Src/stm32f4xx_hal_msp.c ****   {
 813:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 814:Core/Src/stm32f4xx_hal_msp.c **** 
 815:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 816:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 817:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 818:Core/Src/stm32f4xx_hal_msp.c **** 
 819:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 820:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 821:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 822:Core/Src/stm32f4xx_hal_msp.c ****     */
 823:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 824:Core/Src/stm32f4xx_hal_msp.c **** 
 825:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 DMA DeInit */
 826:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 827:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 828:Core/Src/stm32f4xx_hal_msp.c **** 
 829:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 interrupt DeInit */
 830:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART6_IRQn);
 831:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 832:Core/Src/stm32f4xx_hal_msp.c **** 
 833:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 834:Core/Src/stm32f4xx_hal_msp.c ****   }
 835:Core/Src/stm32f4xx_hal_msp.c **** 
 836:Core/Src/stm32f4xx_hal_msp.c **** }
 1829              		.loc 1 836 1 view .LVU645
 1830 0024 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 57


 1831              	.LVL92:
 1832              	.L94:
 721:Core/Src/stm32f4xx_hal_msp.c **** 
 1833              		.loc 1 721 5 is_stmt 1 view .LVU646
 1834 0026 02F5F632 		add	r2, r2, #125952
 1835 002a 136C     		ldr	r3, [r2, #64]
 1836 002c 23F40023 		bic	r3, r3, #524288
 1837 0030 1364     		str	r3, [r2, #64]
 727:Core/Src/stm32f4xx_hal_msp.c **** 
 1838              		.loc 1 727 5 view .LVU647
 1839 0032 0321     		movs	r1, #3
 1840 0034 3448     		ldr	r0, .L99+20
 1841              	.LVL93:
 727:Core/Src/stm32f4xx_hal_msp.c **** 
 1842              		.loc 1 727 5 is_stmt 0 view .LVU648
 1843 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1844              	.LVL94:
 730:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 1845              		.loc 1 730 5 is_stmt 1 view .LVU649
 1846 003a A06B     		ldr	r0, [r4, #56]
 1847 003c FFF7FEFF 		bl	HAL_DMA_DeInit
 1848              	.LVL95:
 731:Core/Src/stm32f4xx_hal_msp.c **** 
 1849              		.loc 1 731 5 view .LVU650
 1850 0040 E06B     		ldr	r0, [r4, #60]
 1851 0042 FFF7FEFF 		bl	HAL_DMA_DeInit
 1852              	.LVL96:
 734:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 1853              		.loc 1 734 5 view .LVU651
 1854 0046 3420     		movs	r0, #52
 1855 0048 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1856              	.LVL97:
 1857 004c EAE7     		b	.L87
 1858              	.LVL98:
 1859              	.L95:
 745:Core/Src/stm32f4xx_hal_msp.c **** 
 1860              		.loc 1 745 5 view .LVU652
 1861 004e 02F5F432 		add	r2, r2, #124928
 1862 0052 136C     		ldr	r3, [r2, #64]
 1863 0054 23F48013 		bic	r3, r3, #1048576
 1864 0058 1364     		str	r3, [r2, #64]
 751:Core/Src/stm32f4xx_hal_msp.c **** 
 1865              		.loc 1 751 5 view .LVU653
 1866 005a 4FF44051 		mov	r1, #12288
 1867 005e 2B48     		ldr	r0, .L99+24
 1868              	.LVL99:
 751:Core/Src/stm32f4xx_hal_msp.c **** 
 1869              		.loc 1 751 5 is_stmt 0 view .LVU654
 1870 0060 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1871              	.LVL100:
 754:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1872              		.loc 1 754 5 is_stmt 1 view .LVU655
 1873 0064 E06B     		ldr	r0, [r4, #60]
 1874 0066 FFF7FEFF 		bl	HAL_DMA_DeInit
 1875              	.LVL101:
 755:Core/Src/stm32f4xx_hal_msp.c **** 
 1876              		.loc 1 755 5 view .LVU656
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 58


 1877 006a A06B     		ldr	r0, [r4, #56]
 1878 006c FFF7FEFF 		bl	HAL_DMA_DeInit
 1879              	.LVL102:
 758:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 1880              		.loc 1 758 5 view .LVU657
 1881 0070 3520     		movs	r0, #53
 1882 0072 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1883              	.LVL103:
 1884 0076 D5E7     		b	.L87
 1885              	.LVL104:
 1886              	.L96:
 769:Core/Src/stm32f4xx_hal_msp.c **** 
 1887              		.loc 1 769 5 view .LVU658
 1888 0078 02F5FA32 		add	r2, r2, #128000
 1889 007c 136C     		ldr	r3, [r2, #64]
 1890 007e 23F40033 		bic	r3, r3, #131072
 1891 0082 1364     		str	r3, [r2, #64]
 775:Core/Src/stm32f4xx_hal_msp.c **** 
 1892              		.loc 1 775 5 view .LVU659
 1893 0084 0C21     		movs	r1, #12
 1894 0086 2048     		ldr	r0, .L99+20
 1895              	.LVL105:
 775:Core/Src/stm32f4xx_hal_msp.c **** 
 1896              		.loc 1 775 5 is_stmt 0 view .LVU660
 1897 0088 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1898              	.LVL106:
 778:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1899              		.loc 1 778 5 is_stmt 1 view .LVU661
 1900 008c E06B     		ldr	r0, [r4, #60]
 1901 008e FFF7FEFF 		bl	HAL_DMA_DeInit
 1902              	.LVL107:
 779:Core/Src/stm32f4xx_hal_msp.c **** 
 1903              		.loc 1 779 5 view .LVU662
 1904 0092 A06B     		ldr	r0, [r4, #56]
 1905 0094 FFF7FEFF 		bl	HAL_DMA_DeInit
 1906              	.LVL108:
 782:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1907              		.loc 1 782 5 view .LVU663
 1908 0098 2620     		movs	r0, #38
 1909 009a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1910              	.LVL109:
 1911 009e C1E7     		b	.L87
 1912              	.LVL110:
 1913              	.L97:
 793:Core/Src/stm32f4xx_hal_msp.c **** 
 1914              		.loc 1 793 5 view .LVU664
 1915 00a0 02F5F832 		add	r2, r2, #126976
 1916 00a4 136C     		ldr	r3, [r2, #64]
 1917 00a6 23F48023 		bic	r3, r3, #262144
 1918 00aa 1364     		str	r3, [r2, #64]
 799:Core/Src/stm32f4xx_hal_msp.c **** 
 1919              		.loc 1 799 5 view .LVU665
 1920 00ac 4FF48461 		mov	r1, #1056
 1921 00b0 1748     		ldr	r0, .L99+28
 1922              	.LVL111:
 799:Core/Src/stm32f4xx_hal_msp.c **** 
 1923              		.loc 1 799 5 is_stmt 0 view .LVU666
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 59


 1924 00b2 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1925              	.LVL112:
 802:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1926              		.loc 1 802 5 is_stmt 1 view .LVU667
 1927 00b6 E06B     		ldr	r0, [r4, #60]
 1928 00b8 FFF7FEFF 		bl	HAL_DMA_DeInit
 1929              	.LVL113:
 803:Core/Src/stm32f4xx_hal_msp.c **** 
 1930              		.loc 1 803 5 view .LVU668
 1931 00bc A06B     		ldr	r0, [r4, #56]
 1932 00be FFF7FEFF 		bl	HAL_DMA_DeInit
 1933              	.LVL114:
 806:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1934              		.loc 1 806 5 view .LVU669
 1935 00c2 2720     		movs	r0, #39
 1936 00c4 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1937              	.LVL115:
 1938 00c8 ACE7     		b	.L87
 1939              	.LVL116:
 1940              	.L98:
 817:Core/Src/stm32f4xx_hal_msp.c **** 
 1941              		.loc 1 817 5 view .LVU670
 1942 00ca 02F59232 		add	r2, r2, #74752
 1943 00ce 536C     		ldr	r3, [r2, #68]
 1944 00d0 23F02003 		bic	r3, r3, #32
 1945 00d4 5364     		str	r3, [r2, #68]
 823:Core/Src/stm32f4xx_hal_msp.c **** 
 1946              		.loc 1 823 5 view .LVU671
 1947 00d6 C021     		movs	r1, #192
 1948 00d8 0D48     		ldr	r0, .L99+28
 1949              	.LVL117:
 823:Core/Src/stm32f4xx_hal_msp.c **** 
 1950              		.loc 1 823 5 is_stmt 0 view .LVU672
 1951 00da FFF7FEFF 		bl	HAL_GPIO_DeInit
 1952              	.LVL118:
 826:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1953              		.loc 1 826 5 is_stmt 1 view .LVU673
 1954 00de E06B     		ldr	r0, [r4, #60]
 1955 00e0 FFF7FEFF 		bl	HAL_DMA_DeInit
 1956              	.LVL119:
 827:Core/Src/stm32f4xx_hal_msp.c **** 
 1957              		.loc 1 827 5 view .LVU674
 1958 00e4 A06B     		ldr	r0, [r4, #56]
 1959 00e6 FFF7FEFF 		bl	HAL_DMA_DeInit
 1960              	.LVL120:
 830:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 1961              		.loc 1 830 5 view .LVU675
 1962 00ea 4720     		movs	r0, #71
 1963 00ec FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1964              	.LVL121:
 1965              		.loc 1 836 1 is_stmt 0 view .LVU676
 1966 00f0 98E7     		b	.L87
 1967              	.L100:
 1968 00f2 00BF     		.align	2
 1969              	.L99:
 1970 00f4 004C0040 		.word	1073761280
 1971 00f8 00500040 		.word	1073762304
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 60


 1972 00fc 00440040 		.word	1073759232
 1973 0100 00480040 		.word	1073760256
 1974 0104 00140140 		.word	1073812480
 1975 0108 00000240 		.word	1073872896
 1976 010c 00040240 		.word	1073873920
 1977 0110 00080240 		.word	1073874944
 1978              		.cfi_endproc
 1979              	.LFE142:
 1981              		.text
 1982              	.Letext0:
 1983              		.file 2 "Core/Inc/stm32f4xx_hal_conf.h"
 1984              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 1985              		.file 4 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1986              		.file 5 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1987              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1988              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1989              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1990              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1991              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1992              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1993              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1994              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1995              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1996              		.file 15 "Core/Inc/main.h"
 1997              		.file 16 "<built-in>"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s 			page 61


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:83     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:89     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:216    .text.HAL_I2C_MspInit:00000088 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:223    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:229    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:281    .text.HAL_I2C_MspDeInit:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:288    .text.HAL_RTC_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:294    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:365    .text.HAL_RTC_MspInit:00000040 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:371    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:377    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:405    .text.HAL_RTC_MspDeInit:00000014 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:411    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:417    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:682    .text.HAL_SPI_MspInit:00000110 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:693    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:699    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:772    .text.HAL_SPI_MspDeInit:00000050 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:780    .text.HAL_UART_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:786    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:1385   .text.HAL_UART_MspInit:00000278 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:1410   .text.HAL_UART_MspInit:000002c8 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:1767   .text.HAL_UART_MspInit:00000448 $d
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:1781   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:1787   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccDne8w4.s:1970   .text.HAL_UART_MspDeInit:000000f4 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_DMA_Init
hdma_spi1_tx
HAL_DMA_DeInit
hdma_uart4_tx
hdma_uart4_rx
hdma_uart5_rx
hdma_uart5_tx
hdma_usart2_rx
hdma_usart2_tx
hdma_usart3_rx
hdma_usart3_tx
hdma_usart6_rx
hdma_usart6_tx
