# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:14 on Jan 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v 
# -- Compiling module CLA_4bit
# 
# Top level modules:
# 	CLA_4bit
# End time: 20:53:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:14 on Jan 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v 
# -- Compiling module CLA_32bit
# 
# Top level modules:
# 	CLA_32bit
# End time: 20:53:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:14 on Jan 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit_tb.v 
# -- Compiling module CLA_32bit_tb
# 
# Top level modules:
# 	CLA_32bit_tb
# End time: 20:53:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  CLA_32bit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" CLA_32bit_tb 
# Start time: 20:53:14 on Jan 28,2025
# Loading work.CLA_32bit_tb
# Loading work.CLA_32bit
# Loading work.CLA_4bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 110 ns
# Time=0 A=00000000 B=00000000 Cin=0 Select=0 | Sum=00000000 Cout=0
# Time=10000 A=00000001 B=00000001 Cin=0 Select=0 | Sum=00000002 Cout=0
# Time=20000 A=ffffffff B=00000001 Cin=0 Select=0 | Sum=00000000 Cout=1
# Time=30000 A=12345678 B=87654321 Cin=0 Select=0 | Sum=99999999 Cout=0
# Time=40000 A=00000001 B=00000001 Cin=1 Select=0 | Sum=00000003 Cout=0
# Time=50000 A=00000000 B=00000000 Cin=0 Select=1 | Sum=ffffffff Cout=0
# Time=60000 A=00000001 B=00000001 Cin=0 Select=1 | Sum=ffffffff Cout=0
# Time=70000 A=ffffffff B=00000001 Cin=0 Select=1 | Sum=fffffffd Cout=1
# Time=80000 A=12345678 B=87654321 Cin=0 Select=1 | Sum=8acf1356 Cout=0
# Time=90000 A=80000000 B=00000001 Cin=0 Select=1 | Sum=7ffffffe Cout=1
# ** Note: $stop    : C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit_tb.v(31)
#    Time: 100 ns  Iteration: 0  Instance: /CLA_32bit_tb
# Break in Module CLA_32bit_tb at C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit_tb.v line 31
# End time: 20:55:04 on Jan 28,2025, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
