// Seed: 1510865434
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1
);
  always @(posedge id_2 or posedge 1) begin
    id_2 = id_2;
  end
endmodule
