Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 30 18:52:04 2024
| Host         : insa-20929 running 64-bit Linux Mint 21.1
| Command      : report_control_sets -verbose -file pipeline_control_sets_placed.rpt
| Design       : pipeline
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG |                                      | Instruction_Pointer/OP_DI_EX[3]_i_4_0 |                2 |              5 |         2.50 |
|  Clk_IBUF_BUFG | Instruction_Pointer/DTemp[7]_i_2_n_0 | Register_Bench/SR[0]                  |                3 |              8 |         2.67 |
|  Clk_IBUF_BUFG | Instruction_Pointer/E[0]             |                                       |                3 |              8 |         2.67 |
| ~Clk_IBUF_BUFG | Register_Bench/Tab_temp[0]_1         | Register_Bench/SR[0]                  |                2 |              8 |         4.00 |
| ~Clk_IBUF_BUFG | Register_Bench/Tab_temp[4]_0         | Register_Bench/SR[0]                  |                2 |              8 |         4.00 |
|  Clk_IBUF_BUFG |                                      |                                       |               17 |             43 |         2.53 |
+----------------+--------------------------------------+---------------------------------------+------------------+----------------+--------------+


