,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/colognechip/gatemate_ila.git,2023-12-12 16:35:48+00:00,The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.,3,colognechip/gatemate_ila,730773884,Verilog,gatemate_ila,31746,38,2024-02-25 23:37:21+00:00,[],https://api.github.com/licenses/gpl-3.0
1,https://github.com/ASU-VDA-Lab/ASP-DAC24-Tutorial.git,2023-12-05 20:48:40+00:00,This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024,5,ASU-VDA-Lab/ASP-DAC24-Tutorial,727913494,Verilog,ASP-DAC24-Tutorial,25498,17,2024-04-10 12:51:59+00:00,[],https://api.github.com/licenses/bsd-3-clause
2,https://github.com/nukeykt/LPC-Sound-Blaster.git,2023-12-02 19:32:27+00:00,FPGA Sound Blaster over LPC bus experiments,0,nukeykt/LPC-Sound-Blaster,726582229,Verilog,LPC-Sound-Blaster,838,9,2024-04-03 14:57:29+00:00,"['adlib', 'isa', 'lpc', 'opl', 'opl3', 'sound-blaster', 'soundblaster', 'ymf262']",https://api.github.com/licenses/gpl-2.0
3,https://github.com/tjzyykk/TJ-VGA-MP3-KeyBoard.git,2023-12-12 15:15:06+00:00,TJ-数字逻辑大作业。基于Vivado平台、Verilog语言编写、VGA，mp3，键盘作为外设的接木块游戏。同济大学数字逻辑大作业,0,tjzyykk/TJ-VGA-MP3-KeyBoard,730740845,Verilog,TJ-VGA-MP3-KeyBoard,500,9,2024-03-26 00:32:14+00:00,[],https://api.github.com/licenses/apache-2.0
4,https://github.com/Teddy-van-Jerry/sdr-psk-fpga.git,2023-12-07 08:33:32+00:00,Dual-Mode PSK Transceiver on SDR With FPGA,2,Teddy-van-Jerry/sdr-psk-fpga,728575652,Verilog,sdr-psk-fpga,295004,7,2024-03-29 08:54:29+00:00,"['bpsk', 'demodulation', 'fpga', 'modulation', 'psk', 'qpsk', 'sdr', 'software-defined-radio', 'verilog', 'vivado', 'amd', 'transceiver', 'xilinx', 'zynq', 'zynq-7000', 'zynq-7020', 'costas-loop', 'gardner', 'synchronization']",https://api.github.com/licenses/mit
5,https://github.com/hoglet67/ReTuLaReMake.git,2023-11-29 14:05:51+00:00,Open Source Tube ULA Remake,2,hoglet67/ReTuLaReMake,725133750,Verilog,ReTuLaReMake,3841,5,2024-03-01 13:37:34+00:00,[],None
6,https://github.com/necaticakaci/matrak.git,2023-11-27 17:34:44+00:00,Matrak Verilog ile yazılmış bir RISC-V işlemcidir.,0,necaticakaci/matrak,724246450,Verilog,matrak,71,5,2024-03-26 16:21:04+00:00,[],https://api.github.com/licenses/mit
7,https://github.com/JacoboJin/RISCV-on-PYNQ-Z2.git,2023-12-04 06:15:51+00:00,This repo is to inplemente the riscv soc on the xilinx pynq-z2 board,0,JacoboJin/RISCV-on-PYNQ-Z2,727078317,Verilog,RISCV-on-PYNQ-Z2,9721,5,2024-02-25 04:06:52+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/lglglglgy/FPGA_smart_car.git,2023-12-13 15:08:46+00:00,FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪,1,lglglglgy/FPGA_smart_car,731204635,Verilog,FPGA_smart_car,56353,5,2024-01-02 08:19:15+00:00,[],None
9,https://github.com/f14XuanLv/ComputerOrgLab.git,2023-11-29 12:30:08+00:00,"verilog,hamming,CRC4,CSA_adder,Booth2,SRT,stack,FIFO,cache",0,f14XuanLv/ComputerOrgLab,725094194,Verilog,ComputerOrgLab,13,4,2024-01-14 02:19:09+00:00,['computerorglab'],None
10,https://github.com/shahalirafi/verilog_codes.git,2023-11-27 10:42:27+00:00,,0,shahalirafi/verilog_codes,724072351,Verilog,verilog_codes,19,4,2023-11-27 16:06:35+00:00,[],None
11,https://github.com/0xtaruhi/ufde-next.git,2023-12-05 14:43:18+00:00,A new FDE front-end based on tauri,0,0xtaruhi/ufde-next,727771673,Verilog,ufde-next,6110,4,2024-03-26 02:25:37+00:00,[],None
12,https://github.com/pranav0717/AUDIO-SYNTHESIZER-PROJECT.git,2023-11-26 07:05:45+00:00,,0,pranav0717/AUDIO-SYNTHESIZER-PROJECT,723598790,Verilog,AUDIO-SYNTHESIZER-PROJECT,45884,3,2023-11-30 01:22:17+00:00,[],None
13,https://github.com/pranav0717/ECE-385-DIGITAL-SYSTEMS-LAB.git,2023-11-26 06:47:51+00:00,,0,pranav0717/ECE-385-DIGITAL-SYSTEMS-LAB,723595181,Verilog,ECE-385-DIGITAL-SYSTEMS-LAB,139956,3,2023-11-30 01:22:29+00:00,[],None
14,https://github.com/dlandahl/valent.git,2023-12-04 19:13:40+00:00,Hardware description language,0,dlandahl/valent,727390966,Verilog,valent,8660,3,2024-03-31 23:49:07+00:00,[],None
15,https://github.com/maazahmed23456/100-DAYS-OF-RTL.git,2023-12-13 15:01:31+00:00,"This is the repository for checking out the codes , testbenches and simulation results of my 100 days of RTL journey where I continually learn about various digital circuits ",0,maazahmed23456/100-DAYS-OF-RTL,731200815,Verilog,100-DAYS-OF-RTL,83,3,2024-01-16 19:00:20+00:00,[],None
16,https://github.com/HEP-Alliance/hsm.git,2023-12-16 08:51:29+00:00,"Open-source, RISC-V-based Hardware Security Module",1,HEP-Alliance/hsm,732311025,Verilog,hsm,18347,3,2024-04-08 11:20:47+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/xiaolong-li1/fare_meter.git,2023-11-29 12:28:13+00:00,哈工大-数字电路-大作业-出租车计费器,0,xiaolong-li1/fare_meter,725093448,Verilog,fare_meter,1892,3,2024-02-17 05:16:30+00:00,[],None
18,https://github.com/AUDIY/FIR_x2.git,2023-12-03 06:48:14+00:00,FPGA based PCM oversampling FIR filter.,0,AUDIY/FIR_x2,726713823,Verilog,FIR_x2,21202,3,2024-03-14 14:01:30+00:00,"['audio-processing', 'digital-filter', 'digital-signal-processing', 'fpga', 'verilog', 'dsp', 'fir-filter']",https://api.github.com/licenses/cern-ohl-w-2.0
19,https://github.com/SummerDay231/SparseTC.git,2023-12-13 08:16:13+00:00,,0,SummerDay231/SparseTC,731037239,Verilog,SparseTC,40,3,2024-01-30 13:21:57+00:00,[],None
20,https://github.com/LSC-Unicamp/riscv-isa-ci.git,2023-12-11 22:52:11+00:00,CI/CD for RISC-V Cores,0,LSC-Unicamp/riscv-isa-ci,730429159,Verilog,riscv-isa-ci,942,3,2024-02-18 00:43:02+00:00,"['ci-cd', 'cicd', 'eda', 'hardware', 'litex', 'risc-v', 'riscv', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/gpl-3.0
21,https://github.com/scarletborder/myMipsCPU.git,2023-11-27 14:33:24+00:00, 2023年秋季 武汉大学国家网络安全学院  硬件综合设计2实验,1,scarletborder/myMipsCPU,724168290,Verilog,myMipsCPU,8035,3,2023-11-29 02:24:09+00:00,[],None
22,https://github.com/bquoc1010/Digital-Clock.git,2023-12-11 12:52:10+00:00,,0,bquoc1010/Digital-Clock,730213629,Verilog,Digital-Clock,7808,3,2023-12-15 09:22:08+00:00,[],None
23,https://github.com/NongMindHouse/Le-Adogo-8-Spin.git,2023-12-08 02:50:44+00:00,CPE223 Final Project,1,NongMindHouse/Le-Adogo-8-Spin,728935963,Verilog,Le-Adogo-8-Spin,112,3,2023-12-21 08:34:19+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/Nipun-9420/Eyantra_projects.git,2023-12-07 09:30:43+00:00,my all works and trsts,0,Nipun-9420/Eyantra_projects,728596953,Verilog,Eyantra_projects,126618,2,2024-03-25 09:07:00+00:00,[],None
25,https://github.com/Shahriar-0/Convolution.git,2023-12-03 21:17:26+00:00,a simple convolution implemented in verilog,0,Shahriar-0/Convolution,726947692,Verilog,Convolution,20,2,2024-04-05 16:27:26+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/Wellshh/Mini_Piano-Project.git,2023-12-14 07:32:09+00:00,Digital Logic Project,0,Wellshh/Mini_Piano-Project,731485250,Verilog,Mini_Piano-Project,66157,2,2023-12-27 16:04:35+00:00,[],None
27,https://github.com/Qglddd111/Eyeriss_multiply.git,2023-12-12 16:10:09+00:00,谷歌TPU_脉动阵列实现矩阵乘,0,Qglddd111/Eyeriss_multiply,730763579,Verilog,Eyeriss_multiply,173,2,2024-02-24 09:18:37+00:00,[],None
28,https://github.com/ThorKn/AudioChip.git,2023-12-11 18:02:35+00:00,,0,ThorKn/AudioChip,730342548,Verilog,AudioChip,85219,2,2024-01-14 15:08:31+00:00,[],https://api.github.com/licenses/apache-2.0
29,https://github.com/xie-1399/Nvdla_Spinal.git,2023-11-30 15:18:22+00:00,using the SpinalHDL to rebuild the NVDLA Arch,0,xie-1399/Nvdla_Spinal,725643743,Verilog,Nvdla_Spinal,136,2,2024-02-17 06:12:14+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/TheRealGlumfish/FPGA-Pong.git,2023-12-16 15:42:28+00:00,Pong game on a Terasic DE0 FPGA ,0,TheRealGlumfish/FPGA-Pong,732413678,Verilog,FPGA-Pong,51,2,2024-02-26 14:35:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
31,https://github.com/cobbpeng/CLAHE.git,2023-12-04 15:28:22+00:00,CLAHE in verilog,0,cobbpeng/CLAHE,727297582,Verilog,CLAHE,4637,2,2024-03-24 07:55:46+00:00,[],None
32,https://github.com/Abhirecket/Glitch_free_clock_mux.git,2023-12-12 07:16:32+00:00,The same logic function can occasionally be operated with multiple clock sources because of to clock multiplexing. This kind of reasoning may include errors that lead to functional issues.,0,Abhirecket/Glitch_free_clock_mux,730554700,Verilog,Glitch_free_clock_mux,253,2,2024-03-30 16:40:28+00:00,[],None
33,https://github.com/scarletborder/WHUEDAexperiment.git,2023-12-05 11:55:11+00:00,武汉大学网络安全学院EDA实验代码,0,scarletborder/WHUEDAexperiment,727700369,Verilog,WHUEDAexperiment,13178,2,2023-12-24 07:29:26+00:00,[],https://api.github.com/licenses/gpl-3.0
34,https://github.com/preespp/EC311-Logic-Design-Final-Project.git,2023-11-29 20:37:44+00:00,,1,preespp/EC311-Logic-Design-Final-Project,725287092,Verilog,EC311-Logic-Design-Final-Project,14217,2,2023-12-12 19:35:08+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/gitover22/miniCache.git,2023-11-27 02:46:27+00:00,the cache is a simple implementation，with write back/allocation,0,gitover22/miniCache,723915015,Verilog,miniCache,24,2,2023-11-28 11:58:39+00:00,[],https://api.github.com/licenses/gpl-3.0
36,https://github.com/Fangtangtang/RISCV-Vector-Processor.git,2023-11-27 12:43:42+00:00,,0,Fangtangtang/RISCV-Vector-Processor,724119402,Verilog,RISCV-Vector-Processor,974,2,2024-03-21 04:55:57+00:00,[],None
37,https://github.com/MAmin-y/Computer-Architecture-Course-Projects-S2023.git,2023-11-28 10:33:57+00:00,This repository contains all projects of Computer Architecture  in spring 2023.,0,MAmin-y/Computer-Architecture-Course-Projects-S2023,724561545,Verilog,Computer-Architecture-Course-Projects-S2023,3710,2,2024-03-27 12:03:08+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/vicharak-in/APB_BUS_VAAMAN_VERILOG.git,2023-12-12 13:05:33+00:00,Verilog implementation of APB bus using VAAMAN.,0,vicharak-in/APB_BUS_VAAMAN_VERILOG,730685277,Verilog,APB_BUS_VAAMAN_VERILOG,20,2,2024-04-01 10:21:32+00:00,"['apb', 'learn', 'open-source-project', 'verilog', 'uart', 'uart-interface', 'uart-protocol']",None
39,https://github.com/Ahmed-Rayhan/verilog_codes.git,2023-11-28 03:05:31+00:00,,0,Ahmed-Rayhan/verilog_codes,724417537,Verilog,verilog_codes,9,2,2023-12-06 08:52:03+00:00,[],None
40,https://github.com/yang151-bit/usb2.0-HS-uvc.git,2023-11-30 09:06:44+00:00,Hight speed USB UVC device,0,yang151-bit/usb2.0-HS-uvc,725494480,Verilog,usb2.0-HS-uvc,160,2,2024-02-15 11:30:23+00:00,[],None
41,https://github.com/xiguazaitortoise/tdc.git,2023-11-26 13:32:08+00:00,,1,xiguazaitortoise/tdc,723691589,Verilog,tdc,46,2,2024-04-09 12:16:40+00:00,[],None
42,https://github.com/junyan-tang/Pong.git,2023-12-12 00:24:21+00:00,An interactive PONG game supported by VGA and FPGA ,0,junyan-tang/Pong,730448724,Verilog,Pong,25755,2,2024-04-10 01:01:53+00:00,[],None
43,https://github.com/aofarmakis/Rapid_Systems_Prototyping.git,2023-12-11 13:12:16+00:00,,0,aofarmakis/Rapid_Systems_Prototyping,730221849,Verilog,Rapid_Systems_Prototyping,2235,2,2023-12-18 10:15:34+00:00,[],None
44,https://github.com/Srisai5366/100daysrtl.git,2023-12-01 17:12:42+00:00,100 days rtl coding (verilog),0,Srisai5366/100daysrtl,726165567,Verilog,100daysrtl,178,2,2024-02-28 10:30:06+00:00,[],None
45,https://github.com/Amirreza81/Digital-Systems-Design.git,2023-12-05 08:04:25+00:00,Digital Systems Design - Spring 2023 - Sharif University of Technology,0,Amirreza81/Digital-Systems-Design,727610799,Verilog,Digital-Systems-Design,1608,2,2024-04-01 13:43:03+00:00,"['assembly', 'digital-system-design', 'verilog']",None
46,https://github.com/abmfy/digital-design-grp-12.git,2023-12-01 02:18:00+00:00,"Dino Fit Adventure! Play Chrome Dino in real world with your body movement! Course project of Digital Design, Tsinghua University.",0,abmfy/digital-design-grp-12,725854174,Verilog,digital-design-grp-12,7816,2,2024-02-10 13:23:24+00:00,[],None
47,https://github.com/mohos455/AES-128.git,2023-11-28 17:18:06+00:00,Advanced encryption standard implementation in Verilog.,0,mohos455/AES-128,724730763,Verilog,AES-128,10,1,2023-11-28 18:53:15+00:00,[],None
48,https://github.com/sohamjaiswal/vga-verilog.git,2023-12-05 16:36:33+00:00,Simulating 800x600 vga timing and rendering in verilog.,0,sohamjaiswal/vga-verilog,727821173,Verilog,vga-verilog,2389,1,2024-01-23 11:36:43+00:00,[],None
49,https://github.com/9291Sam/ece287_final.git,2023-12-14 22:51:47+00:00,,0,9291Sam/ece287_final,731798742,Verilog,ece287_final,29156,1,2023-12-15 19:10:27+00:00,[],None
50,https://github.com/TeerapatChan/hwsynlab-final-project.git,2023-12-12 09:12:16+00:00,,0,TeerapatChan/hwsynlab-final-project,730595215,Verilog,hwsynlab-final-project,87,1,2023-12-16 06:44:05+00:00,[],None
51,https://github.com/Ahtishamu/PONG-Basys-3-.git,2023-12-16 18:17:27+00:00,Created a pong game using basys-3 FPGA and VGA controller with keyboard input,0,Ahtishamu/PONG-Basys-3-,732454558,Verilog,PONG-Basys-3-,443,1,2023-12-23 18:01:29+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/nyraa/FPGA-PAC-MAN.git,2023-12-06 08:09:31+00:00,,0,nyraa/FPGA-PAC-MAN,728094965,Verilog,FPGA-PAC-MAN,40631,1,2024-01-16 06:32:44+00:00,[],None
53,https://github.com/AryanBastani/CAD-Midterm.git,2023-12-14 12:34:23+00:00,,0,AryanBastani/CAD-Midterm,731593666,Verilog,CAD-Midterm,808,1,2024-03-15 16:51:06+00:00,[],None
54,https://github.com/rrahul002/EC311_LogicDesign_FinalProject.git,2023-12-05 19:12:09+00:00,EC311- Intro to Logic Design Final Project in Encryption,2,rrahul002/EC311_LogicDesign_FinalProject,727881610,Verilog,EC311_LogicDesign_FinalProject,3090,1,2023-12-12 23:19:50+00:00,[],None
55,https://github.com/krishnak1808/pipe-MIPS32.git,2023-11-30 10:06:18+00:00,It is a project on verilog which I had learned from a course taught by Prof. Indranil Sengupta at IIT Kharagpur.,0,krishnak1808/pipe-MIPS32,725517667,Verilog,pipe-MIPS32,75,1,2023-12-16 09:39:06+00:00,"['processor-design', 'verilog', 'verilog-hdl', 'verilog-project']",None
56,https://github.com/CHAKALI-ERANNA/TAP-Controller-FSM-RTL-Design.git,2023-11-28 09:38:24+00:00,,0,CHAKALI-ERANNA/TAP-Controller-FSM-RTL-Design,724539863,Verilog,TAP-Controller-FSM-RTL-Design,1,1,2024-01-02 04:30:12+00:00,[],None
57,https://github.com/YutongChenVictor/simple-dnn4fpga.git,2023-11-30 02:15:52+00:00,a simple dnn by both python & fpga,0,YutongChenVictor/simple-dnn4fpga,725374077,Verilog,simple-dnn4fpga,4827,1,2024-02-25 13:46:42+00:00,[],None
58,https://github.com/Abhirecket/palindrome_3bit.git,2023-12-11 11:22:37+00:00,You are tasked to design a circuit which would detect a 3-bit palindrome sequence from incoming stream of bits.,0,Abhirecket/palindrome_3bit,730179226,Verilog,palindrome_3bit,150,1,2024-03-18 18:31:09+00:00,[],None
59,https://github.com/LeeSH825/FPGA_mandelbrot.git,2023-12-15 12:04:47+00:00,mandelbrot displaying machine with FPGA,0,LeeSH825/FPGA_mandelbrot,732006719,Verilog,FPGA_mandelbrot,41,1,2024-04-08 03:09:03+00:00,[],None
60,https://github.com/ahmedoshelmy/VLSI-Project.git,2023-12-08 08:52:01+00:00,,0,ahmedoshelmy/VLSI-Project,729032140,Verilog,VLSI-Project,3508,1,2024-01-05 15:51:05+00:00,[],None
61,https://github.com/Istzqy/CIC-Filter.git,2023-11-29 14:56:34+00:00,关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程,0,Istzqy/CIC-Filter,725156794,Verilog,CIC-Filter,319574,1,2024-01-27 13:50:36+00:00,[],None
62,https://github.com/YI-HAO-SU/AI-ON-CHIP-FOR-MACHINE-LEARNING-AND-INFERENCE.git,2023-11-30 15:45:20+00:00,,0,YI-HAO-SU/AI-ON-CHIP-FOR-MACHINE-LEARNING-AND-INFERENCE,725655604,Verilog,AI-ON-CHIP-FOR-MACHINE-LEARNING-AND-INFERENCE,12347,1,2024-03-13 13:53:37+00:00,[],None
63,https://github.com/J-MR-T/BUGS.git,2023-12-08 11:21:21+00:00,A semi-serious computer architecture made as an exercise in designing a fixed-width instruction set and encoding.,0,J-MR-T/BUGS,729083196,Verilog,BUGS,146,1,2023-12-26 21:59:58+00:00,[],https://api.github.com/licenses/mit
64,https://github.com/M3rcy1028/2023_CED.git,2023-12-07 07:08:19+00:00,2023 Digital Logical circuits 2 assignments,0,M3rcy1028/2023_CED,728546587,Verilog,2023_CED,12155,1,2023-12-09 07:18:44+00:00,[],None
65,https://github.com/mrdunker/PR_with_image_processing.git,2023-11-29 04:29:41+00:00,Partial reconfiguration done for Image Processing | Image viewed through VGA | FPGA,0,mrdunker/PR_with_image_processing,724928498,Verilog,PR_with_image_processing,406,1,2023-12-06 04:05:07+00:00,[],None
66,https://github.com/abhaytiwari10/counters.git,2023-12-03 11:03:05+00:00,,0,abhaytiwari10/counters,726771439,Verilog,counters,6,1,2023-12-03 11:05:38+00:00,[],None
67,https://github.com/js1x152/Multicycle-CPU.git,2023-11-30 23:03:03+00:00,A multicycle processor fpga using the virtual hardware language verilog,0,js1x152/Multicycle-CPU,725806114,Verilog,Multicycle-CPU,161,1,2023-12-10 21:10:13+00:00,[],None
68,https://github.com/AlexHack1/EC311-Final-Project.git,2023-11-29 18:06:16+00:00,,1,AlexHack1/EC311-Final-Project,725234745,Verilog,EC311-Final-Project,12637,1,2023-12-08 15:40:21+00:00,[],None
69,https://github.com/alikhm4528/LiFi_Phy.git,2023-11-27 20:30:21+00:00,"A Li-Fi PHY receiver and transmitter (primarily for testing the receiver module) using Verilog. Employing the DC-Reduced Hadamard Coded Modulation technique, I assessed the system’s efficacy using MATLAB. The receiver design encompassed multiple phases, including demodulation (PAM) and decoding incorporating CRC (Cyclic Redundancy Check)",0,alikhm4528/LiFi_Phy,724310785,Verilog,LiFi_Phy,11,1,2023-11-29 08:10:03+00:00,[],None
70,https://github.com/Xinjie-Chen/Digital-Logic.git,2023-12-14 07:32:06+00:00,,0,Xinjie-Chen/Digital-Logic,731485237,Verilog,Digital-Logic,13,1,2023-12-30 08:54:48+00:00,[],None
71,https://github.com/FareedCodess/Traffic-Light-Controller.git,2023-12-06 19:13:21+00:00,"In this Project, a sophisticated traffic light controller  was developed using Verilog and was implemented on an FPGA (Field-Programmable Gate Array) platform. The primary aim was to simulate a realistic traffic management system, employing a Moore state machine design paradigm.",0,FareedCodess/Traffic-Light-Controller,728358004,Verilog,Traffic-Light-Controller,506,1,2023-12-08 07:59:32+00:00,"['fpga', 'moore', 'state-machine', 'verilog-project', 'traffic-light-controller']",https://api.github.com/licenses/mit
72,https://github.com/Navin061102/grc5.git,2023-11-28 16:58:29+00:00,,0,Navin061102/grc5,724722637,Verilog,grc5,49971,1,2023-12-13 19:14:08+00:00,[],None
73,https://github.com/frabru99/progettoASI.git,2023-12-06 10:26:33+00:00,,0,frabru99/progettoASI,728146670,Verilog,progettoASI,30,1,2023-12-07 22:00:56+00:00,[],None
74,https://github.com/semihbag/18-Bits-Processor-Implementation-With-Logisim.git,2023-12-06 07:29:55+00:00,,1,semihbag/18-Bits-Processor-Implementation-With-Logisim,728081377,Verilog,18-Bits-Processor-Implementation-With-Logisim,714,1,2024-01-23 14:04:20+00:00,[],None
75,https://github.com/Abhirecket/Glitch_clock_mux.git,2023-12-12 05:43:45+00:00,"When a modern chip is operating, it may occasionally be required to switch between two separate clocks. What would happen if we switched clocks using the standard mux? ",0,Abhirecket/Glitch_clock_mux,730525844,Verilog,Glitch_clock_mux,141,1,2023-12-13 08:34:33+00:00,[],None
76,https://github.com/sherouk304/SPI_master.git,2023-11-27 08:31:19+00:00,this project provides a verilog code for SPI ( serial peripheral interface ) master transceiver with basic feauters  ,0,sherouk304/SPI_master,724021198,Verilog,SPI_master,27,1,2024-01-01 17:28:02+00:00,[],None
77,https://github.com/XuKunyao/asyn_fifo_IncludeAlmost.git,2023-11-29 13:43:31+00:00,FIFO（First In First Out，即先入先出），是一种数据缓冲器，用来实现数据先入先出的读写方式。FIFO存储器主要是作为缓存，应用在同步时钟系统和异步时钟系统中，在很多的设计中都会使用，如多比特数据做跨时钟域处理，前后带宽不同步等都用到了FIFO。FIFO 本质上是由 RAM 加读写控制逻辑构成的一种先进先出的数据缓冲器。原文链接：https://blog.csdn.net/cube_baox/article/details/133661407,0,XuKunyao/asyn_fifo_IncludeAlmost,725123833,Verilog,asyn_fifo_IncludeAlmost,1496,1,2024-01-18 09:51:47+00:00,[],None
78,https://github.com/salunkead/Verilog-Basic-Concepts.git,2023-11-27 04:18:03+00:00,,0,salunkead/Verilog-Basic-Concepts,723940840,Verilog,Verilog-Basic-Concepts,147,1,2024-03-04 11:46:27+00:00,[],None
79,https://github.com/Nipun-9420/Blulb.git,2023-12-07 09:11:50+00:00,3 Bulbs controll using 2 switches and 1 main swithch and only one bulb os on at a time.,0,Nipun-9420/Blulb,728589727,Verilog,Blulb,7821,1,2024-03-25 09:07:11+00:00,[],None
80,https://github.com/lcsaszar01/Signal_Sages.git,2023-12-07 19:46:19+00:00,,0,lcsaszar01/Signal_Sages,728833053,Verilog,Signal_Sages,854,1,2023-12-10 21:40:18+00:00,[],None
81,https://github.com/TejasAshokR/trafic_light_controller.git,2023-12-16 09:25:53+00:00,This repository contains the Verilog code for a simple traffic light controller implemented using Quartus. The project simulates a basic traffic intersection with three traffic lights for different directions.,0,TejasAshokR/trafic_light_controller,732319024,Verilog,trafic_light_controller,285,1,2023-12-17 07:04:05+00:00,[],None
82,https://github.com/orszoooo/PBLcpu.git,2023-12-12 17:42:36+00:00,,1,orszoooo/PBLcpu,730799650,Verilog,PBLcpu,53,1,2023-12-21 18:58:38+00:00,[],None
83,https://github.com/forest27xx/verilog-clock-calendar.git,2023-12-10 18:36:10+00:00,,0,forest27xx/verilog-clock-calendar,729915962,Verilog,verilog-clock-calendar,32,1,2023-12-11 02:53:38+00:00,[],None
84,https://github.com/Harshal17S/car-parking-slot-management-using-fpga.git,2023-12-06 14:10:31+00:00,,0,Harshal17S/car-parking-slot-management-using-fpga,728234711,Verilog,car-parking-slot-management-using-fpga,3,1,2024-03-06 11:23:09+00:00,[],None
85,https://github.com/Abhirecket/Atomic-Counters.git,2023-11-27 09:44:03+00:00,Question is in README,0,Abhirecket/Atomic-Counters,724049441,Verilog,Atomic-Counters,15,1,2024-03-18 18:31:19+00:00,[],None
86,https://github.com/Vcroitoru/NN-Digit-Recognition-with-FPGA-Displaying-Output.git,2023-11-29 17:36:34+00:00,Camera Input image for digit recognition to DE1_SOC Fpga which displays outputs and has arithmetic functionality.,0,Vcroitoru/NN-Digit-Recognition-with-FPGA-Displaying-Output,725223586,Verilog,NN-Digit-Recognition-with-FPGA-Displaying-Output,14070,1,2024-03-21 05:15:07+00:00,[],None
87,https://github.com/Abhirecket/Sequence_generator.git,2023-12-15 05:27:17+00:00,Design the following sequence generator module:  0 → 1 → 1 → 1 → 2 → 2 → 3 → 4 → 5 → 7 → 9 → 12 → 16 → 21 → 28 → 37 → ...  Assume the sequence goes on forever until the circuit is reset. All the flops should be positive edge triggered with asynchronous resets (if any).,0,Abhirecket/Sequence_generator,731884090,Verilog,Sequence_generator,107,1,2024-03-18 18:29:09+00:00,[],None
88,https://github.com/jilinzheng/SIMON-Said.git,2023-11-28 00:08:38+00:00,(NOT Simon Says) but an implementation of the SIMON64/96 block cipher on FPGA.,1,jilinzheng/SIMON-Said,724372175,Verilog,SIMON-Said,3358,1,2024-04-07 22:51:34+00:00,"['blockcipher', 'encryption-decryption', 'fpga', 'uart', 'verilog', 'cryptography', 'simon']",None
89,https://github.com/AlyamanMas/dd1-proj2.git,2023-12-07 16:01:33+00:00,,0,AlyamanMas/dd1-proj2,728750925,Verilog,dd1-proj2,733,1,2023-12-09 19:33:12+00:00,[],None
90,https://github.com/govardhnn/Low_Power_Multidimensional_Sorters.git,2023-12-01 16:23:14+00:00,,0,govardhnn/Low_Power_Multidimensional_Sorters,726146498,Verilog,Low_Power_Multidimensional_Sorters,161,1,2023-12-05 14:57:14+00:00,[],
91,https://github.com/Qglddd111/cnn_verilog.git,2023-12-05 09:04:44+00:00,VerilogHDL编写的CNN（卷积层、平均池化层、全连接、softmax）,0,Qglddd111/cnn_verilog,727633684,Verilog,cnn_verilog,43,1,2024-01-31 14:14:24+00:00,[],None
92,https://github.com/117XinyuLi/MIPS-CPU.git,2023-12-04 15:39:15+00:00,XJTU计组实验MIPS单周期CPU和五级流水CPU,0,117XinyuLi/MIPS-CPU,727302408,Verilog,MIPS-CPU,262,1,2024-02-21 08:57:20+00:00,[],None
93,https://github.com/MachineKiller36/Simple_Verilog_Microprocessor.git,2023-12-16 09:24:12+00:00,,0,MachineKiller36/Simple_Verilog_Microprocessor,732318630,Verilog,Simple_Verilog_Microprocessor,2232,1,2024-03-01 04:43:59+00:00,[],https://api.github.com/licenses/gpl-3.0
94,https://github.com/Orgoutsider/PixelBox.git,2023-11-26 14:20:16+00:00,,0,Orgoutsider/PixelBox,723705927,Verilog,PixelBox,645513,1,2024-02-28 01:46:02+00:00,[],None
95,https://github.com/meeeeet/Single-Cycle-MIPS32-Processor.git,2023-12-15 20:58:42+00:00,,0,meeeeet/Single-Cycle-MIPS32-Processor,732176964,Verilog,Single-Cycle-MIPS32-Processor,16,1,2023-12-30 08:15:12+00:00,"['mips-architecture', 'mips32']",None
96,https://github.com/OmarMongy/Fast_Adders.git,2023-12-01 15:52:34+00:00,Fast Adders VS Ripple Carry Adders,0,OmarMongy/Fast_Adders,726134233,Verilog,Fast_Adders,26,1,2023-12-01 16:48:26+00:00,[],None
97,https://github.com/abhilash306/8-bit-Cordic-Algoritm-to-calculate-Cosine-and-Sine.git,2023-12-06 07:51:04+00:00,Design of an 8-bit Cordic-based Sine and Cosine Processor using Verilog.                      Instructions Do a RTL to GDS flow in umc65 tech using cadence genus and innovus for a 8 bit dedicated processor for calculating sine and cosine of an angle using the cordic algorithm. (try for accuracy of 1%)  Try to achieve a max freq of 100 MHz.  within ,0,abhilash306/8-bit-Cordic-Algoritm-to-calculate-Cosine-and-Sine,728088532,Verilog,8-bit-Cordic-Algoritm-to-calculate-Cosine-and-Sine,2326,1,2024-02-13 23:56:11+00:00,[],None
98,https://github.com/KenSu2003/alu_registerfile.git,2023-12-12 15:49:51+00:00,Simulating an ALU and a RegisterFile in Verilog,0,KenSu2003/alu_registerfile,730755295,Verilog,alu_registerfile,662,1,2023-12-12 15:54:07+00:00,[],None
99,https://github.com/DWARAKRAM/Asynchronous-FIFO.git,2023-12-16 12:12:27+00:00,,0,DWARAKRAM/Asynchronous-FIFO,732357858,Verilog,Asynchronous-FIFO,2,1,2023-12-16 12:18:44+00:00,[],None
100,https://github.com/haoranyan2022/simple_RISC_CPU.git,2023-11-30 07:55:39+00:00,《Verilog数字系统设计教程-夏宇闻》书中的简易cpu设计,0,haoranyan2022/simple_RISC_CPU,725469033,Verilog,simple_RISC_CPU,327,1,2023-12-21 03:52:23+00:00,[],None
101,https://github.com/ARUNEMB3101/100_Days_Of_RTL_Target.git,2023-12-06 14:30:00+00:00,,0,ARUNEMB3101/100_Days_Of_RTL_Target,728243053,Verilog,100_Days_Of_RTL_Target,195,1,2024-02-25 19:55:08+00:00,[],None
102,https://github.com/Abhirecket/Round-Robin-Arbiter-Fixed-Time-Sclices.git,2023-11-28 05:29:54+00:00,Accessing a Memory location by multiple Processor. Arbiter takes four input requests and outputs a grant(ONE HOT ENCODED) signal.,0,Abhirecket/Round-Robin-Arbiter-Fixed-Time-Sclices,724455068,Verilog,Round-Robin-Arbiter-Fixed-Time-Sclices,75,1,2024-03-18 18:31:13+00:00,[],None
103,https://github.com/Hir0Yat0/Verilog-8-Bit-Simple-CPU.git,2023-12-11 13:09:44+00:00,ComArch2023 Projects,0,Hir0Yat0/Verilog-8-Bit-Simple-CPU,730220801,Verilog,Verilog-8-Bit-Simple-CPU,31,1,2023-12-11 16:23:39+00:00,[],None
104,https://github.com/vinis001/SPI-PROTOCOL-DESIGNING.git,2023-12-16 05:46:05+00:00,SPI design using VERILOG with various modules,0,vinis001/SPI-PROTOCOL-DESIGNING,732271765,Verilog,SPI-PROTOCOL-DESIGNING,2880,1,2023-12-16 07:01:01+00:00,[],None
105,https://github.com/6902140/cpu_design_verilog-xjtu-version-.git,2023-12-07 18:31:55+00:00,西安交通大学  计算机H  2023秋使用verilog单周期、多周期、流水线CPU设计,0,6902140/cpu_design_verilog-xjtu-version-,728807300,Verilog,cpu_design_verilog-xjtu-version-,21,1,2024-01-10 12:15:03+00:00,[],https://api.github.com/licenses/apache-2.0
106,https://github.com/tasneem-elhady/8259-PIC.git,2023-12-13 08:47:51+00:00,,0,tasneem-elhady/8259-PIC,731048811,Verilog,8259-PIC,54,1,2024-01-08 07:03:22+00:00,[],None
107,https://github.com/Ammar-Bin-Amir/I2C.git,2023-11-29 08:01:57+00:00,RTL Design of Inter-Integrated Circuit,0,Ammar-Bin-Amir/I2C,724991380,Verilog,I2C,551,1,2023-12-02 03:05:35+00:00,"['i2c', 'rtl-design', 'serial-communication', 'verilog']",None
108,https://github.com/sprsr/4xSA_Cache.git,2023-11-27 04:44:18+00:00,A Customizable Set Associative Cache intended for use in https://github.com/sprsr/rv32_processor,0,sprsr/4xSA_Cache,723947186,Verilog,4xSA_Cache,744,1,2023-12-17 15:06:06+00:00,[],None
109,https://github.com/Layheng-Hok/Digital-Piano.git,2023-12-02 08:46:19+00:00,Digital Piano: FPGA project in Verilog based on Xilinx Atrix-7 EGO1 - SUSTech's project of course CS207: Digital Logic in Fall 2023 - Score: 120/100,1,Layheng-Hok/Digital-Piano,726389661,Verilog,Digital-Piano,10449,1,2024-02-20 08:37:25+00:00,"['cs207', 'digital-logic', 'digital-piano', 'embedded-systems', 'fall2023', 'fpga', 'piano', 'sustech', 'verilog', 'vivado', 'xilinx']",None
110,https://github.com/sprsr/spek_cpu.git,2023-12-06 04:12:50+00:00,A small single core Risc V CPU supporting RV32-I with a 64KB Cache,0,sprsr/spek_cpu,728024503,Verilog,spek_cpu,4023,1,2024-02-19 19:37:03+00:00,[],None
111,https://github.com/m1geo/Pi5-Artix-FPGA-Hat.git,2023-12-12 23:22:38+00:00,An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming,0,m1geo/Pi5-Artix-FPGA-Hat,730899936,Verilog,Pi5-Artix-FPGA-Hat,14493,1,2024-03-25 08:17:46+00:00,"['cm4', 'pcie', 'pi5', 'raspberry-pi']",
112,https://github.com/Abhirecket/Divide-by-three.git,2023-11-28 09:03:24+00:00,"While going through your Grandma's old store, you come across an interesting machine which takes an input x and gives an output whenever the number formed within the machine is divisible by 3",0,Abhirecket/Divide-by-three,724526146,Verilog,Divide-by-three,714,1,2023-12-13 08:34:31+00:00,[],None
113,https://github.com/Rajneesh-pine/AES_128_Encryption_Standard.git,2023-12-02 07:32:24+00:00,The Advanced Encryption Standard (AES) is a widely adopted symmetric encryption algorithm designed to provide secure and efficient encryption for a variety of applications.This documentation focuses on the AES encryption process for 128 bytes.,0,Rajneesh-pine/AES_128_Encryption_Standard,726372105,Verilog,AES_128_Encryption_Standard,34,1,2023-12-02 10:28:15+00:00,[],None
114,https://github.com/KenSu2003/cpu_controller.git,2023-12-12 15:52:47+00:00,Simulating a multicycle CPU controller,0,KenSu2003/cpu_controller,730756456,Verilog,cpu_controller,3567,1,2023-12-12 15:53:42+00:00,[],None
115,https://github.com/ldsj-05/Tetris.git,2023-12-05 15:08:37+00:00,Tetris Project EC311,0,ldsj-05/Tetris,727783356,Verilog,Tetris,1699,1,2023-12-13 23:59:30+00:00,[],None
116,https://github.com/Cili/Right_Note_Machine.git,2023-12-04 14:47:11+00:00,A repository for Prof. Densmore's EC311 Class,0,Cili/Right_Note_Machine,727278685,Verilog,Right_Note_Machine,2868,1,2023-12-12 21:17:43+00:00,[],None
117,https://github.com/LiSeafood/BookCPU.git,2023-12-14 13:40:54+00:00,,0,LiSeafood/BookCPU,731618870,Verilog,BookCPU,101,1,2023-12-20 02:43:07+00:00,[],None
118,https://github.com/BigPig-Bro/Pango.git,2023-12-09 21:07:58+00:00,国产紫光Pango FPGA 开发板及其工程,0,BigPig-Bro/Pango,729634225,Verilog,Pango,4292,1,2024-01-06 05:47:42+00:00,[],None
119,https://github.com/babarose/CSE3215_TermProject_2023.git,2023-11-28 18:36:50+00:00,,0,babarose/CSE3215_TermProject_2023,724761660,Verilog,CSE3215_TermProject_2023,2091,1,2024-01-29 08:44:53+00:00,[],None
120,https://github.com/Joy-Zhe/FPGA-Communication.git,2023-11-27 08:15:01+00:00,A demo for FPGA-Linux/Windows Communication,0,Joy-Zhe/FPGA-Communication,724015279,Verilog,FPGA-Communication,1689,1,2024-03-01 16:00:06+00:00,[],https://api.github.com/licenses/mit
121,https://github.com/yceachan/Single-Cycle-MIPS.git,2023-12-02 10:28:27+00:00,单周期MIPS指令集cpu设计,0,yceachan/Single-Cycle-MIPS,726414839,Verilog,Single-Cycle-MIPS,825,1,2023-12-02 10:42:38+00:00,[],None
122,https://github.com/Buzz2Z/EDA_clock.git,2023-12-06 11:14:11+00:00,EDA实验时钟，因为代码较经典，值得保存一下,0,Buzz2Z/EDA_clock,728164493,Verilog,EDA_clock,9,1,2023-12-06 11:16:52+00:00,[],None
123,https://github.com/AidanNowa/EC551_Project.git,2023-11-28 23:33:47+00:00,,0,AidanNowa/EC551_Project,724854753,Verilog,EC551_Project,16355,1,2023-12-01 21:25:54+00:00,[],None
124,https://github.com/Nimesh-Singh/DD_Project.git,2023-12-03 19:43:32+00:00,DDR2 Memory Controller,0,Nimesh-Singh/DD_Project,726922970,Verilog,DD_Project,2827,1,2024-03-09 23:26:11+00:00,[],None
125,https://github.com/SoheilHajianManesh/Computer-Architecture-Project.git,2023-11-30 20:47:51+00:00,"Verilog Description of RISC-V single-cycle,multi-cycle and pipeline implementation.",0,SoheilHajianManesh/Computer-Architecture-Project,725768830,Verilog,Computer-Architecture-Project,4043,1,2024-01-08 10:29:56+00:00,[],https://api.github.com/licenses/mit
126,https://github.com/6430003421-koraphat-nickname-is-nine/Pong-Project.git,2023-12-08 02:34:56+00:00,,0,6430003421-koraphat-nickname-is-nine/Pong-Project,728932215,Verilog,Pong-Project,35,1,2023-12-11 14:43:03+00:00,[],None
127,https://github.com/Cborgg/Elevator-Control-System.git,2023-12-13 09:57:31+00:00,Robust implementation of an Elevator Control System using Finite State Machine (FSM) design principles in Verilog ,0,Cborgg/Elevator-Control-System,731075458,Verilog,Elevator-Control-System,69,1,2023-12-13 10:21:57+00:00,[],None
128,https://github.com/Leonard2310/Verilog_Projects.git,2023-12-04 08:09:07+00:00,Projects on Accelerators for Neural Networks and Arithmetic Datapaths - Embedded Systems Architecture (MEng) prof. N. Petra (2023),0,Leonard2310/Verilog_Projects,727116136,Verilog,Verilog_Projects,571,1,2023-12-07 17:30:17+00:00,"['embedded-systems', 'neural-network', 'verilog']",https://api.github.com/licenses/gpl-2.0
129,https://github.com/xNTsai/CA_FinalProject.git,2023-12-08 11:46:15+00:00,Computer Architecture Final project: CPU,1,xNTsai/CA_FinalProject,729091066,Verilog,CA_FinalProject,1594,1,2023-12-13 06:49:29+00:00,[],None
130,https://github.com/VisonEmbedder/VisionEmbedder.git,2023-12-04 07:28:34+00:00,,1,VisonEmbedder/VisionEmbedder,727101966,Verilog,VisionEmbedder,760,1,2024-03-14 14:38:33+00:00,[],None
131,https://github.com/telos27/rvrtl.git,2023-12-07 10:08:59+00:00,RISC-V processor in Verilog,2,telos27/rvrtl,728611573,Verilog,rvrtl,565,1,2024-01-06 12:45:40+00:00,[],None
132,https://github.com/franksking4/Plinkoboard.git,2023-12-16 23:04:06+00:00,A simulation of a Plinkoboard created using Verilog. Final capstone project for Honors Digital Logic and Computer Architecture,0,franksking4/Plinkoboard,732510858,Verilog,Plinkoboard,3099,1,2024-04-08 22:03:08+00:00,[],None
133,https://github.com/Yixin-Gong/karatsuba_multiplier.git,2023-12-12 07:31:37+00:00,lab for course project,1,Yixin-Gong/karatsuba_multiplier,730559895,Verilog,karatsuba_multiplier,23,1,2024-02-24 08:49:36+00:00,[],None
134,https://github.com/Lasya-G/FPGA_Modified-CSR-based-Sparse-matrix-Vector-Multliplication.git,2023-11-30 08:23:46+00:00,,0,Lasya-G/FPGA_Modified-CSR-based-Sparse-matrix-Vector-Multliplication,725478724,Verilog,FPGA_Modified-CSR-based-Sparse-matrix-Vector-Multliplication,40,1,2024-03-20 14:14:43+00:00,[],None
135,https://github.com/AUDIY/AUDIY_Verilog_IP.git,2023-12-10 05:16:01+00:00,Verilog IP that AUDIY originally designed.,0,AUDIY/AUDIY_Verilog_IP,729711880,Verilog,AUDIY_Verilog_IP,66,1,2023-12-29 13:16:36+00:00,"['fpga', 'verilog']",https://api.github.com/licenses/cern-ohl-p-2.0
136,https://github.com/vachas23/Coffee-Vending-machine.git,2023-11-26 04:50:17+00:00,Coffee Vending machine,0,vachas23/Coffee-Vending-machine,723572383,Verilog,Coffee-Vending-machine,1,0,2023-11-26 05:03:08+00:00,[],None
137,https://github.com/Ragenot/RISCV-single-cycle.git,2023-11-27 19:04:05+00:00,,0,Ragenot/RISCV-single-cycle,724280759,Verilog,RISCV-single-cycle,7,0,2023-11-27 19:49:19+00:00,[],None
138,https://github.com/AryaTripathi/CryptoProcessor.git,2023-11-29 04:17:17+00:00,Design of a Multi-Algorithm Crypto processor that can perform encryption and hashing functions and can be used in conjunction with a regular processor. It can accomplish encryption of data using two symmetric key cryptographic algorithms 128-bit AES and 64-bit Blowfish along with hashing through SHA-224 and SHA-256 hash algorithm.,0,AryaTripathi/CryptoProcessor,724925222,Verilog,CryptoProcessor,1044,0,2023-11-29 04:28:28+00:00,[],None
139,https://github.com/alejandrasot23/anarquia.git,2023-11-27 05:13:31+00:00,,0,alejandrasot23/anarquia,723954626,Verilog,anarquia,10,0,2023-11-27 05:29:17+00:00,[],None
140,https://github.com/justinliu1118/enigma.git,2023-11-29 10:16:45+00:00,,0,justinliu1118/enigma,725042910,Verilog,enigma,14,0,2023-11-29 10:17:37+00:00,[],None
141,https://github.com/MilkMilk233/MIPS-integration.git,2023-11-29 11:58:40+00:00,"MIPS assembler, simulator, ALU and pipelined microprocessor.",0,MilkMilk233/MIPS-integration,725081800,Verilog,MIPS-integration,129,0,2023-11-29 12:10:38+00:00,[],None
142,https://github.com/dgravier/Bebedero-para-mascotas.git,2023-11-30 12:50:07+00:00,,0,dgravier/Bebedero-para-mascotas,725579150,Verilog,Bebedero-para-mascotas,1344,0,2023-11-30 13:03:08+00:00,[],None
143,https://github.com/MeenakshiShankar/ESDC-23-Project.git,2023-11-30 20:23:51+00:00,Verilog Implementation for FFT,0,MeenakshiShankar/ESDC-23-Project,725761096,Verilog,ESDC-23-Project,3,0,2023-11-30 20:25:07+00:00,[],None
144,https://github.com/SebastianGrillo/Proyecto-Electr-nica-Digital-I.git,2023-11-30 01:37:18+00:00,"Medidor automático del nivel de agua de un tanque, por medio de una válvula y un sensor ultrasónico. ",0,SebastianGrillo/Proyecto-Electr-nica-Digital-I,725364476,Verilog,Proyecto-Electr-nica-Digital-I,21731,0,2023-11-30 02:15:28+00:00,[],None
145,https://github.com/rpreciga/ProyectoDigital1.git,2023-11-29 21:59:54+00:00,Documento informe final del proyecto,1,rpreciga/ProyectoDigital1,725311385,Verilog,ProyectoDigital1,4123,0,2023-11-30 00:11:57+00:00,[],None
146,https://github.com/Nancy0192/VGA-DISPLAY.git,2023-11-30 12:02:09+00:00,,0,Nancy0192/VGA-DISPLAY,725560689,Verilog,VGA-DISPLAY,4709,0,2023-11-30 12:05:04+00:00,[],None
147,https://github.com/V-Pranathi/FPGA_PROJECT.git,2023-11-30 16:41:00+00:00,,0,V-Pranathi/FPGA_PROJECT,725679062,Verilog,FPGA_PROJECT,4377,0,2023-11-30 16:50:24+00:00,[],None
148,https://github.com/priyankahembram/8bit-microcontroller-unit.git,2023-12-02 06:21:25+00:00,,0,priyankahembram/8bit-microcontroller-unit,726356143,Verilog,8bit-microcontroller-unit,4,0,2023-12-02 06:26:36+00:00,[],None
149,https://github.com/AbdulMoizSheikh1/Conv_Accel_2.git,2023-12-04 09:45:36+00:00,,0,AbdulMoizSheikh1/Conv_Accel_2,727153697,Verilog,Conv_Accel_2,80976,0,2023-12-04 11:01:21+00:00,[],https://api.github.com/licenses/apache-2.0
150,https://github.com/PlutoPuppy/Pong.git,2023-12-04 16:17:08+00:00,,0,PlutoPuppy/Pong,727319453,Verilog,Pong,18,0,2023-12-04 16:18:36+00:00,[],None
151,https://github.com/WilliamJWen/JumpingPony.git,2023-12-04 17:29:32+00:00,An FPGA Game. The pony will need to jump on a drifting log to get across the river.,0,WilliamJWen/JumpingPony,727349767,Verilog,JumpingPony,21,0,2023-12-04 17:37:33+00:00,[],None
152,https://github.com/urielcho/OQPSK_A_GFMPW1.git,2023-12-05 16:09:34+00:00,,0,urielcho/OQPSK_A_GFMPW1,727809919,Verilog,OQPSK_A_GFMPW1,26225,0,2023-12-05 16:10:25+00:00,[],https://api.github.com/licenses/apache-2.0
153,https://github.com/reaahuja/ECE241_Project.git,2023-12-05 17:53:25+00:00,,0,reaahuja/ECE241_Project,727851835,Verilog,ECE241_Project,21,0,2023-12-05 17:54:23+00:00,[],None
154,https://github.com/meilleur04/verilog-game.git,2023-12-06 00:08:55+00:00,,0,meilleur04/verilog-game,727965485,Verilog,verilog-game,24733,0,2023-12-06 00:11:02+00:00,[],None
155,https://github.com/DanielBarrios2190/OpenLane_in_Actions.git,2023-11-30 20:40:10+00:00,Runs OpenLane in Github Actions,0,DanielBarrios2190/OpenLane_in_Actions,725766385,Verilog,OpenLane_in_Actions,23,0,2023-12-07 00:00:54+00:00,[],https://api.github.com/licenses/apache-2.0
156,https://github.com/dnjayasinghe/SASEBO-GIII-CLKDivider.git,2023-12-06 01:28:00+00:00,,0,dnjayasinghe/SASEBO-GIII-CLKDivider,727983785,Verilog,SASEBO-GIII-CLKDivider,265,0,2023-12-08 01:57:53+00:00,[],None
157,https://github.com/cigtry/code.git,2023-12-09 04:57:03+00:00,,0,cigtry/code,729393084,Verilog,code,30,0,2023-12-09 11:20:34+00:00,[],None
158,https://github.com/Sibonji/sha-256.git,2023-12-08 14:05:06+00:00,,0,Sibonji/sha-256,729139555,Verilog,sha-256,4064,0,2023-12-08 15:37:34+00:00,[],None
159,https://github.com/addp4/ppu.git,2023-12-09 08:10:42+00:00,,0,addp4/ppu,729436101,Verilog,ppu,1,0,2023-12-09 08:14:56+00:00,[],None
160,https://github.com/Myplestory/32bitALU.git,2023-12-07 20:52:13+00:00,Simulation of a 32 bit ripple carry adder/subtractor using Verilog HDL,0,Myplestory/32bitALU,728852721,Verilog,32bitALU,5,0,2023-12-10 06:18:52+00:00,[],None
161,https://github.com/LKirila/UA-ECE480.git,2023-12-10 17:12:53+00:00,,0,LKirila/UA-ECE480,729892149,Verilog,UA-ECE480,13,0,2023-12-10 17:15:54+00:00,[],None
162,https://github.com/ConstantineWang/2048_FPGA.git,2023-11-27 20:12:27+00:00,,0,ConstantineWang/2048_FPGA,724304562,Verilog,2048_FPGA,162,0,2023-12-06 02:11:33+00:00,[],None
163,https://github.com/GayatriVemuri/ECE540_FinalProject_Car_Racing.git,2023-12-05 05:29:24+00:00,Car racing game with 3 lanes and 4 levels,1,GayatriVemuri/ECE540_FinalProject_Car_Racing,727561021,Verilog,ECE540_FinalProject_Car_Racing,1968,0,2023-12-11 03:27:57+00:00,[],None
164,https://github.com/Mond45/Pong.git,2023-12-10 19:49:32+00:00,,0,Mond45/Pong,729934420,Verilog,Pong,23,0,2023-12-11 11:30:45+00:00,[],None
165,https://github.com/wallento/gfmpw-1.git,2023-12-11 14:44:33+00:00,,0,wallento/gfmpw-1,730261452,Verilog,gfmpw-1,11927,0,2023-12-11 14:45:12+00:00,[],https://api.github.com/licenses/apache-2.0
166,https://github.com/TGWil/reconfinal.git,2023-12-13 03:35:26+00:00,,0,TGWil/reconfinal,730957229,Verilog,reconfinal,20718,0,2023-12-13 03:40:26+00:00,[],None
167,https://github.com/ngocrc3108/test.git,2023-12-13 07:11:16+00:00,,0,ngocrc3108/test,731016348,Verilog,test,81,0,2023-12-13 07:11:43+00:00,[],None
168,https://github.com/rs545837/UnUltimate-Tic-Tac-Toe.git,2023-12-06 23:41:23+00:00,"This is an implementation of Tic Tac Toe that is not ultimate, that's a general tic tac toe, but a totally new version which got generated out of a bug. ",0,rs545837/UnUltimate-Tic-Tac-Toe,728432692,Verilog,UnUltimate-Tic-Tac-Toe,22,0,2023-12-06 23:49:31+00:00,[],None
169,https://github.com/jaydonalexis/RISC-Machine.git,2023-12-14 08:53:57+00:00,,0,jaydonalexis/RISC-Machine,731514114,Verilog,RISC-Machine,17,0,2023-12-14 08:56:41+00:00,[],None
170,https://github.com/gonzafernan/cese-mys-zynq7.git,2023-12-13 10:31:20+00:00,Microarquitecturas y Softcores - CESE - FIUBA,0,gonzafernan/cese-mys-zynq7,731088310,Verilog,cese-mys-zynq7,1310,0,2023-12-13 11:26:55+00:00,"['ip-core', 'verilog', 'verilog-hdl', 'xilinx-vivado', 'xilinx-zynq']",None
171,https://github.com/AhmedBaraka50/ASIC-implementation-of-8-bit-UART-communication-protocol.git,2023-12-13 12:19:04+00:00,,0,AhmedBaraka50/ASIC-implementation-of-8-bit-UART-communication-protocol,731128490,Verilog,ASIC-implementation-of-8-bit-UART-communication-protocol,11133,0,2023-12-13 12:21:45+00:00,[],None
172,https://github.com/bogimaneeshkumar/interiit-project.git,2023-12-05 10:01:00+00:00,,0,bogimaneeshkumar/interiit-project,727655926,Verilog,interiit-project,9450,0,2023-12-05 10:01:47+00:00,[],None
173,https://github.com/PolianaTome/projsensor.git,2023-12-14 19:31:22+00:00,,0,PolianaTome/projsensor,731747407,Verilog,projsensor,11927,0,2023-12-14 19:32:04+00:00,[],https://api.github.com/licenses/apache-2.0
174,https://github.com/proppy/xls-openmpw-tapeouts.git,2023-12-07 07:33:53+00:00,Taping out various XLS projects on OpenMPW shuttles,0,proppy/xls-openmpw-tapeouts,728554992,Verilog,xls-openmpw-tapeouts,78555,0,2023-12-07 12:10:47+00:00,[],https://api.github.com/licenses/apache-2.0
175,https://github.com/keisuke0821/el_encoder.git,2023-12-10 08:26:07+00:00,,0,keisuke0821/el_encoder,729749820,Verilog,el_encoder,64,0,2023-12-12 07:41:48+00:00,[],None
176,https://github.com/SamanMohseni/FCDNNAccelerator.git,2023-12-15 08:34:41+00:00,An accelerator architecture for training and inference of fully-connected neural networks; coded in Verilog and verified using ModelSim.,0,SamanMohseni/FCDNNAccelerator,731937167,Verilog,FCDNNAccelerator,46,0,2023-12-15 10:36:14+00:00,[],None
177,https://github.com/Gmann620/ECE_287_Final_Project.git,2023-12-02 01:21:31+00:00,Final Project for ECE 287. A verilog game with audio input,0,Gmann620/ECE_287_Final_Project,726298120,Verilog,ECE_287_Final_Project,4852,0,2023-12-13 18:05:02+00:00,[],None
178,https://github.com/feltsja/ECE287-Simon-Says.git,2023-12-12 02:55:06+00:00,,0,feltsja/ECE287-Simon-Says,730483803,Verilog,ECE287-Simon-Says,5255,0,2023-12-14 22:28:11+00:00,[],None
179,https://github.com/hmcdougall/missile-command.git,2023-12-06 14:40:20+00:00,ECE287 Final Project,0,hmcdougall/missile-command,728247422,Verilog,missile-command,5910,0,2023-12-12 03:44:21+00:00,[],None
180,https://github.com/Tincan0325/final_project.git,2023-12-11 09:17:46+00:00,,0,Tincan0325/final_project,730130264,Verilog,final_project,21,0,2023-12-16 07:14:44+00:00,[],None
181,https://github.com/omarkashif/RISC-V-Implementation-.git,2023-12-16 23:10:56+00:00,RISC-V Implementation  using Verilog for my Computer Organization and Assembly Language Programming course,0,omarkashif/RISC-V-Implementation-,732511912,Verilog,RISC-V-Implementation-,35,0,2023-12-16 23:11:46+00:00,[],None
182,https://github.com/hibx/FROGGER.git,2023-12-16 12:14:08+00:00,,0,hibx/FROGGER,732358297,Verilog,FROGGER,35,0,2023-12-19 10:20:38+00:00,[],None
183,https://github.com/sokungz01/nguchock-projai-verilog.git,2023-12-07 20:04:05+00:00,CPE222 : DIGITAL ELECTRONICS AND LOGIC DESIGN FIANL PROJECT,0,sokungz01/nguchock-projai-verilog,728838603,Verilog,nguchock-projai-verilog,773,0,2023-12-07 22:25:48+00:00,[],None
184,https://github.com/DeepLogicCore/FPGA-UART.git,2023-12-09 10:32:38+00:00,,0,DeepLogicCore/FPGA-UART,729469501,Verilog,FPGA-UART,5,0,2023-12-23 02:42:12+00:00,[],None
185,https://github.com/Cerulime/SUSTech_CS211_Project.git,2023-12-03 13:20:51+00:00,南方科技大学 CS211 数字逻辑 Project 钢琴学习机,0,Cerulime/SUSTech_CS211_Project,726809148,Verilog,SUSTech_CS211_Project,54,0,2023-12-27 03:21:10+00:00,[],None
186,https://github.com/0xkerem/digital_design_of_calculator.git,2023-12-16 13:00:03+00:00,"This repository contains the source code and related materials for a digital calculator designed as a project for a 2023 digital design course. The project primarily uses Digital Tool (.dig) available at Digital Tool, and Icarus Verilog for simulation purposes.",0,0xkerem/digital_design_of_calculator,732369542,Verilog,digital_design_of_calculator,1981,0,2024-01-02 06:57:12+00:00,[],https://api.github.com/licenses/mit
187,https://github.com/ALanStewart47/Altera_EP4CE10.git,2023-12-16 11:41:57+00:00,FPGA_Practice,0,ALanStewart47/Altera_EP4CE10,732350509,Verilog,Altera_EP4CE10,6119,0,2023-12-17 15:15:45+00:00,[],None
188,https://github.com/RMalone8/EC311_FinalProject.git,2023-12-05 14:13:50+00:00,Final Project with an FPGA in Digital Logic Design,0,RMalone8/EC311_FinalProject,727758260,Verilog,EC311_FinalProject,1766,0,2023-12-08 23:01:38+00:00,[],None
189,https://github.com/smyt022/Blocky.git,2023-11-26 00:32:13+00:00,"Sam and Nadeem's ECE241 final project: a game called “Blocky”. It will be a square which can be moved using the arrow keys on the PS2 keyboard, there will also be static obstacles that can set the game to over (if player comes in contact with it). It will use a PS2 keyboard and will have a VGA out.",0,smyt022/Blocky,723530798,Verilog,Blocky,26,0,2024-01-11 00:03:45+00:00,[],None
190,https://github.com/24x7fpga/iVerilog.git,2023-11-27 20:22:24+00:00,Icarus Verilog + GTKWave,0,24x7fpga/iVerilog,724308123,Verilog,iVerilog,130,0,2023-11-27 20:30:24+00:00,[],None
191,https://github.com/GorakhiyaDrashti/RTL_Coding.git,2023-12-01 16:23:23+00:00,,0,GorakhiyaDrashti/RTL_Coding,726146549,Verilog,RTL_Coding,857,0,2023-12-01 16:26:33+00:00,[],None
192,https://github.com/KOMOSYS/npu_iplib.git,2023-12-16 02:28:53+00:00,,0,KOMOSYS/npu_iplib,732236628,Verilog,npu_iplib,830,0,2024-03-18 04:43:40+00:00,[],None
193,https://github.com/takemyt1me/ATM_machine.git,2023-11-28 06:11:03+00:00,ATM_machine project with verilog vivado,0,takemyt1me/ATM_machine,724467187,Verilog,ATM_machine,19,0,2024-04-07 10:44:02+00:00,[],None
194,https://github.com/KevinWahle/E5-FPGA.git,2023-11-26 03:09:48+00:00,Procesador con pipeline de 5 etapas compatible con el set de instrucciones RV32-I en una arquitectura RISC-V,0,KevinWahle/E5-FPGA,723555523,Verilog,E5-FPGA,107121,0,2023-11-26 03:15:23+00:00,[],None
195,https://github.com/vachas23/Comparator.git,2023-11-26 05:03:59+00:00,A four bit comparator testing,0,vachas23/Comparator,723574888,Verilog,Comparator,1,0,2023-11-26 05:04:51+00:00,[],None
196,https://github.com/Advaith-RN/pes_lcd_tapeout.git,2023-11-26 15:25:19+00:00,,0,Advaith-RN/pes_lcd_tapeout,723725403,Verilog,pes_lcd_tapeout,11930,0,2023-11-26 15:26:08+00:00,[],https://api.github.com/licenses/apache-2.0
197,https://github.com/rafaelpinheiro32/16-bit-counter.git,2023-11-26 21:17:29+00:00,,0,rafaelpinheiro32/16-bit-counter,723823258,Verilog,16-bit-counter,4,0,2023-11-26 21:18:09+00:00,[],None
198,https://github.com/hebut-ai-lab/DC_Experiments.git,2023-11-27 05:49:15+00:00,,0,hebut-ai-lab/DC_Experiments,723963962,Verilog,DC_Experiments,1591,0,2023-11-27 06:34:30+00:00,[],None
199,https://github.com/ThorKn/vga_pong.git,2023-11-27 19:02:53+00:00,Pong game on a VGA display. HDL for FPGA and ASIC.,0,ThorKn/vga_pong,724280312,Verilog,vga_pong,76,0,2023-11-27 20:57:17+00:00,[],https://api.github.com/licenses/gpl-3.0
200,https://github.com/pavanseetha/32bitcounter.git,2023-11-29 09:27:44+00:00,verilog code for 32 bit counter,0,pavanseetha/32bitcounter,725023489,Verilog,32bitcounter,2,0,2023-11-29 09:30:21+00:00,[],None
201,https://github.com/jjv224/ECE128-Lab11.git,2023-11-28 19:53:57+00:00,,0,jjv224/ECE128-Lab11,724790163,Verilog,ECE128-Lab11,3,0,2023-11-28 19:54:36+00:00,[],None
202,https://github.com/WillArnold1/ECE-123-Lab10.git,2023-11-30 04:07:44+00:00,Sources and testbench for ECE 128 Lab #10,0,WillArnold1/ECE-123-Lab10,725402635,Verilog,ECE-123-Lab10,4,0,2023-11-30 04:09:37+00:00,[],None
203,https://github.com/VinitJagwale/Internship_projects.git,2023-11-30 07:18:46+00:00,,0,VinitJagwale/Internship_projects,725456555,Verilog,Internship_projects,2492,0,2023-11-30 07:48:06+00:00,[],None
204,https://github.com/anhnt060901/caravel_gf180mcuD.git,2023-12-02 02:35:18+00:00,,0,anhnt060901/caravel_gf180mcuD,726311212,Verilog,caravel_gf180mcuD,162690,0,2023-12-02 03:34:43+00:00,[],https://api.github.com/licenses/apache-2.0
205,https://github.com/aemove/work.git,2023-11-27 06:04:19+00:00,,0,aemove/work,723969060,Verilog,work,9,0,2023-11-27 06:07:44+00:00,[],None
206,https://github.com/AIcling/FPGA-basics.git,2023-12-03 13:00:20+00:00,,0,AIcling/FPGA-basics,726803080,Verilog,FPGA-basics,10,0,2023-12-03 13:15:32+00:00,[],None
207,https://github.com/Pruthvi-Parate/RISCV_Social_Distance_Detection.git,2023-12-04 10:12:09+00:00,,0,Pruthvi-Parate/RISCV_Social_Distance_Detection,727164401,Verilog,RISCV_Social_Distance_Detection,11927,0,2023-12-04 10:12:50+00:00,[],https://api.github.com/licenses/apache-2.0
208,https://github.com/adityasoni9998/KGP_RISC_PROCESSOR.git,2023-12-03 17:01:20+00:00,Computer Organization Lab Project,0,adityasoni9998/KGP_RISC_PROCESSOR,726877029,Verilog,KGP_RISC_PROCESSOR,394,0,2023-12-04 13:31:56+00:00,[],None
209,https://github.com/suitehome/baseball_game_verilog.git,2023-11-29 08:15:39+00:00,,0,suitehome/baseball_game_verilog,724996178,Verilog,baseball_game_verilog,20,0,2023-11-29 15:12:51+00:00,[],None
210,https://github.com/rajib216/Direct-Mapped-Cache-in-Verilog.git,2023-12-04 06:49:39+00:00,,0,rajib216/Direct-Mapped-Cache-in-Verilog,727088878,Verilog,Direct-Mapped-Cache-in-Verilog,795,0,2023-12-04 06:51:11+00:00,[],None
211,https://github.com/Shahabaz-gaucho/MOD5_Counter.git,2023-12-04 14:07:19+00:00,,0,Shahabaz-gaucho/MOD5_Counter,727260422,Verilog,MOD5_Counter,9,0,2023-12-04 14:16:47+00:00,[],None
212,https://github.com/Savcab/EE354.git,2023-12-05 00:51:21+00:00,Saving all my work from EE354 because school's virtual machine is running out of storage,0,Savcab/EE354,727488302,Verilog,EE354,52,0,2023-12-05 00:59:10+00:00,[],None
213,https://github.com/Zhan925/lab3.git,2023-11-28 21:53:21+00:00,,0,Zhan925/lab3,724827771,Verilog,lab3,5557,0,2023-11-28 21:53:28+00:00,[],None
214,https://github.com/ZAking62/USTC-Verilog.git,2023-12-05 16:00:12+00:00,,0,ZAking62/USTC-Verilog,727805972,Verilog,USTC-Verilog,14,0,2023-12-05 16:12:05+00:00,[],None
215,https://github.com/gene5487/2023-Fall-NTU-Soc-Design-Laboratory-Lab6.git,2023-12-06 12:51:39+00:00,,0,gene5487/2023-Fall-NTU-Soc-Design-Laboratory-Lab6,728201042,Verilog,2023-Fall-NTU-Soc-Design-Laboratory-Lab6,477,0,2023-12-06 13:23:41+00:00,[],None
216,https://github.com/DvarfInkviz/GoST_Krypt_2.0.git,2023-11-30 09:28:47+00:00,New compiler for GoST,0,DvarfInkviz/GoST_Krypt_2.0,725503175,Verilog,GoST_Krypt_2.0,19,0,2023-12-04 10:15:43+00:00,[],None
217,https://github.com/Sessiom/DigitalSystemDesign.git,2023-12-07 05:24:38+00:00,This repository contains my final project for EGC320. A vending machine coded in verilog.,0,Sessiom/DigitalSystemDesign,728515878,Verilog,DigitalSystemDesign,2,0,2023-12-07 05:26:27+00:00,[],None
218,https://github.com/AliMaher15/Up-Down-Counter.git,2023-12-12 23:02:55+00:00,Digital design of a simple Counter using Verilog,0,AliMaher15/Up-Down-Counter,730895468,Verilog,Up-Down-Counter,1,0,2023-12-12 23:05:25+00:00,[],None
219,https://github.com/d0w/logic-design-project.git,2023-11-29 17:50:39+00:00,,0,d0w/logic-design-project,725228983,Verilog,logic-design-project,2386,0,2023-11-29 21:29:39+00:00,[],None
220,https://github.com/kellthom/EC551Project.git,2023-11-28 01:41:45+00:00,,0,kellthom/EC551Project,724395330,Verilog,EC551Project,225992,0,2023-12-13 03:04:04+00:00,[],None
221,https://github.com/mwae-bu/EC311-XYZ-Final_Project.git,2023-12-04 17:28:19+00:00,,0,mwae-bu/EC311-XYZ-Final_Project,727349261,Verilog,EC311-XYZ-Final_Project,6677,0,2023-12-14 01:20:18+00:00,[],None
222,https://github.com/Chaitanya-Meshram/32-bit_Micro-Processor.git,2023-12-14 14:34:48+00:00,,0,Chaitanya-Meshram/32-bit_Micro-Processor,731640687,Verilog,32-bit_Micro-Processor,3,0,2023-12-14 14:35:24+00:00,[],None
223,https://github.com/LucasCurtyRM/TpISL_Loteria.git,2023-12-14 12:56:49+00:00,Trabalho prático da disciplina de Introdução aos Sistemas Lógicos (ISL).,0,LucasCurtyRM/TpISL_Loteria,731601876,Verilog,TpISL_Loteria,4,0,2023-12-14 12:58:44+00:00,[],None
224,https://github.com/mnslaboratory/bldc_esc.git,2023-12-11 14:16:54+00:00,,0,mnslaboratory/bldc_esc,730249269,,bldc_esc,7660,0,2023-12-11 14:16:54+00:00,[],None
225,https://github.com/Aniket-Bodele/ISFFT.git,2023-12-14 13:52:39+00:00,"ISFFT block takes 8*8  complex inputs (in which we need to provide real and complex inputs separately), inputs need to be given in 12 bits in which last 4 bits are reserved for the numbers after decimal point , This ISFFT block is made of self made FFT And IFFT blocks given in the code below .",0,Aniket-Bodele/ISFFT,731623518,Verilog,ISFFT,73,0,2023-12-14 14:04:21+00:00,[],None
226,https://github.com/Biabia-o/UART_RS232.git,2023-12-07 13:25:26+00:00,,0,Biabia-o/UART_RS232,728685197,Verilog,UART_RS232,2,0,2023-12-07 13:27:53+00:00,[],None
227,https://github.com/BBBSnowball/74xx-bak.git,2023-12-08 21:20:41+00:00,,0,BBBSnowball/74xx-bak,729304967,Verilog,74xx-bak,108786,0,2023-12-08 21:46:56+00:00,[],None
228,https://github.com/Abhishake567/Verilog-Implementation-of-AES-256-algorithm.git,2023-12-09 08:08:50+00:00,Contains verilog files for the implementation of the Advanced encryption standard  algorithm with the maximum key length.,0,Abhishake567/Verilog-Implementation-of-AES-256-algorithm,729435638,Verilog,Verilog-Implementation-of-AES-256-algorithm,15,0,2023-12-09 08:14:45+00:00,[],None
229,https://github.com/mahmoudnour2/RISC-V-Processor.git,2023-12-08 01:52:26+00:00,,0,mahmoudnour2/RISC-V-Processor,728922030,Verilog,RISC-V-Processor,30,0,2023-12-08 01:58:12+00:00,[],None
230,https://github.com/felipe-canever-fernandes/water_dispenser.git,2023-12-02 17:53:36+00:00,,0,felipe-canever-fernandes/water_dispenser,726549941,Verilog,water_dispenser,64,0,2023-12-08 03:13:04+00:00,[],None
231,https://github.com/AtaraxiaZ/ethernet-book.git,2023-12-06 10:32:48+00:00,The source code of Verilog HDL数字系统设计与验证 ——以太网交换机案例分析,0,AtaraxiaZ/ethernet-book,728148976,Verilog,ethernet-book,36,0,2023-12-06 10:37:58+00:00,[],None
232,https://github.com/DavidVentura/console-mux.git,2023-12-02 16:02:51+00:00,,0,DavidVentura/console-mux,726514608,Verilog,console-mux,68,0,2023-12-04 14:53:59+00:00,[],None
233,https://github.com/rohangowdamr/single_port_synchronous_ram.git,2023-12-01 13:59:09+00:00,Verilog code for a Synchronous ram of 1024*8 bits,0,rohangowdamr/single_port_synchronous_ram,726084311,Verilog,single_port_synchronous_ram,253,0,2023-12-10 17:36:36+00:00,[],None
234,https://github.com/8BitRobot/bomb-lab-but-verilog.git,2023-12-02 00:20:20+00:00,,0,8BitRobot/bomb-lab-but-verilog,726287242,Verilog,bomb-lab-but-verilog,29,0,2023-12-02 00:22:05+00:00,[],None
235,https://github.com/ChengruiZhou/introduction-to-fpga-main.git,2023-12-09 16:43:20+00:00,,0,ChengruiZhou/introduction-to-fpga-main,729570539,Verilog,introduction-to-fpga-main,7802,0,2023-12-09 16:44:43+00:00,[],None
236,https://github.com/LynchrocketCourseLearning/2022Spring-CS202-Computer_Oganization.git,2023-12-10 02:52:56+00:00,,0,LynchrocketCourseLearning/2022Spring-CS202-Computer_Oganization,729688619,Verilog,2022Spring-CS202-Computer_Oganization,126763,0,2023-12-10 03:10:54+00:00,[],https://api.github.com/licenses/mit
237,https://github.com/ee20b117/CAD-for-VLSI.git,2023-12-10 03:07:03+00:00,,0,ee20b117/CAD-for-VLSI,729690770,Verilog,CAD-for-VLSI,135,0,2023-12-10 19:54:17+00:00,[],None
238,https://github.com/AbdulMoizSheikh1/test2_eng.git,2023-12-03 19:04:47+00:00,,0,AbdulMoizSheikh1/test2_eng,726912653,Verilog,test2_eng,6878,0,2023-12-03 19:09:17+00:00,[],None
239,https://github.com/tsirleo/SchemaDefinition.git,2023-12-08 14:49:47+00:00,"Язык описания схем, 5 курс ВМК",0,tsirleo/SchemaDefinition,729156023,Verilog,SchemaDefinition,1207,0,2023-12-12 16:37:22+00:00,[],None
240,https://github.com/yashk2530/FPU-Design-for-MIPS-Processor.git,2023-12-16 19:05:45+00:00,,0,yashk2530/FPU-Design-for-MIPS-Processor,732465699,Verilog,FPU-Design-for-MIPS-Processor,667,0,2023-12-16 19:19:00+00:00,[],None
241,https://github.com/vishwaskarale83/crypto-processor.git,2023-12-16 19:13:03+00:00,,0,vishwaskarale83/crypto-processor,732467345,Verilog,crypto-processor,50,0,2023-12-16 19:15:08+00:00,[],None
242,https://github.com/SamanMohseni/MIPSProcessor.git,2023-12-15 06:38:04+00:00,"An implementation of MIPS processor in Verilog, tested on a Xilinx FPGA.",0,SamanMohseni/MIPSProcessor,731902657,Verilog,MIPSProcessor,15,0,2023-12-15 07:01:06+00:00,[],None
243,https://github.com/fronklp/Connect4.git,2023-12-06 22:20:45+00:00,,0,fronklp/Connect4,728413554,Verilog,Connect4,73,0,2023-12-11 22:11:43+00:00,[],None
244,https://github.com/KrawezG/iu4_verilog_2023.git,2023-12-16 17:20:58+00:00,,0,KrawezG/iu4_verilog_2023,732440365,Verilog,iu4_verilog_2023,11,0,2023-12-16 17:56:24+00:00,[],None
245,https://github.com/Udit8348/Verilog.git,2023-12-08 20:25:56+00:00,A hardware description language used for designing and validating digital circuits.,0,Udit8348/Verilog,729290467,Verilog,Verilog,6,0,2023-12-21 02:57:57+00:00,[],None
246,https://github.com/itsHamdySalem/Multipliers-Mania.git,2023-12-16 13:26:05+00:00,,1,itsHamdySalem/Multipliers-Mania,732376243,Verilog,Multipliers-Mania,17607,0,2024-01-25 17:39:01+00:00,[],None
247,https://github.com/Sameersinghere/100dayschallenge.git,2023-11-28 17:34:15+00:00,This repo contains my 100 days verilog challenge.,0,Sameersinghere/100dayschallenge,724737130,Verilog,100dayschallenge,107,0,2023-11-28 17:36:41+00:00,[],None
248,https://github.com/Sara-Gamal1/Adders-Multipliers-Chip.git,2023-12-02 14:11:54+00:00,project of VLSI course,3,Sara-Gamal1/Adders-Multipliers-Chip,726476047,Verilog,Adders-Multipliers-Chip,36744,0,2024-01-30 12:02:13+00:00,[],None
249,https://github.com/Deepakvlsi/-100daysofRTL.git,2023-12-12 05:27:52+00:00,"In #100daysofrtl, I'll be focusing on improving my Digital Electronics skills.",0,Deepakvlsi/-100daysofRTL,730521512,Verilog,-100daysofRTL,67,0,2023-12-12 05:46:02+00:00,[],None
250,https://github.com/CptCrasher/FinalProj.git,2023-11-28 00:29:20+00:00,,0,CptCrasher/FinalProj,724377478,Verilog,FinalProj,8762,0,2024-02-19 03:55:36+00:00,[],None
251,https://github.com/PradhyumnaVA/adld_aat.git,2023-12-16 16:01:09+00:00,,0,PradhyumnaVA/adld_aat,732418566,Verilog,adld_aat,4641,0,2023-12-16 17:29:42+00:00,[],None
252,https://github.com/Russ420/SoCLab-ExtraLab.git,2023-12-16 17:56:56+00:00,,2,Russ420/SoCLab-ExtraLab,732449369,Verilog,SoCLab-ExtraLab,19187,0,2023-12-16 17:57:41+00:00,[],None
253,https://github.com/HoraceKuo/SoC-lab_6.git,2023-12-14 10:31:43+00:00,,0,HoraceKuo/SoC-lab_6,731550616,Verilog,SoC-lab_6,2246,0,2023-12-14 10:51:37+00:00,[],None
254,https://github.com/SamehOssama/CA-8259-PIC-Project.git,2023-11-29 16:40:59+00:00,,1,SamehOssama/CA-8259-PIC-Project,725201385,Verilog,CA-8259-PIC-Project,2556,0,2024-01-02 12:28:24+00:00,[],None
255,https://github.com/ibad23/Simon-Says.git,2023-11-29 05:53:35+00:00,"DLD Project Fall 23 by Eman, Fakeha and Ibad",0,ibad23/Simon-Says,724950564,Verilog,Simon-Says,2932,0,2024-01-07 13:35:52+00:00,[],None
256,https://github.com/dinakaran2805/cs6230.git,2023-12-06 20:06:41+00:00,,0,dinakaran2805/cs6230,728375591,Verilog,cs6230,4230,0,2023-12-14 06:28:31+00:00,[],None
257,https://github.com/Deepak42074/100daysofRTL.git,2023-12-04 13:28:48+00:00,"In this repository , I will try to write one RTL code daily for some digital logic.",0,Deepak42074/100daysofRTL,727243055,Verilog,100daysofRTL,92,0,2023-12-04 13:30:16+00:00,[],https://api.github.com/licenses/apache-2.0
258,https://github.com/sevenworm7/Hardware_Final_Project.git,2023-12-07 12:49:52+00:00,基礎code + proposal,0,sevenworm7/Hardware_Final_Project,728671330,Verilog,Hardware_Final_Project,5331,0,2024-01-08 06:48:00+00:00,[],None
259,https://github.com/jsdus/ATM-controller.git,2023-12-10 19:30:56+00:00,ATM Controller Implemented In Verilog,0,jsdus/ATM-controller,729930002,Verilog,ATM-controller,3,0,2024-03-01 15:47:12+00:00,[],None
260,https://github.com/MintChocoManju/CA_Project.git,2023-12-14 11:37:27+00:00,RISC-V CPU with Direct-mapped Cache,0,MintChocoManju/CA_Project,731573655,Verilog,CA_Project,4827,0,2024-03-13 17:26:56+00:00,[],None
261,https://github.com/huangxc6/verilog_oj.git,2023-11-29 12:38:59+00:00,Reference designs for some oj topics,0,huangxc6/verilog_oj,725097589,Verilog,verilog_oj,542,0,2023-11-29 13:36:48+00:00,[],https://api.github.com/licenses/mit
262,https://github.com/miya4649/Live_Audio_KV260_KR260_Template.git,2023-12-16 04:28:40+00:00,Live Audio and Live Video Example for AMD (Xilinx) Kria KV260 and KR260,0,miya4649/Live_Audio_KV260_KR260_Template,732256999,Verilog,Live_Audio_KV260_KR260_Template,37,0,2023-12-16 04:33:57+00:00,[],None
263,https://github.com/Danruh/mandelbrot-core.git,2023-11-26 01:49:17+00:00,,0,Danruh/mandelbrot-core,723542380,Verilog,mandelbrot-core,11927,0,2023-11-26 01:50:05+00:00,[],https://api.github.com/licenses/apache-2.0
264,https://github.com/ascend221b/FPGA-LCD1602-Drive.git,2023-11-26 03:42:50+00:00,,0,ascend221b/FPGA-LCD1602-Drive,723560814,Verilog,FPGA-LCD1602-Drive,9,0,2023-11-26 08:47:38+00:00,[],None
265,https://github.com/haziqrohail/Practice_Caraval.git,2023-11-27 01:17:23+00:00,Practicing with the caravel project,0,haziqrohail/Practice_Caraval,723890785,Verilog,Practice_Caraval,447360,0,2023-11-27 01:18:12+00:00,[],https://api.github.com/licenses/apache-2.0
266,https://github.com/algofoogle/solo-squash-caravel-v2.git,2023-11-27 01:12:02+00:00,Harden solo_squash inside the GFMPW-1 caravel_user_project,0,algofoogle/solo-squash-caravel-v2,723889276,Verilog,solo-squash-caravel-v2,77332,0,2023-11-27 11:53:24+00:00,[],https://api.github.com/licenses/apache-2.0
267,https://github.com/jyotibasm/RTL_Internship_Project_2023.git,2023-11-28 09:35:18+00:00,,0,jyotibasm/RTL_Internship_Project_2023,724538560,Verilog,RTL_Internship_Project_2023,2394,0,2023-11-28 09:46:06+00:00,[],None
268,https://github.com/SamikshaAtiwadkar/booth_multiplier.git,2023-11-30 07:53:16+00:00,,0,SamikshaAtiwadkar/booth_multiplier,725468242,Verilog,booth_multiplier,0,0,2023-11-30 07:54:04+00:00,[],None
269,https://github.com/ColdWallet-DescDeHardware/PIN.git,2023-11-28 23:14:36+00:00,,0,ColdWallet-DescDeHardware/PIN,724849772,Verilog,PIN,6,0,2023-11-28 23:15:48+00:00,[],None
270,https://github.com/Jaishivarai/RTL_Design.git,2023-11-30 06:51:04+00:00,,0,Jaishivarai/RTL_Design,725447599,Verilog,RTL_Design,6,0,2023-11-30 07:01:35+00:00,[],None
271,https://github.com/TharunSaiBesthaGaddam/OBC_DCT.git,2023-12-01 14:05:16+00:00,,0,TharunSaiBesthaGaddam/OBC_DCT,726086786,Verilog,OBC_DCT,108,0,2023-12-01 14:05:56+00:00,[],None
272,https://github.com/hxac/verilaor_project.git,2023-12-01 04:23:23+00:00,Verilator 工程模板文件,0,hxac/verilaor_project,725885177,Verilog,verilaor_project,3,0,2023-12-02 14:23:22+00:00,[],None
273,https://github.com/yathAg/AES_gf180.git,2023-12-04 06:48:19+00:00,,0,yathAg/AES_gf180,727088437,Verilog,AES_gf180,174780,0,2023-12-04 07:49:52+00:00,[],https://api.github.com/licenses/apache-2.0
274,https://github.com/TarikMerzkani01/ComputerArchitecture.git,2023-12-03 04:44:07+00:00,Material done in Computer Architecture Class,0,TarikMerzkani01/ComputerArchitecture,726689698,Verilog,ComputerArchitecture,18,0,2023-12-03 04:49:02+00:00,[],None
275,https://github.com/OmarNehad/MIPS_Processor.git,2023-12-03 09:50:13+00:00,,0,OmarNehad/MIPS_Processor,726753705,Verilog,MIPS_Processor,172,0,2023-12-03 09:50:24+00:00,[],None
276,https://github.com/StrafeNDestroy/Verilog-Game.git,2023-12-05 03:16:42+00:00,Creting a game in verilog supported by VGA,0,StrafeNDestroy/Verilog-Game,727525590,Verilog,Verilog-Game,10,0,2023-12-05 03:19:50+00:00,[],None
277,https://github.com/EthanL929/Cycle-computer.git,2023-12-02 06:37:28+00:00,,0,EthanL929/Cycle-computer,726359661,Verilog,Cycle-computer,15893,0,2023-12-02 06:44:16+00:00,[],None
278,https://github.com/amendoz1/final_projectV2.git,2023-12-07 02:41:06+00:00,,0,amendoz1/final_projectV2,728475340,Verilog,final_projectV2,35,0,2023-12-07 02:42:59+00:00,[],None
279,https://github.com/nurjahan-shiah/Verilog_DE10_Coursework.git,2023-12-07 20:43:19+00:00,Mini lab projects from course EECS 3201,0,nurjahan-shiah/Verilog_DE10_Coursework,728850125,Verilog,Verilog_DE10_Coursework,10,0,2023-12-07 20:47:49+00:00,[],None
280,https://github.com/Dedorou/TRNG.git,2023-12-05 20:44:22+00:00,,0,Dedorou/TRNG,727912102,Verilog,TRNG,13,0,2023-12-05 20:45:15+00:00,[],None
281,https://github.com/GU-Student-Projects/CPEN230L_T.git,2023-12-07 02:50:33+00:00,Lab Verilog Assignments for CPEN230L,0,GU-Student-Projects/CPEN230L_T,728477635,Verilog,CPEN230L_T,133,0,2023-12-07 02:52:06+00:00,[],https://api.github.com/licenses/mit
282,https://github.com/YuJunsang/Logic_design_project.git,2023-12-03 12:06:39+00:00,,0,YuJunsang/Logic_design_project,726788220,Verilog,Logic_design_project,41,0,2023-12-03 12:12:02+00:00,[],None
283,https://github.com/AhsanAliUet/Pak-DSP-Caravel.git,2023-12-10 07:54:29+00:00,,0,AhsanAliUet/Pak-DSP-Caravel,729743066,Verilog,Pak-DSP-Caravel,11927,0,2023-12-10 07:55:06+00:00,[],https://api.github.com/licenses/apache-2.0
284,https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB4-1.git,2023-12-07 13:08:41+00:00,2023 FALL NYCU SOC LAB4-1,0,edwardchang9/2023-FALL-NYCU-SOC-LAB4-1,728678599,Verilog,2023-FALL-NYCU-SOC-LAB4-1,2786,0,2023-12-09 14:09:08+00:00,[],None
285,https://github.com/paras1009/ANN_IIITD.git,2023-12-11 07:54:02+00:00,,0,paras1009/ANN_IIITD,730100181,Verilog,ANN_IIITD,120090,0,2023-12-11 07:54:42+00:00,[],https://api.github.com/licenses/apache-2.0
286,https://github.com/yyu233/pipelined_risc_alu-cache.git,2023-12-11 02:40:58+00:00,,0,yyu233/pipelined_risc_alu-cache,730017539,Verilog,pipelined_risc_alu-cache,96431,0,2023-12-11 02:45:13+00:00,[],None
287,https://github.com/Rahul2o2/CS6320_Project_EE20B105_EE20B098.git,2023-12-10 04:25:16+00:00,,0,Rahul2o2/CS6320_Project_EE20B105_EE20B098,729703448,Verilog,CS6320_Project_EE20B105_EE20B098,643,0,2023-12-11 08:54:42+00:00,[],None
288,https://github.com/Squareless-XD/2023Spring-UCAS-CODlab.git,2023-12-11 16:41:27+00:00,,0,Squareless-XD/2023Spring-UCAS-CODlab,730310384,Verilog,2023Spring-UCAS-CODlab,63185,0,2023-12-11 17:09:51+00:00,[],None
289,https://github.com/wakuto/our_first_chip.git,2023-12-04 12:53:37+00:00,folk from https://github.com/efabless/caravel_user_project,0,wakuto/our_first_chip,727227725,Verilog,our_first_chip,73662,0,2023-12-04 13:00:36+00:00,[],https://api.github.com/licenses/apache-2.0
290,https://github.com/Peer2446/PongProject.git,2023-12-05 14:17:14+00:00,,0,Peer2446/PongProject,727759785,Verilog,PongProject,12464,0,2023-12-12 03:37:10+00:00,[],None
291,https://github.com/Hema1001/Double-precision-Floating-Point-Multiplier.git,2023-12-10 05:40:05+00:00,,0,Hema1001/Double-precision-Floating-Point-Multiplier,729716003,Verilog,Double-precision-Floating-Point-Multiplier,31,0,2023-12-13 06:20:58+00:00,[],None
292,https://github.com/john-1109/SoC-Lab-WLOS-Baseline.git,2023-12-09 20:05:26+00:00,,0,john-1109/SoC-Lab-WLOS-Baseline,729621187,Verilog,SoC-Lab-WLOS-Baseline,1998,0,2023-12-11 11:53:51+00:00,[],None
293,https://github.com/TGWil/Final-github.git,2023-12-12 23:47:16+00:00,,0,TGWil/Final-github,730905040,Verilog,Final-github,2366,0,2023-12-12 23:50:02+00:00,[],None
294,https://github.com/shehab2020556/washing-machine-FSM.git,2023-12-13 15:19:14+00:00,,0,shehab2020556/washing-machine-FSM,731209916,Verilog,washing-machine-FSM,3,0,2023-12-13 15:19:43+00:00,[],None
295,https://github.com/BlondInchIk/Some_magic_with_verilog.git,2023-12-06 20:54:38+00:00,"barrel_shifter, universal_register, PISO, PIPO, SISO, SIPO",0,BlondInchIk/Some_magic_with_verilog,728389996,Verilog,Some_magic_with_verilog,29429,0,2023-12-06 20:58:55+00:00,[],None
296,https://github.com/mmorri22/nd-mips8-efabless.git,2023-12-04 03:30:40+00:00,MIPS 8-bit Flow for EFabless Caravel Harness for Instructional Purposes,1,mmorri22/nd-mips8-efabless,727034626,Verilog,nd-mips8-efabless,258718,0,2023-12-04 03:51:24+00:00,[],https://api.github.com/licenses/apache-2.0
297,https://github.com/Fap15203/lab-hdl.git,2023-12-01 14:27:42+00:00,,0,Fap15203/lab-hdl,726096348,Verilog,lab-hdl,56,0,2023-12-01 14:32:47+00:00,[],None
298,https://github.com/Invisiphantom/Y86-64-Single-Cycle.git,2023-12-08 12:04:41+00:00,,0,Invisiphantom/Y86-64-Single-Cycle,729097060,Verilog,Y86-64-Single-Cycle,677,0,2023-12-08 12:04:50+00:00,[],None
299,https://github.com/seanfu56/ca_final.git,2023-11-29 05:26:20+00:00,,0,seanfu56/ca_final,724943190,Verilog,ca_final,2199,0,2023-11-29 05:26:44+00:00,[],None
300,https://github.com/lvd0611/motor_step.git,2023-12-07 13:47:13+00:00,zynq,0,lvd0611/motor_step,728694169,Verilog,motor_step,14,0,2023-12-26 07:55:10+00:00,[],None
301,https://github.com/chethanpasupulety/COA-LAB-AUTUMN-2023.git,2023-12-08 06:56:42+00:00,,0,chethanpasupulety/COA-LAB-AUTUMN-2023,728996305,Verilog,COA-LAB-AUTUMN-2023,2009,0,2023-12-08 07:29:39+00:00,[],None
302,https://github.com/Mohanad-Bador/8259A_PIC.git,2023-12-16 19:32:56+00:00,,0,Mohanad-Bador/8259A_PIC,732471590,Verilog,8259A_PIC,28,0,2024-01-03 13:09:05+00:00,[],None
303,https://github.com/AhmedWaeI/InterruptController8259A-Verilog.git,2023-12-16 13:31:00+00:00,Implementing the interrupt controller using verilog,0,AhmedWaeI/InterruptController8259A-Verilog,732377516,Verilog,InterruptController8259A-Verilog,165,0,2024-01-03 17:46:48+00:00,[],None
304,https://github.com/Nightmare-ing/fpga-learning-projs.git,2023-12-06 15:47:40+00:00,For projects when I'm learning FPGA by following ATK,0,Nightmare-ing/fpga-learning-projs,728276671,Verilog,fpga-learning-projs,934,0,2023-12-06 15:48:51+00:00,[],None
305,https://github.com/ChenJY455/DD_Project.git,2023-11-28 05:48:15+00:00,,0,ChenJY455/DD_Project,724460233,Verilog,DD_Project,62576,0,2024-01-11 10:37:46+00:00,[],None
306,https://github.com/islamibr/hdl_problem_solving.git,2023-12-13 14:05:09+00:00,,0,islamibr/hdl_problem_solving,731171007,Verilog,hdl_problem_solving,1,0,2023-12-13 14:06:17+00:00,[],None
307,https://github.com/AhmedSamy02/Adders-Multipliers-Chip.git,2023-11-27 06:33:28+00:00,,3,AhmedSamy02/Adders-Multipliers-Chip,723978956,Verilog,Adders-Multipliers-Chip,31062,0,2024-01-25 16:52:40+00:00,[],https://api.github.com/licenses/mit
308,https://github.com/Phan1148/UCLA-ECE216A.git,2023-12-06 03:43:58+00:00,,0,Phan1148/UCLA-ECE216A,728017398,Verilog,UCLA-ECE216A,1,0,2023-12-06 03:50:29+00:00,[],None
309,https://github.com/Pinigelbard/SPI-protocol.git,2023-11-27 13:18:54+00:00,,0,Pinigelbard/SPI-protocol,724133983,Verilog,SPI-protocol,1,0,2023-11-27 13:19:30+00:00,[],None
310,https://github.com/cycalan/CA_lab2_2.git,2023-11-28 11:17:55+00:00,,0,cycalan/CA_lab2_2,724578375,Verilog,CA_lab2_2,6,0,2023-11-28 11:18:50+00:00,[],None
311,https://github.com/davkin0203/ECE128-FPGA-Lab-11.git,2023-11-28 20:34:19+00:00,,0,davkin0203/ECE128-FPGA-Lab-11,724803921,Verilog,ECE128-FPGA-Lab-11,4,0,2023-11-28 20:36:18+00:00,[],None
312,https://github.com/lmerinsingh/256-Point-Cascade-FFT.git,2023-11-30 07:09:32+00:00,256 Point FFT using two cascaded 16-Point FFT modules,0,lmerinsingh/256-Point-Cascade-FFT,725453440,Verilog,256-Point-Cascade-FFT,11927,0,2023-11-30 07:10:13+00:00,[],https://api.github.com/licenses/apache-2.0
313,https://github.com/030525/cpu.git,2023-11-29 13:55:22+00:00,,0,030525/cpu,725129017,Verilog,cpu,3317,0,2023-12-01 07:13:32+00:00,[],None
314,https://github.com/Tejashreeh17/RTL_project_2023.git,2023-12-01 07:04:09+00:00,Internship at Eklakshya,0,Tejashreeh17/RTL_project_2023,725930709,Verilog,RTL_project_2023,653,0,2023-12-01 07:08:30+00:00,[],None
315,https://github.com/mathis-s/SoomRV-GF180MCU.git,2023-12-02 12:09:14+00:00,,0,mathis-s/SoomRV-GF180MCU,726441255,Verilog,SoomRV-GF180MCU,897719,0,2023-12-02 13:09:52+00:00,[],https://api.github.com/licenses/apache-2.0
316,https://github.com/melikturker/RV32I_Core.git,2023-11-30 18:08:00+00:00,A processor core with RISC-V 32I base instruction set,0,melikturker/RV32I_Core,725713565,Verilog,RV32I_Core,329,0,2023-12-02 13:29:57+00:00,[],None
317,https://github.com/Jboyrox/AHD_2023_Project.git,2023-12-03 01:46:43+00:00,,0,Jboyrox/AHD_2023_Project,726660133,Verilog,AHD_2023_Project,16,0,2023-12-03 01:48:28+00:00,[],None
318,https://github.com/Zeljko9999/Queue-Stack.git,2023-12-02 18:36:37+00:00,,0,Zeljko9999/Queue-Stack,726567646,Verilog,Queue-Stack,9,0,2023-12-02 18:52:01+00:00,[],None
319,https://github.com/kinjal3175/Risc-micomios-processor-32bit.git,2023-12-03 12:43:45+00:00,"A 32 bit RISC processor from scratch and simulated and verified all 22 instructions of MicroMIPS instruction set using hardware description language, Verilog. The modules contains 1 kB RAM of instruction memory and 32kB of Data memory. Also verified the statuses of registers and memory using file handling",0,kinjal3175/Risc-micomios-processor-32bit,726798364,Verilog,Risc-micomios-processor-32bit,7,0,2023-12-03 12:44:43+00:00,[],None
320,https://github.com/DouglasWWolf/sidewinder_udptool.git,2023-12-05 01:32:04+00:00,Generates a specified number of UDP packets of a specified size,0,DouglasWWolf/sidewinder_udptool,727498111,Verilog,sidewinder_udptool,1288,0,2023-12-05 02:00:02+00:00,[],None
321,https://github.com/OmarNehad/Tail-Lights-FSM.git,2023-12-03 10:02:19+00:00,,0,OmarNehad/Tail-Lights-FSM,726756546,Verilog,Tail-Lights-FSM,10,0,2023-12-03 10:02:25+00:00,[],None
322,https://github.com/Ritvik123487/Black_Jack_Verilog.git,2023-12-05 20:23:14+00:00,,0,Ritvik123487/Black_Jack_Verilog,727905636,Verilog,Black_Jack_Verilog,14521,0,2023-12-05 20:27:41+00:00,[],None
323,https://github.com/gwjm/CSM152A_Lab4.git,2023-11-27 20:16:47+00:00,,0,gwjm/CSM152A_Lab4,724305950,Verilog,CSM152A_Lab4,3293,0,2023-12-06 21:09:40+00:00,[],None
324,https://github.com/gabrielrochass/Projeto-Verilog.git,2023-12-06 17:20:51+00:00,,0,gabrielrochass/Projeto-Verilog,728315659,Verilog,Projeto-Verilog,49,0,2023-12-06 17:20:58+00:00,[],None
325,https://github.com/Temistat/Checksum-Generation-and-Validation.git,2023-12-06 19:30:34+00:00,,0,Temistat/Checksum-Generation-and-Validation,728363838,Verilog,Checksum-Generation-and-Validation,1,0,2023-12-06 19:37:15+00:00,[],None
326,https://github.com/Selimkhatib/deneme.git,2023-12-07 09:07:40+00:00,,0,Selimkhatib/deneme,728588025,Verilog,deneme,53036,0,2023-12-07 09:31:19+00:00,[],https://api.github.com/licenses/apache-2.0
327,https://github.com/Moezarella12/Digital-Circuits.git,2023-12-01 18:53:03+00:00,Digital circuits code in verilog,0,Moezarella12/Digital-Circuits,726201812,Verilog,Digital-Circuits,16,0,2023-12-01 18:56:18+00:00,[],None
328,https://github.com/bpremika/final_project.git,2023-12-02 08:54:34+00:00,,0,bpremika/final_project,726391694,Verilog,final_project,48,0,2023-12-02 08:55:10+00:00,[],None
329,https://github.com/burakalbeni/IC_design_with_openlane.git,2023-12-10 19:39:25+00:00,This is for designing a CPU with at least 20 instruction on Verilog and creating the IC from verilog design with the help of Openlane,0,burakalbeni/IC_design_with_openlane,729931997,Verilog,IC_design_with_openlane,11927,0,2023-12-10 19:42:43+00:00,[],https://api.github.com/licenses/apache-2.0
330,https://github.com/keisuke0821/axi_gb_rotary.git,2023-12-10 09:57:36+00:00,,0,keisuke0821/axi_gb_rotary,729770119,Verilog,axi_gb_rotary,7,0,2023-12-10 09:58:58+00:00,[],None
331,https://github.com/YoussefNasser11/Factorial.git,2023-12-09 00:58:03+00:00,,0,YoussefNasser11/Factorial,729349056,Verilog,Factorial,1,0,2023-12-09 00:58:32+00:00,[],None
332,https://github.com/Marcus305/MIPS.git,2023-12-09 21:18:02+00:00,,0,Marcus305/MIPS,729636128,Verilog,MIPS,18885,0,2023-12-09 21:23:38+00:00,[],None
333,https://github.com/Xeokj/CSE3016.git,2023-12-09 15:22:48+00:00,컴퓨터공학실험2,0,Xeokj/CSE3016,729548166,Verilog,CSE3016,957,0,2023-12-09 15:32:06+00:00,[],None
334,https://github.com/Dhanush-04/4bit-ALU-Verilog.git,2023-12-09 14:19:03+00:00,,0,Dhanush-04/4bit-ALU-Verilog,729529752,Verilog,4bit-ALU-Verilog,5,0,2023-12-09 14:21:07+00:00,[],None
335,https://github.com/Baungarten-CINVESTAV/2x2_eFPGA_180nm.git,2023-12-11 14:12:20+00:00,,0,Baungarten-CINVESTAV/2x2_eFPGA_180nm,730247258,Verilog,2x2_eFPGA_180nm,47426,0,2023-12-11 14:13:00+00:00,[],https://api.github.com/licenses/apache-2.0
336,https://github.com/oreo10baht/HWSYNLAB2023.git,2023-12-08 10:00:42+00:00,,0,oreo10baht/HWSYNLAB2023,729055717,Verilog,HWSYNLAB2023,3677,0,2023-12-11 15:17:04+00:00,[],None
337,https://github.com/miiidd/HWSYNLAB_PINGPONG.git,2023-12-03 11:25:10+00:00,,0,miiidd/HWSYNLAB_PINGPONG,726777238,Verilog,HWSYNLAB_PINGPONG,266,0,2023-12-03 11:27:12+00:00,[],None
338,https://github.com/ngocrc3108/lab56_HDL.git,2023-12-11 06:22:58+00:00,,0,ngocrc3108/lab56_HDL,730071253,Verilog,lab56_HDL,5,0,2023-12-11 06:24:07+00:00,[],None
339,https://github.com/AliMaher15/Clock-Divider.git,2023-12-12 23:11:19+00:00,Digital design of a simple Clock Divider using Verilog,0,AliMaher15/Clock-Divider,730897389,Verilog,Clock-Divider,2,0,2023-12-12 23:13:30+00:00,[],None
340,https://github.com/CLong05/Multi-Cycle-CPU.git,2023-12-13 14:40:40+00:00,在Xilinx Vivado上设计的一个多周期CPU，实现主要的指令功能操作。之后对其进行仿真测试，并在BASYS 3 实验板运行。,0,CLong05/Multi-Cycle-CPU,731189963,Verilog,Multi-Cycle-CPU,52827,0,2023-12-13 14:43:51+00:00,[],None
341,https://github.com/daka31/Lab56_HDL.git,2023-12-13 04:54:02+00:00,,0,daka31/Lab56_HDL,730975979,Verilog,Lab56_HDL,92,0,2023-12-13 05:00:10+00:00,[],None
342,https://github.com/big-zhuang/demo.git,2023-12-13 05:20:17+00:00,,0,big-zhuang/demo,730982828,Verilog,demo,1,0,2023-12-13 05:24:32+00:00,[],None
343,https://github.com/adithyag1/verilog.git,2023-12-14 12:29:45+00:00,,0,adithyag1/verilog,731591991,Verilog,verilog,3,0,2023-12-14 12:32:24+00:00,[],None
344,https://github.com/daka31/Lab4_HDL.git,2023-12-13 17:40:19+00:00,,0,daka31/Lab4_HDL,731266728,Verilog,Lab4_HDL,54,0,2023-12-13 17:53:04+00:00,[],None
345,https://github.com/Ivan890129/Soc_Lab06.git,2023-12-14 15:57:19+00:00,,0,Ivan890129/Soc_Lab06,731673630,Verilog,Soc_Lab06,2889,0,2023-12-14 20:07:31+00:00,[],None
346,https://github.com/apinise/ECE_574_Proj.git,2023-11-30 01:04:24+00:00,FIR filter implemented in Verilog for ASIC layout using Cadence.,0,apinise/ECE_574_Proj,725356091,Verilog,ECE_574_Proj,103871,0,2023-12-04 03:42:31+00:00,[],None
347,https://github.com/sebajor/rfsoc4x2.git,2023-11-26 15:05:16+00:00,RF-SoC 4x2 projects,0,sebajor/rfsoc4x2,723719260,Verilog,rfsoc4x2,508,0,2023-12-14 18:28:25+00:00,[],https://api.github.com/licenses/gpl-3.0
348,https://github.com/Sachind01/Hardware-Description-Languages-for-FPGA-Design.git,2023-12-15 06:54:31+00:00,,0,Sachind01/Hardware-Description-Languages-for-FPGA-Design,731907383,Verilog,Hardware-Description-Languages-for-FPGA-Design,862,0,2023-12-15 08:59:33+00:00,[],None
349,https://github.com/QManiac162/works-in-VLSI.git,2023-12-15 13:48:44+00:00,learning how to make Integrated circuits in verilog and system verilog 🔌,0,QManiac162/works-in-VLSI,732041110,Verilog,works-in-VLSI,20,0,2023-12-15 13:51:02+00:00,[],None
350,https://github.com/thhongee/SoC_Lab_06.git,2023-12-16 08:44:01+00:00,,0,thhongee/SoC_Lab_06,732309352,Verilog,SoC_Lab_06,1691,0,2023-12-16 08:47:35+00:00,[],None
351,https://github.com/Yiliu1412/EST2503.git,2023-12-10 08:05:20+00:00,Codes for EST2503,0,Yiliu1412/EST2503,729745359,Verilog,EST2503,56,0,2023-12-18 02:22:55+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/ECrecords/genetic-partitioning.git,2023-11-27 18:29:46+00:00,,0,ECrecords/genetic-partitioning,724268299,Verilog,genetic-partitioning,709,0,2023-12-19 17:17:48+00:00,[],https://api.github.com/licenses/mit
353,https://github.com/rbt4168/computer_architecture_labs.git,2023-12-05 02:40:21+00:00,,0,rbt4168/computer_architecture_labs,727515823,Verilog,computer_architecture_labs,2991,0,2023-12-19 14:40:37+00:00,[],https://api.github.com/licenses/unlicense
354,https://github.com/KaihaoYuHW/Verilog_a-simple-Frequency-counter.git,2023-12-07 16:52:55+00:00,a simple Frequency counter with an equivalent precision measurement,1,KaihaoYuHW/Verilog_a-simple-Frequency-counter,728771015,Verilog,Verilog_a-simple-Frequency-counter,202,0,2023-12-21 09:52:08+00:00,[],None
355,https://github.com/jdgarci1/gf180_sram_8x1024.git,2023-12-11 15:27:37+00:00,Memory built with OpenRAM,0,jdgarci1/gf180_sram_8x1024,730279746,Verilog,gf180_sram_8x1024,25534,0,2023-12-11 15:28:17+00:00,[],https://api.github.com/licenses/apache-2.0
356,https://github.com/SPerrott22/pacman.git,2023-11-30 22:58:33+00:00,Pacman using Verilog VGA for CS M152A,0,SPerrott22/pacman,725805064,Verilog,pacman,3132,0,2024-01-04 06:17:36+00:00,[],https://api.github.com/licenses/mit
357,https://github.com/AndrewGemi/PIC_8259A.git,2023-12-03 01:45:20+00:00,,0,AndrewGemi/PIC_8259A,726659893,Verilog,PIC_8259A,94,0,2024-01-02 21:33:50+00:00,[],None
358,https://github.com/BHa2R00/learn_introduction_to_algorithm.git,2023-12-09 15:05:55+00:00,Personal shitty random implementation of examples in <<Introduction into Algorithm>>,0,BHa2R00/learn_introduction_to_algorithm,729543246,Verilog,learn_introduction_to_algorithm,6804,0,2024-01-04 17:37:56+00:00,[],None
359,https://github.com/MODKWODK/LAB4-1-Firmware-User-project.git,2023-12-11 03:14:24+00:00,"* 利用firmware控制user project 並且執行  * firmware Code input ""exmem"" 並且執行",0,MODKWODK/LAB4-1-Firmware-User-project,730025072,Verilog,LAB4-1-Firmware-User-project,150,0,2024-01-12 08:37:13+00:00,[],None
360,https://github.com/lazarescuantonio/Digital-System-Design.git,2023-12-09 08:06:49+00:00,,0,lazarescuantonio/Digital-System-Design,729435178,Verilog,Digital-System-Design,66,0,2024-01-13 11:04:26+00:00,[],None
361,https://github.com/bbytiger/boolean_circ_optimization.git,2023-12-05 04:21:30+00:00,Optimizing boolean circuits in the context of fully homomorphic encryption,0,bbytiger/boolean_circ_optimization,727542936,Verilog,boolean_circ_optimization,1074,0,2024-01-17 01:11:57+00:00,[],None
362,https://github.com/itsHamdySalem/Adders-Mania.git,2023-12-08 21:29:30+00:00,,1,itsHamdySalem/Adders-Mania,729307096,Verilog,Adders-Mania,77,0,2024-01-25 17:39:16+00:00,[],https://api.github.com/licenses/mit
363,https://github.com/lbabeu/RISCVmicroprocessor.git,2023-12-16 21:00:20+00:00,RISC-V 32I Microprocessor Implemented in Verilog,0,lbabeu/RISCVmicroprocessor,732489660,Verilog,RISCVmicroprocessor,23,0,2023-12-16 21:01:04+00:00,[],https://api.github.com/licenses/agpl-3.0
364,https://github.com/MahdiNoori2003/Computer-Architecture-Course.git,2023-12-14 08:28:57+00:00,"Verilog implementation of  RiscV single-cycle, multi-cycle & pipeline.",0,MahdiNoori2003/Computer-Architecture-Course,731504995,Verilog,Computer-Architecture-Course,1751,0,2024-02-05 18:43:06+00:00,[],None
365,https://github.com/mikiken/mkcpu.git,2023-11-26 14:36:19+00:00,,0,mikiken/mkcpu,723710658,Verilog,mkcpu,119,0,2024-02-22 03:27:54+00:00,[],https://api.github.com/licenses/unlicense
366,https://github.com/CasperChengg/Deep_Learning_Inference_Using_FPGA.git,2023-12-11 08:17:55+00:00,,0,CasperChengg/Deep_Learning_Inference_Using_FPGA,730108285,Verilog,Deep_Learning_Inference_Using_FPGA,10,0,2023-12-11 08:19:35+00:00,[],None
367,https://github.com/itzray116R/EECS2021E.git,2023-11-28 21:44:32+00:00,All files from EECS 2021 : Computer Organization,0,itzray116R/EECS2021E,724825262,Verilog,EECS2021E,9348,0,2024-03-12 02:34:16+00:00,[],https://api.github.com/licenses/mit
368,https://github.com/Foxlisic/K86.git,2023-12-13 17:13:27+00:00,Down Grade 8088,0,Foxlisic/K86,731256522,Verilog,K86,38,0,2024-04-02 06:05:16+00:00,[],https://api.github.com/licenses/mit
369,https://github.com/2pher/FPGA-Guitar-Amp.git,2023-11-30 10:00:30+00:00,"[VHDL] Verilog implementation of a digital guitar amp, applying effects to live audio input with VGA output for the DE1-SoC board.",0,2pher/FPGA-Guitar-Amp,725515331,Verilog,FPGA-Guitar-Amp,47759,0,2024-04-07 23:50:31+00:00,[],None
370,https://github.com/afasolino28/Prova27_11_23.git,2023-11-27 11:42:21+00:00,,0,afasolino28/Prova27_11_23,724095140,Verilog,Prova27_11_23,11927,0,2023-11-27 11:43:10+00:00,[],https://api.github.com/licenses/apache-2.0
371,https://github.com/vachas23/Arithematic-Logic-Unit.git,2023-11-26 04:35:31+00:00,Arithematic Logic Unit ,0,vachas23/Arithematic-Logic-Unit,723569879,Verilog,Arithematic-Logic-Unit,1,0,2023-11-26 04:38:41+00:00,[],None
372,https://github.com/skudlur/pes_sysarray_tapeout.git,2023-11-26 17:03:44+00:00,,0,skudlur/pes_sysarray_tapeout,723754898,Verilog,pes_sysarray_tapeout,11927,0,2023-11-26 17:04:33+00:00,[],https://api.github.com/licenses/apache-2.0
373,https://github.com/kevin127lam/ECE128-Lab10.git,2023-11-26 16:38:36+00:00,,0,kevin127lam/ECE128-Lab10,723747205,Verilog,ECE128-Lab10,3,0,2023-11-26 16:39:02+00:00,[],None
374,https://github.com/Shahabaz-gaucho/UP-DOWN_Counter.git,2023-11-27 13:26:30+00:00,,0,Shahabaz-gaucho/UP-DOWN_Counter,724137443,Verilog,UP-DOWN_Counter,11,0,2023-11-27 13:31:56+00:00,[],None
375,https://github.com/aniketuppin/n-body-gravity-simulator.git,2023-11-28 05:17:47+00:00,,0,aniketuppin/n-body-gravity-simulator,724451745,Verilog,n-body-gravity-simulator,10868,0,2023-11-28 05:31:01+00:00,[],https://api.github.com/licenses/apache-2.0
376,https://github.com/amor-mio-de-mi-vida/buaa_co.git,2023-12-01 15:33:50+00:00,,0,amor-mio-de-mi-vida/buaa_co,726126055,Verilog,buaa_co,234,0,2023-12-01 15:39:30+00:00,[],None
377,https://github.com/AnubhavSinghPawar/CourseProject_EE619A.git,2023-11-29 20:05:31+00:00,,0,AnubhavSinghPawar/CourseProject_EE619A,725276744,Verilog,CourseProject_EE619A,887,0,2023-11-29 20:07:47+00:00,[],None
378,https://github.com/NiteshVLSI/Adders-and-Multipliers.git,2023-11-27 05:07:11+00:00,,0,NiteshVLSI/Adders-and-Multipliers,723953048,Verilog,Adders-and-Multipliers,12,0,2023-11-27 05:21:15+00:00,[],None
379,https://github.com/ShubhamGitHub528/Vector-Matrix-Multiplier-for-Reservoir-Computing.git,2023-11-30 16:47:29+00:00,,0,ShubhamGitHub528/Vector-Matrix-Multiplier-for-Reservoir-Computing,725681681,Verilog,Vector-Matrix-Multiplier-for-Reservoir-Computing,10,0,2023-11-30 16:48:36+00:00,[],None
380,https://github.com/RuixiangJiang/SUSTech-CS207-Digital-Design-Project.git,2023-12-04 02:32:36+00:00,,0,RuixiangJiang/SUSTech-CS207-Digital-Design-Project,727020071,Verilog,SUSTech-CS207-Digital-Design-Project,1007,0,2023-12-04 02:34:15+00:00,[],None
381,https://github.com/Jayfeather233/Flappybird-DL.git,2023-12-04 08:31:40+00:00,,0,Jayfeather233/Flappybird-DL,727124617,Verilog,Flappybird-DL,674,0,2023-12-04 08:33:35+00:00,[],https://api.github.com/licenses/gpl-3.0
382,https://github.com/anhnt060901/caravel_walkthrough.git,2023-12-05 07:47:41+00:00,,0,anhnt060901/caravel_walkthrough,727604785,Verilog,caravel_walkthrough,53036,0,2023-12-05 07:51:57+00:00,[],https://api.github.com/licenses/apache-2.0
383,https://github.com/engrakmal/UART.git,2023-12-05 11:07:42+00:00,,0,engrakmal/UART,727682087,Verilog,UART,5,0,2023-12-05 11:08:27+00:00,[],None
384,https://github.com/RPachi/18765project5.git,2023-12-07 19:40:49+00:00,,0,RPachi/18765project5,728831116,Verilog,18765project5,51207,0,2023-12-07 19:58:54+00:00,[],None
385,https://github.com/MohammedFakeih/cs256_class_project.git,2023-12-07 20:40:05+00:00,,0,MohammedFakeih/cs256_class_project,728849256,Verilog,cs256_class_project,487,0,2023-12-07 20:47:17+00:00,[],None
386,https://github.com/YoussefNasser11/vending-machine.git,2023-12-09 01:02:09+00:00,,0,YoussefNasser11/vending-machine,729349774,Verilog,vending-machine,1,0,2023-12-09 01:02:43+00:00,[],None
387,https://github.com/PaolaUniSa/daa_repo.git,2023-12-12 04:09:41+00:00,,0,PaolaUniSa/daa_repo,730501795,Verilog,daa_repo,30079,0,2023-12-12 04:10:19+00:00,[],https://api.github.com/licenses/apache-2.0
388,https://github.com/jhengfuyan/SIP_HW1-Parameterized-fixed-point-adder.git,2023-12-06 08:07:42+00:00,Parameterized fixed point adder,0,jhengfuyan/SIP_HW1-Parameterized-fixed-point-adder,728094290,Verilog,SIP_HW1-Parameterized-fixed-point-adder,5549,0,2023-12-06 08:20:24+00:00,[],None
389,https://github.com/CLEEIV/RISC-V.git,2023-12-12 14:15:01+00:00,,0,CLEEIV/RISC-V,730715037,Verilog,RISC-V,28,0,2023-12-12 14:16:06+00:00,[],None
390,https://github.com/phatemek/Computer-Architecture-CAs.git,2023-12-12 15:20:12+00:00,Computer Architecture Course projects,0,phatemek/Computer-Architecture-CAs,730742971,Verilog,Computer-Architecture-CAs,2071,0,2023-12-12 15:21:44+00:00,[],None
391,https://github.com/dsatizabal/8-bits-cpu.git,2023-12-06 19:27:00+00:00,"A simple 8-bits CPU featuring stack, timers and interruptions support",0,dsatizabal/8-bits-cpu,728362615,Verilog,8-bits-cpu,11966,0,2023-12-06 19:27:41+00:00,[],https://api.github.com/licenses/apache-2.0
392,https://github.com/j-sabile/cmsc132-project.git,2023-12-09 16:55:35+00:00,,0,j-sabile/cmsc132-project,729573954,Verilog,cmsc132-project,19,0,2023-12-09 16:56:20+00:00,[],None
393,https://github.com/LouisJimenezHernandez/ec311-final-project.git,2023-12-11 17:22:25+00:00,,0,LouisJimenezHernandez/ec311-final-project,730327253,Verilog,ec311-final-project,2107,0,2023-12-11 17:28:08+00:00,[],None
394,https://github.com/Yogurt1338/FIR_Filter.git,2023-12-12 15:21:48+00:00,,0,Yogurt1338/FIR_Filter,730743708,Verilog,FIR_Filter,16,0,2023-12-12 15:23:07+00:00,[],None
395,https://github.com/BillMrvica/SME309_FinalProj_ARM_v3.git,2023-12-08 08:29:10+00:00,"In this project, you will implement a five-stage pipeline processor that Prof. Lin has shown in the lecture based on the single-cycle processor you’ve implemented in Lab2. The structure is shown below. Take care of data hazards (data forwarding, stall, flush) and control hazards (early BTA, flush).",0,BillMrvica/SME309_FinalProj_ARM_v3,729024751,Verilog,SME309_FinalProj_ARM_v3,67420,0,2023-12-08 10:14:41+00:00,[],None
396,https://github.com/Anastasya-art/Veriloggg.git,2023-12-13 20:11:46+00:00,,0,Anastasya-art/Veriloggg,731317646,Verilog,Veriloggg,113,0,2023-12-13 20:13:17+00:00,[],None
397,https://github.com/RohanIncantato/VLSI.git,2023-12-14 03:50:15+00:00,,0,RohanIncantato/VLSI,731424778,Verilog,VLSI,4741,0,2023-12-14 04:02:09+00:00,[],None
398,https://github.com/emrhnozdemir/Egg-Timer-Project.git,2023-12-15 11:51:59+00:00,Sabanci University CS303 (Logic and Digital System Design) Term Project,0,emrhnozdemir/Egg-Timer-Project,732002858,Verilog,Egg-Timer-Project,17,0,2023-12-15 11:52:44+00:00,[],None
399,https://github.com/1234567egg/EF_improve.git,2023-12-14 16:15:38+00:00,improve version of SOC EF project,0,1234567egg/EF_improve,731680734,Verilog,EF_improve,41,0,2023-12-16 12:20:14+00:00,[],None
400,https://github.com/oezeb/digital-clock.git,2023-12-14 17:01:13+00:00,Digital clock on FPGA,0,oezeb/digital-clock,731697896,Verilog,digital-clock,290,0,2024-01-12 17:03:34+00:00,[],https://api.github.com/licenses/mit
401,https://github.com/itsubaidrehman/RV32I-Pipelined-processor.git,2023-12-07 18:07:36+00:00,5 stages pipelined processor,0,itsubaidrehman/RV32I-Pipelined-processor,728798639,Verilog,RV32I-Pipelined-processor,1289,0,2024-01-04 07:21:16+00:00,[],None
402,https://github.com/Ehzem/Computer-Architecture-.git,2023-12-14 07:32:28+00:00,,0,Ehzem/Computer-Architecture-,731485361,Verilog,Computer-Architecture-,31,0,2023-12-14 07:48:37+00:00,[],None
403,https://github.com/Caesar566/verilog.git,2023-12-07 12:26:49+00:00,,0,Caesar566/verilog,728662197,Verilog,verilog,4004,0,2023-12-07 12:27:24+00:00,[],None
404,https://github.com/ReverseRain/DigitalLogic_project.git,2023-11-26 11:23:26+00:00,,0,ReverseRain/DigitalLogic_project,723657571,Verilog,DigitalLogic_project,98,0,2023-11-26 11:46:23+00:00,[],None
405,https://github.com/shawntsai0312/NTUEE_ICDESIGN_23FALL_HW4.git,2023-11-30 03:33:54+00:00,,0,shawntsai0312/NTUEE_ICDESIGN_23FALL_HW4,725394148,Verilog,NTUEE_ICDESIGN_23FALL_HW4,10077,0,2024-01-04 07:39:57+00:00,[],None
406,https://github.com/PatrisssB/lsic_projects.git,2023-12-11 15:51:08+00:00,,0,PatrisssB/lsic_projects,730289382,Verilog,lsic_projects,6097,0,2023-12-11 15:54:52+00:00,[],None
407,https://github.com/codingohno/hardware_cr.git,2023-12-11 12:06:04+00:00,"A line following car project written with Verilog, with the use of motors, sonic sensors, IR sensorsrs",0,codingohno/hardware_cr,730195424,Verilog,hardware_cr,23,0,2024-03-11 17:57:18+00:00,[],None
408,https://github.com/Henryluckky/FPGA_battle_tank.git,2023-12-06 19:56:59+00:00,This is the final project for CS 256,0,Henryluckky/FPGA_battle_tank,728372486,Verilog,FPGA_battle_tank,4416,0,2023-12-06 20:10:16+00:00,[],None
409,https://github.com/vachas23/Full-adder-using-half-adder.git,2023-11-26 04:46:33+00:00,Full adder using half adder,0,vachas23/Full-adder-using-half-adder,723571754,Verilog,Full-adder-using-half-adder,1,0,2023-11-26 05:02:40+00:00,[],None
410,https://github.com/Myoiyu/photo_memory.git,2023-11-27 02:33:14+00:00,,0,Myoiyu/photo_memory,723910914,Verilog,photo_memory,298413,0,2023-11-27 02:39:44+00:00,[],None
411,https://github.com/juneonii/veryvery_verilog.git,2023-11-27 06:02:20+00:00,Making a better world :),0,juneonii/veryvery_verilog,723968280,Verilog,veryvery_verilog,10,0,2023-11-27 06:29:37+00:00,[],None
412,https://github.com/Pinigelbard/I2C-protocol.git,2023-11-27 22:24:35+00:00,,0,Pinigelbard/I2C-protocol,724346348,Verilog,I2C-protocol,1,0,2023-11-27 22:25:16+00:00,[],None
413,https://github.com/jiuguaiwf/CPU.git,2023-11-27 04:00:18+00:00,"A 5-stage RISC5 pipeline CPU with cache, branch prediction and I/O system",0,jiuguaiwf/CPU,723935468,Verilog,CPU,1253,0,2023-11-27 11:41:10+00:00,[],None
414,https://github.com/geethasreekoncha/CORDIC.git,2023-11-27 15:22:45+00:00,CORDIC verilog,0,geethasreekoncha/CORDIC,724190967,Verilog,CORDIC,5,0,2023-11-27 15:24:06+00:00,[],https://api.github.com/licenses/mit
415,https://github.com/Pinigelbard/memory-8-x-64.git,2023-11-27 14:59:29+00:00,,0,Pinigelbard/memory-8-x-64,724180458,Verilog,memory-8-x-64,0,0,2023-11-27 14:59:54+00:00,[],None
416,https://github.com/Shahabaz-gaucho/Sequence_Counter.git,2023-11-27 14:11:23+00:00,,0,Shahabaz-gaucho/Sequence_Counter,724157962,Verilog,Sequence_Counter,11,0,2023-11-27 14:14:40+00:00,[],None
417,https://github.com/kirsjo/ECE128-Lab11.git,2023-11-28 20:26:23+00:00,,0,kirsjo/ECE128-Lab11,724801297,Verilog,ECE128-Lab11,4,0,2023-11-28 20:27:17+00:00,[],None
418,https://github.com/jrpompio/proyecto_circuitos_digitales.git,2023-11-27 03:39:16+00:00,Proyecto de circuitos digitales verilog HDL,0,jrpompio/proyecto_circuitos_digitales,723929492,Verilog,proyecto_circuitos_digitales,70,0,2023-11-27 04:34:33+00:00,[],https://api.github.com/licenses/gpl-3.0
419,https://github.com/MaouAmir/MIPS-Processor.git,2023-11-29 15:32:50+00:00,,0,MaouAmir/MIPS-Processor,725172919,Verilog,MIPS-Processor,13,0,2023-11-29 15:34:47+00:00,[],None
420,https://github.com/IC-huanglc/uvm_ref_flow2014.02.git,2023-11-29 08:11:00+00:00,,0,IC-huanglc/uvm_ref_flow2014.02,724994550,Verilog,uvm_ref_flow2014.02,4320,0,2023-11-30 08:34:06+00:00,[],https://api.github.com/licenses/apache-2.0
421,https://github.com/lhk4514/23-2-DLD.git,2023-11-30 06:54:45+00:00,Dongho's DLD Project,0,lhk4514/23-2-DLD,725448741,Verilog,23-2-DLD,823,0,2023-11-30 09:19:37+00:00,[],None
422,https://github.com/emrelevent2/mycaravel_user_project.git,2023-12-03 22:57:23+00:00,,0,emrelevent2/mycaravel_user_project,726975361,Verilog,mycaravel_user_project,11927,0,2023-12-03 22:58:12+00:00,[],https://api.github.com/licenses/apache-2.0
423,https://github.com/YusufFatihSisman/32MIPS-Processor.git,2023-12-04 13:49:42+00:00,,0,YusufFatihSisman/32MIPS-Processor,727252363,Verilog,32MIPS-Processor,1253,0,2023-12-04 13:51:03+00:00,[],None
424,https://github.com/BHa2R00/uart_interface.git,2023-11-30 17:25:24+00:00,uart interface,0,BHa2R00/uart_interface,725697076,Verilog,uart_interface,13,0,2023-12-22 05:27:14+00:00,[],https://api.github.com/licenses/bsd-2-clause
425,https://github.com/joshuanieh/SoC_Lab_WLOS_Baseline.git,2023-12-03 15:36:00+00:00,,1,joshuanieh/SoC_Lab_WLOS_Baseline,726850907,Verilog,SoC_Lab_WLOS_Baseline,14415,0,2023-12-09 16:24:09+00:00,[],None
426,https://github.com/kareemkhaledd/8259A-PROGRAMMABLE-INTERRUPT-CONTROLLER.git,2023-11-27 17:11:09+00:00,8259A Programmable Interrupt Controller written in Verilog,0,kareemkhaledd/8259A-PROGRAMMABLE-INTERRUPT-CONTROLLER,724236826,Verilog,8259A-PROGRAMMABLE-INTERRUPT-CONTROLLER,28,0,2024-01-03 07:30:42+00:00,[],None
427,https://github.com/saltyee1/RiscV_pipeline_CPU.git,2023-12-13 08:38:25+00:00,,1,saltyee1/RiscV_pipeline_CPU,731045224,Verilog,RiscV_pipeline_CPU,2944,0,2023-12-15 10:16:52+00:00,[],None
428,https://github.com/deeps1986/ALU.git,2023-12-06 10:11:49+00:00,,0,deeps1986/ALU,728140862,Verilog,ALU,6829,0,2023-12-06 10:12:16+00:00,[],None
429,https://github.com/Carol-Botros/PIC_8259.git,2023-12-03 13:44:16+00:00,,0,Carol-Botros/PIC_8259,726816139,Verilog,PIC_8259,13,0,2023-12-08 09:16:00+00:00,[],None
430,https://github.com/ZheChen-Bill/DSPIC_HW4.git,2023-12-08 09:39:16+00:00,first commit,0,ZheChen-Bill/DSPIC_HW4,729048505,Verilog,DSPIC_HW4,7635,0,2023-12-08 09:43:15+00:00,[],None
431,https://github.com/AbdulMoizSheikh1/test6969.git,2023-12-08 10:22:13+00:00,,0,AbdulMoizSheikh1/test6969,729063416,Verilog,test6969,164126,0,2023-12-08 11:48:53+00:00,[],https://api.github.com/licenses/apache-2.0
432,https://github.com/Amal-k-Ayyan/Pipelined-MIPS32-architecture.git,2023-12-10 09:33:30+00:00,5-stage pipelined MIPS32 architecture,0,Amal-k-Ayyan/Pipelined-MIPS32-architecture,729764682,Verilog,Pipelined-MIPS32-architecture,103,0,2023-12-10 09:35:55+00:00,[],None
433,https://github.com/RAFNEE/DLC-Assignment.git,2023-12-11 03:02:41+00:00,Digital logic circuit II / assignment,0,RAFNEE/DLC-Assignment,730022447,Verilog,DLC-Assignment,105,0,2023-12-11 09:50:24+00:00,[],None
434,https://github.com/urish/gfmpw1-simon-says.git,2023-12-09 21:25:54+00:00,Simon Says game submission for GFMPW-1 shuttle,0,urish/gfmpw1-simon-says,729637657,Verilog,gfmpw1-simon-says,73681,0,2023-12-09 21:49:00+00:00,[],https://api.github.com/licenses/apache-2.0
435,https://github.com/Ammar-Bin-Amir/SPI.git,2023-11-28 04:54:13+00:00,RTL Design of Serial Peripheral Interface,0,Ammar-Bin-Amir/SPI,724445351,Verilog,SPI,462,0,2023-11-30 12:31:47+00:00,"['rtl-design', 'serial-communication', 'spi', 'verilog']",None
436,https://github.com/shevrotin/Emin_FIFO_Memory.git,2023-12-11 16:15:18+00:00,,0,shevrotin/Emin_FIFO_Memory,730299519,Verilog,Emin_FIFO_Memory,3,0,2023-12-11 16:59:32+00:00,[],None
437,https://github.com/daka31/Lab5_6.git,2023-12-12 20:12:16+00:00,,0,daka31/Lab5_6,730850502,Verilog,Lab5_6,1484,0,2023-12-12 20:16:16+00:00,[],None
438,https://github.com/shehab2020556/single-cycle-MIPS.git,2023-12-13 15:02:13+00:00,,0,shehab2020556/single-cycle-MIPS,731201169,Verilog,single-cycle-MIPS,5,0,2023-12-13 15:04:43+00:00,[],None
439,https://github.com/AhmedBaraka50/ASIC-implementation-of-PIT-.git,2023-12-08 23:34:05+00:00,,0,AhmedBaraka50/ASIC-implementation-of-PIT-,729333768,Verilog,ASIC-implementation-of-PIT-,25893,0,2023-12-13 12:14:55+00:00,[],None
440,https://github.com/asandstar/PLD-Verilog.git,2023-12-09 15:00:33+00:00,I am doing my pj ,0,asandstar/PLD-Verilog,729541763,Verilog,PLD-Verilog,5359,0,2023-12-09 15:19:58+00:00,[],None
441,https://github.com/Baonguyen2390/Lab56_HDL.git,2023-12-14 02:44:11+00:00,,0,Baonguyen2390/Lab56_HDL,731409168,Verilog,Lab56_HDL,63,0,2023-12-14 02:50:20+00:00,[],None
442,https://github.com/DouglasWWolf/tb_pci_int.git,2023-12-13 08:27:26+00:00,Testbed for interrupt controller on Nexsys A7,0,DouglasWWolf/tb_pci_int,731041285,Verilog,tb_pci_int,521,0,2023-12-13 09:30:35+00:00,[],None
443,https://github.com/Aniket-Bodele/IFFT.git,2023-12-14 14:25:37+00:00,"This IFFT Block takes 8 inputs of 12 bits in which last 4 bits are reserved for the numbers after decimal points, and provide the accurate results in least time, results are checked in MATLAB Software.",0,Aniket-Bodele/IFFT,731636696,Verilog,IFFT,69,0,2023-12-14 14:27:25+00:00,[],None
444,https://github.com/lucianadm/simula_ACA.git,2023-12-15 13:27:18+00:00,,0,lucianadm/simula_ACA,732033669,Verilog,simula_ACA,7378,0,2023-12-15 13:29:16+00:00,[],None
445,https://github.com/ShengxiLiang/EdgeDetect_Sobel_RealTIme.git,2023-12-16 07:08:47+00:00,,0,ShengxiLiang/EdgeDetect_Sobel_RealTIme,732289035,Verilog,EdgeDetect_Sobel_RealTIme,6648,0,2023-12-16 07:13:26+00:00,[],None
446,https://github.com/Yogurt1338/Complex.git,2023-12-12 17:46:35+00:00,,0,Yogurt1338/Complex,730801155,Verilog,Complex,23,0,2023-12-12 17:48:19+00:00,[],None
447,https://github.com/RF-Vinicius/Processador-PCID.git,2023-12-06 01:36:13+00:00,,1,RF-Vinicius/Processador-PCID,727985567,Verilog,Processador-PCID,20651,0,2023-12-06 04:04:47+00:00,[],None
448,https://github.com/Sumit0976/Traffic-Light-Controller.git,2023-12-16 12:59:47+00:00,Traffic Light Controller using Verilog done  in Vivado,0,Sumit0976/Traffic-Light-Controller,732369475,Verilog,Traffic-Light-Controller,62,0,2023-12-16 13:27:33+00:00,"['verilog-code', 'verilog-project']",None
449,https://github.com/shabbarvejlani/sudoku_cocotb.git,2023-12-16 21:37:17+00:00,cocotb bench to verify sudoku rtl code,0,shabbarvejlani/sudoku_cocotb,732496541,Verilog,sudoku_cocotb,11,0,2023-12-16 21:38:26+00:00,[],None
450,https://github.com/husky25130/CPU.git,2023-12-15 03:09:38+00:00,Single-cycle 31/54 MIPS instruction CPU design,0,husky25130/CPU,731852924,Verilog,CPU,19,0,2023-12-18 08:26:16+00:00,[],None
451,https://github.com/thetaZhang/2023-FALL-ETExperiment-work-digital.git,2023-12-14 15:43:25+00:00,2023秋季学期电子技术实验课程大作业，数字电路部分：数字频率计,0,thetaZhang/2023-FALL-ETExperiment-work-digital,731668386,Verilog,2023-FALL-ETExperiment-work-digital,64,0,2023-12-14 15:46:10+00:00,[],None
452,https://github.com/TeHsunWang/Single-Cycle-Processor.git,2023-12-16 08:20:07+00:00,,0,TeHsunWang/Single-Cycle-Processor,732304140,Verilog,Single-Cycle-Processor,959,0,2023-12-21 09:21:49+00:00,[],None
453,https://github.com/rohangowdamr/101_sequence_detector.git,2023-12-04 13:42:18+00:00,Verilog code for  a Sequence detector,0,rohangowdamr/101_sequence_detector,727249049,Verilog,101_sequence_detector,1039,0,2024-01-14 13:16:19+00:00,[],None
454,https://github.com/yuchengwang1121/Unet.git,2023-12-06 06:54:08+00:00,,1,yuchengwang1121/Unet,728069543,Verilog,Unet,35,0,2023-12-06 06:54:42+00:00,[],None
455,https://github.com/ujjwal-2001/HDL-Bits-Solutions.git,2023-12-16 15:56:32+00:00,,0,ujjwal-2001/HDL-Bits-Solutions,732417406,Verilog,HDL-Bits-Solutions,9,0,2023-12-16 16:28:10+00:00,[],None
456,https://github.com/SREE1949/Verilog.git,2023-11-26 16:58:22+00:00,,0,SREE1949/Verilog,723753326,Verilog,Verilog,67,0,2023-12-20 18:18:27+00:00,[],None
457,https://github.com/parhamsoltani/Multicycle_RISCV.git,2023-11-30 21:40:09+00:00,Implementation of a multi-cycle RISC-V processor for executing a RISC-V assembly code,0,parhamsoltani/Multicycle_RISCV,725784228,Verilog,Multicycle_RISCV,1646,0,2024-02-06 05:30:41+00:00,[],None
458,https://github.com/semify-eda/tristan-openframe.git,2023-12-14 08:48:20+00:00, The ASIC design for the Tristan project based on openframe,0,semify-eda/tristan-openframe,731512080,Verilog,tristan-openframe,720,0,2023-12-14 10:42:59+00:00,[],https://api.github.com/licenses/apache-2.0
459,https://github.com/tmssngr/fpga.git,2023-11-30 19:02:59+00:00,,0,tmssngr/fpga,725733672,Verilog,fpga,137,0,2024-02-18 11:29:58+00:00,"['fpga', 'verilog']",https://api.github.com/licenses/gpl-3.0
460,https://github.com/krona12/EDA_Calendar.git,2023-12-12 08:25:33+00:00,EDA homework,0,krona12/EDA_Calendar,730578051,Verilog,EDA_Calendar,8203,0,2023-12-12 08:53:04+00:00,[],None
461,https://github.com/akarxxx1030/pes_karatsuba_multiplier_tapeout.git,2023-11-26 16:24:40+00:00,,0,akarxxx1030/pes_karatsuba_multiplier_tapeout,723743198,Verilog,pes_karatsuba_multiplier_tapeout,11927,0,2023-11-26 16:25:28+00:00,[],https://api.github.com/licenses/apache-2.0
462,https://github.com/maj77/IC_design_lab.git,2023-11-30 15:22:11+00:00,,0,maj77/IC_design_lab,725645385,Verilog,IC_design_lab,3,0,2023-11-30 15:42:37+00:00,[],None
463,https://github.com/rafaelpinheiro32/Traffic-Light-FSM.git,2023-11-27 00:56:23+00:00,,0,rafaelpinheiro32/Traffic-Light-FSM,723885742,Verilog,Traffic-Light-FSM,4,0,2023-11-27 00:57:14+00:00,[],None
464,https://github.com/VinitJagwale/eklakshya_RTL_Design_intership.git,2023-11-30 06:01:09+00:00,,0,VinitJagwale/eklakshya_RTL_Design_intership,725432291,Verilog,eklakshya_RTL_Design_intership,552,0,2023-11-30 06:04:22+00:00,[],None
465,https://github.com/haoranyan2022/FIFO.git,2023-11-30 07:04:46+00:00,,0,haoranyan2022/FIFO,725451928,Verilog,FIFO,7,0,2023-11-30 07:35:10+00:00,[],None
466,https://github.com/arjuneaswaran/ECEN651_Fall2023.git,2023-12-01 01:07:52+00:00,ECEN651 Lab for Fall 2023,0,arjuneaswaran/ECEN651_Fall2023,725836913,Verilog,ECEN651_Fall2023,367,0,2023-12-01 01:17:38+00:00,[],None
467,https://github.com/QM1412/uart_to_iiic.git,2023-12-01 05:15:09+00:00,This project will convert UART to IIC,0,QM1412/uart_to_iiic,725898086,Verilog,uart_to_iiic,9,0,2023-12-01 05:41:55+00:00,[],None
468,https://github.com/otabek7/SingleCycleProcessorControlUnit.git,2023-12-01 05:01:02+00:00,,0,otabek7/SingleCycleProcessorControlUnit,725894534,Verilog,SingleCycleProcessorControlUnit,18,0,2023-12-01 05:03:04+00:00,[],None
469,https://github.com/pjb325/ECE-128-Lab-11.git,2023-11-28 21:00:49+00:00,,0,pjb325/ECE-128-Lab-11,724812346,Verilog,ECE-128-Lab-11,6,0,2023-11-28 21:05:45+00:00,[],None
470,https://github.com/oleg-sin/tangnano4k_ws2812b.git,2023-12-04 16:51:48+00:00,,0,oleg-sin/tangnano4k_ws2812b,727334141,Verilog,tangnano4k_ws2812b,125,0,2023-12-04 16:58:18+00:00,[],None
471,https://github.com/uday-b-n/Music-Synthesizer---Karplus-Strong-Algorithm-Public.git,2023-12-04 13:54:10+00:00,,0,uday-b-n/Music-Synthesizer---Karplus-Strong-Algorithm-Public,727254415,Verilog,Music-Synthesizer---Karplus-Strong-Algorithm-Public,13,0,2023-12-04 13:55:49+00:00,[],None
472,https://github.com/IC-huanglc/uvm_ref_flow.git,2023-11-29 06:12:12+00:00,Cadence uvm refercen flow,0,IC-huanglc/uvm_ref_flow,724955871,Verilog,uvm_ref_flow,9365,0,2023-11-29 08:13:05+00:00,[],None
473,https://github.com/glingy/sddec23-06.git,2023-12-02 17:04:03+00:00,,0,glingy/sddec23-06,726535784,Verilog,sddec23-06,85498,0,2023-12-04 19:24:00+00:00,[],https://api.github.com/licenses/apache-2.0
474,https://github.com/SaraPamplona/Proyecto_MIPS_32_Bits.git,2023-12-04 12:29:56+00:00,,0,SaraPamplona/Proyecto_MIPS_32_Bits,727217829,Verilog,Proyecto_MIPS_32_Bits,10,0,2023-12-04 12:40:46+00:00,[],None
475,https://github.com/zhangfeiww/FPGA_seg_clock.git,2023-12-05 03:09:38+00:00,Ubuntu，gvim环境，vcs，verdi仿真，FPGA芯片：EP4CE10F17C8，正点原子新起点开发板，6个8段数码管进行时分秒显示,0,zhangfeiww/FPGA_seg_clock,727523702,Verilog,FPGA_seg_clock,4541,0,2023-12-05 06:17:52+00:00,[],None
476,https://github.com/zhaosheng-thu/ALUverilog.git,2023-12-06 06:32:19+00:00,,0,zhaosheng-thu/ALUverilog,728062523,Verilog,ALUverilog,10592,0,2023-12-06 06:43:22+00:00,[],None
477,https://github.com/ColdWallet-DescDeHardware/ColdWallet.git,2023-12-01 00:46:34+00:00,,0,ColdWallet-DescDeHardware/ColdWallet,725831918,Verilog,ColdWallet,4,0,2023-12-01 00:48:43+00:00,[],None
478,https://github.com/Maxwiny/Xilinx-FPGA-OTA.git,2023-12-07 07:15:51+00:00,从上位机采用UART或以太网将位流文件烧写到片外Flash中，利用Xilinx FPGA的Multiboot特性，进行OTA(over the air)在线升级。如升级失败，可以回到原来的位流文件。,1,Maxwiny/Xilinx-FPGA-OTA,728549070,Verilog,Xilinx-FPGA-OTA,2,0,2023-12-07 07:16:15+00:00,[],None
479,https://github.com/DouglasWWolf/tb_bc_emu.git,2023-12-05 21:22:49+00:00,Nexsys A7 Testbench for bc_emu (Bright Cycle Emulator),0,DouglasWWolf/tb_bc_emu,727924036,Verilog,tb_bc_emu,790,0,2023-12-05 21:23:41+00:00,[],None
480,https://github.com/CHENZHICCZU/EDA--.git,2023-12-08 03:19:55+00:00,,0,CHENZHICCZU/EDA--,728942538,Verilog,EDA--,1,0,2023-12-08 03:20:04+00:00,[],None
481,https://github.com/AfifSiddiqi/RV32I-Multicycle.git,2023-12-04 15:39:26+00:00,,0,AfifSiddiqi/RV32I-Multicycle,727302492,Verilog,RV32I-Multicycle,617,0,2023-12-09 18:19:35+00:00,[],None
482,https://github.com/LeeSH825/Verilog-FixedPoint-Math-Library.git,2023-12-09 14:23:33+00:00,Fixed Point Math Library,0,LeeSH825/Verilog-FixedPoint-Math-Library,729531054,Verilog,Verilog-FixedPoint-Math-Library,2,0,2023-12-09 14:24:12+00:00,[],None
483,https://github.com/DouglasWWolf/sidewinder_cabletest.git,2023-12-09 23:40:08+00:00,"QSFP Cable and data-integrity testing tool, implemented on Sidewinder",0,DouglasWWolf/sidewinder_cabletest,729660774,Verilog,sidewinder_cabletest,12798,0,2023-12-09 23:45:00+00:00,[],None
484,https://github.com/mutong0514/computer-system.git,2023-12-11 14:11:54+00:00,,1,mutong0514/computer-system,730247069,Verilog,computer-system,4387,0,2023-12-11 15:03:43+00:00,[],None
485,https://github.com/Bageldoodle/SimpleRouter.git,2023-12-12 20:26:45+00:00,Simple Verilog implementation of an 8x8 packet data switch ,0,Bageldoodle/SimpleRouter,730855281,Verilog,SimpleRouter,5,0,2023-12-12 20:43:49+00:00,[],None
486,https://github.com/htfab/gfmpw1-multi.git,2023-12-11 14:52:40+00:00,,0,htfab/gfmpw1-multi,730265123,Verilog,gfmpw1-multi,643652,0,2023-12-12 05:51:06+00:00,[],https://api.github.com/licenses/apache-2.0
487,https://github.com/JingtaoX/CS254-hardware-decomp.git,2023-12-10 23:33:59+00:00,,0,JingtaoX/CS254-hardware-decomp,729981471,Verilog,CS254-hardware-decomp,29175,0,2023-12-15 08:39:35+00:00,[],None
488,https://github.com/lutasam/ping_pong.git,2023-12-06 20:31:01+00:00,,0,lutasam/ping_pong,728383031,Verilog,ping_pong,14601,0,2023-12-15 17:36:52+00:00,[],None
489,https://github.com/swapnilanand123/RISC-V.git,2023-12-02 12:18:05+00:00,,0,swapnilanand123/RISC-V,726443759,Verilog,RISC-V,21,0,2023-12-02 12:53:12+00:00,[],None
490,https://github.com/mrrCarter/ChainTrace.git,2023-11-29 18:58:14+00:00,ChainTrace: Real-time FPGA-based blockchain transaction analysis tool.,1,mrrCarter/ChainTrace,725253354,Verilog,ChainTrace,7419,0,2023-12-11 07:36:51+00:00,[],None
491,https://github.com/CarloB26/Final_Project_ECE_287.git,2023-12-06 20:20:08+00:00,PID-CONTROLLER,0,CarloB26/Final_Project_ECE_287,728379834,Verilog,Final_Project_ECE_287,190,0,2023-12-16 04:17:51+00:00,[],None
492,https://github.com/Mightlaus/CLA-full-adder.git,2023-12-16 07:25:09+00:00,A high-performance and versatile carry-lookahead (CLA) full adder designed for rapid addition of arbitrary x^y bit inputs.,0,Mightlaus/CLA-full-adder,732292688,Verilog,CLA-full-adder,19,0,2023-12-16 07:38:18+00:00,"['adder', 'digital-circuits', 'high-performance', 'verilog']",https://api.github.com/licenses/gpl-3.0
493,https://github.com/SamanMohseni/CodecPowerEvaluation.git,2023-12-13 10:21:35+00:00,Verilog implemented of three different codec units and the evaluation of their power consumption using Design Compiler on TSMC 180nm technology.,0,SamanMohseni/CodecPowerEvaluation,731084670,Verilog,CodecPowerEvaluation,3216,0,2023-12-13 10:25:49+00:00,[],None
494,https://github.com/kerong2002/Discrete-Wavelet-Transform.git,2023-12-09 07:16:59+00:00,Discrete Wavelet Transform,0,kerong2002/Discrete-Wavelet-Transform,729423486,Verilog,Discrete-Wavelet-Transform,15469,0,2023-12-09 07:49:48+00:00,[],None
495,https://github.com/MaheshNamboodiri/Washing-Machine-Control-System.git,2023-12-15 16:14:22+00:00,,0,MaheshNamboodiri/Washing-Machine-Control-System,732092144,Verilog,Washing-Machine-Control-System,71,0,2023-12-15 16:15:23+00:00,[],None
496,https://github.com/SumanthKumarM/RISCV-Processor.git,2023-12-16 11:15:18+00:00,RISC-V processor with R-type instruction has been designed using Verilog HDL in Gate level and Data flow abstraction.  ,0,SumanthKumarM/RISCV-Processor,732344160,Verilog,RISCV-Processor,140,0,2023-12-16 11:19:41+00:00,[],None
497,https://github.com/NaroZeol/DigitalElectronics-CurriculumDesign.git,2023-12-13 19:02:59+00:00,数字电子技术课程设计，一个反应计时器,0,NaroZeol/DigitalElectronics-CurriculumDesign,731295748,Verilog,DigitalElectronics-CurriculumDesign,29,0,2023-12-20 06:54:54+00:00,[],None
498,https://github.com/LKai-Xu/courses.git,2023-12-06 12:23:35+00:00,code for courses,0,LKai-Xu/courses,728189887,Verilog,courses,30448,0,2023-12-06 14:43:48+00:00,[],None
499,https://github.com/tommychen123/RISC-V_HW.git,2023-12-05 13:50:18+00:00,"For ""智能芯片与系统实践"" homework",0,tommychen123/RISC-V_HW,727747663,Verilog,RISC-V_HW,20681,0,2023-12-27 13:28:55+00:00,[],None
500,https://github.com/sprsr/RVector.git,2023-12-05 05:43:30+00:00,Vector Processor compliant with Risc V Vector Extention 1.0,0,sprsr/RVector,727564879,Verilog,RVector,4,0,2023-12-28 06:34:09+00:00,[],None
501,https://github.com/seifalrahman/PIC-8259.git,2023-12-06 22:05:59+00:00,,1,seifalrahman/PIC-8259,728409705,Verilog,PIC-8259,157,0,2024-01-09 12:08:21+00:00,[],None
502,https://github.com/aoblepia/efabless-riscv-parity-checker.git,2023-12-11 21:01:50+00:00,used with Global Foundries gf180mcuD PDK,0,aoblepia/efabless-riscv-parity-checker,730400573,Verilog,efabless-riscv-parity-checker,225673,0,2024-01-11 18:11:15+00:00,[],https://api.github.com/licenses/apache-2.0
503,https://github.com/AliMaher15/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-12-12 23:53:08+00:00,An educational digital IC design project,0,AliMaher15/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,730906240,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,1951,0,2023-12-12 23:57:10+00:00,[],None
504,https://github.com/LynchrocketCourseLearning/2021Fall-CS207-Digital_Design.git,2023-12-09 16:42:14+00:00,,0,LynchrocketCourseLearning/2021Fall-CS207-Digital_Design,729570242,Verilog,2021Fall-CS207-Digital_Design,208056,0,2024-03-06 13:32:01+00:00,[],https://api.github.com/licenses/mit
505,https://github.com/AliMaher15/Synchronizers.git,2023-12-12 23:06:36+00:00,"Digital design of simple bit, data or reset synchronizers using Verilog",0,AliMaher15/Synchronizers,730896325,Verilog,Synchronizers,232,0,2023-12-12 23:07:11+00:00,[],None
506,https://github.com/vachas23/Cyclic-shift.git,2023-11-26 05:12:28+00:00,An ITC cyclic shift was seen,0,vachas23/Cyclic-shift,723576606,Verilog,Cyclic-shift,1,0,2023-11-26 05:13:00+00:00,[],None
507,https://github.com/MdOmarFaruque/caravel_walkthrough.git,2023-11-29 21:37:06+00:00,,0,MdOmarFaruque/caravel_walkthrough,725304808,Verilog,caravel_walkthrough,53036,0,2023-11-29 22:07:07+00:00,[],https://api.github.com/licenses/apache-2.0
508,https://github.com/amith-bharadwaj/Sparse_matrix_multiplication.git,2023-11-26 13:10:49+00:00,,0,amith-bharadwaj/Sparse_matrix_multiplication,723685440,Verilog,Sparse_matrix_multiplication,8,0,2023-11-30 05:25:52+00:00,[],None
509,https://github.com/conner1231230/LOGIC-DESIGN.git,2023-12-01 08:54:05+00:00,,0,conner1231230/LOGIC-DESIGN,725968896,Verilog,LOGIC-DESIGN,1210,0,2023-12-01 08:55:48+00:00,[],None
510,https://github.com/hemanth-VP/BCD_Counter.git,2023-12-02 03:23:11+00:00,,0,hemanth-VP/BCD_Counter,726320233,Verilog,BCD_Counter,4,0,2023-12-02 03:25:01+00:00,[],None
511,https://github.com/nguyen0304/Altera.git,2023-12-03 02:59:35+00:00,,0,nguyen0304/Altera,726671753,Verilog,Altera,1457,0,2023-12-03 03:04:21+00:00,[],None
512,https://github.com/fangfang0930/GR20230909_CODE.git,2023-12-06 04:23:22+00:00,,0,fangfang0930/GR20230909_CODE,728027174,Verilog,GR20230909_CODE,2128,0,2023-12-06 05:19:25+00:00,[],None
513,https://github.com/ecanguyen/project-4.git,2023-11-30 00:52:52+00:00,,0,ecanguyen/project-4,725353487,Verilog,project-4,60,0,2023-12-02 06:20:30+00:00,[],None
514,https://github.com/ColdWallet-DescDeHardware/Debounce.git,2023-12-07 04:26:55+00:00,,0,ColdWallet-DescDeHardware/Debounce,728501432,Verilog,Debounce,0,0,2023-12-07 04:33:17+00:00,[],None
515,https://github.com/UltiLuis/Deadline_game_FPGA.git,2023-12-06 11:29:08+00:00,Verilog description for Deadline game,0,UltiLuis/Deadline_game_FPGA,728170018,Verilog,Deadline_game_FPGA,260,0,2023-12-06 11:44:15+00:00,[],None
516,https://github.com/AbdulMoizSheikh1/Conv_Accel_4.git,2023-12-08 06:32:15+00:00,,0,AbdulMoizSheikh1/Conv_Accel_4,728989200,Verilog,Conv_Accel_4,161389,0,2023-12-08 08:29:49+00:00,[],https://api.github.com/licenses/apache-2.0
517,https://github.com/computing-lex/flappyFPGA.git,2023-12-08 19:35:54+00:00,CEC 330 Final Project,0,computing-lex/flappyFPGA,729276457,Verilog,flappyFPGA,156,0,2023-12-09 19:24:16+00:00,[],None
518,https://github.com/zzx00/Verilog_Code.git,2023-12-09 05:32:12+00:00,My Verilog Code,0,zzx00/Verilog_Code,729400597,Verilog,Verilog_Code,896,0,2023-12-09 05:48:09+00:00,[],None
519,https://github.com/veri9ood100/Ring_Buffer.git,2023-12-10 23:53:33+00:00,,0,veri9ood100/Ring_Buffer,729984726,Verilog,Ring_Buffer,1,0,2023-12-10 23:54:25+00:00,[],None
520,https://github.com/RAFNEE/DLC-Project.git,2023-12-10 14:59:09+00:00,Digital logic circuit II / Term Project-Factorial Computation System,0,RAFNEE/DLC-Project,729852097,Verilog,DLC-Project,963,0,2023-12-10 15:28:09+00:00,[],None
521,https://github.com/LeoLiangjianbin/efabless_shuttle-An_analogy_of_SZMC_line1_light_map.git,2023-12-11 23:51:03+00:00,An_analogy_of_SZMC_line1_light_map,0,LeoLiangjianbin/efabless_shuttle-An_analogy_of_SZMC_line1_light_map,730441673,Verilog,efabless_shuttle-An_analogy_of_SZMC_line1_light_map,120104,0,2023-12-11 23:51:44+00:00,[],https://api.github.com/licenses/apache-2.0
522,https://github.com/CADprojectMultiplier/Dual-Precision-Floating-Point-Multiplier.git,2023-12-10 04:06:34+00:00,,0,CADprojectMultiplier/Dual-Precision-Floating-Point-Multiplier,729700297,Verilog,Dual-Precision-Floating-Point-Multiplier,5221,0,2023-12-10 04:29:56+00:00,[],None
523,https://github.com/amendoz1/junk.git,2023-12-13 05:03:58+00:00,,0,amendoz1/junk,730978451,Verilog,junk,0,0,2023-12-13 05:04:50+00:00,[],None
524,https://github.com/Lepuru-Jatin/Vedic-Multiplier-16-bit.git,2023-12-13 07:34:27+00:00,,0,Lepuru-Jatin/Vedic-Multiplier-16-bit,731023567,Verilog,Vedic-Multiplier-16-bit,557,0,2023-12-13 07:42:38+00:00,[],None
525,https://github.com/DemetrioGurgel/SPI_project.git,2023-12-13 20:32:54+00:00,Projeto de desenvolvimento de um Serial Peripheral Interface (SPI) destinado a uma placa LTC2308.,0,DemetrioGurgel/SPI_project,731323764,Verilog,SPI_project,5,0,2023-12-13 20:36:31+00:00,[],None
526,https://github.com/Sidhant-12/16-bit-Microprocessor-using-verilog.git,2023-12-06 15:20:11+00:00,"This repository features the design and simulation of a 16-bit microprocessor on FPGA using Verilog. Equipped with an 8x16-bit register array, ALU, shift register, program counter, instruction register, address register, and a control unit, it achieves enhanced speed, reduced power consumption, and maximum configurability,.",0,Sidhant-12/16-bit-Microprocessor-using-verilog,728264755,Verilog,16-bit-Microprocessor-using-verilog,6,0,2023-12-06 16:05:38+00:00,[],None
527,https://github.com/CHaron1244/SCUT_TEXTBOOKS.git,2023-12-15 05:15:18+00:00,ALL SCUT TEXTBOOKS,0,CHaron1244/SCUT_TEXTBOOKS,731881204,Verilog,SCUT_TEXTBOOKS,1281334,0,2023-12-15 10:50:43+00:00,[],None
528,https://github.com/PothulaSuma/Logic-gates.git,2023-12-15 13:10:44+00:00,A verilog code for logic gates using Data flow model,0,PothulaSuma/Logic-gates,732028049,Verilog,Logic-gates,13,0,2023-12-15 13:12:18+00:00,[],None
529,https://github.com/huangr18/ECE287-Project.git,2023-12-16 00:34:21+00:00,,0,huangr18/ECE287-Project,732218953,Verilog,ECE287-Project,12,0,2023-12-16 00:35:30+00:00,[],None
530,https://github.com/yipin3/Verilog.git,2023-12-16 02:06:00+00:00,,0,yipin3/Verilog,732232880,Verilog,Verilog,9519,0,2023-12-16 03:24:21+00:00,[],None
531,https://github.com/Buzz2Z/FPGA_magicbox_undone.git,2023-11-30 10:00:02+00:00,,0,Buzz2Z/FPGA_magicbox_undone,725515142,Verilog,FPGA_magicbox_undone,35,0,2023-11-30 10:42:18+00:00,[],None
532,https://github.com/vitorfernandes-silva/verilog.git,2023-12-07 02:06:46+00:00,verilog activities and projects from my digital logic course in my computer science degree,0,vitorfernandes-silva/verilog,728466221,Verilog,verilog,11,0,2023-12-07 02:11:38+00:00,[],https://api.github.com/licenses/mit
533,https://github.com/Sumit0976/Schoolbook-Multiplications.git,2023-12-16 12:50:49+00:00,This project is done in Vivado in Verilog with hardware implementation and the project is optimized Schoolbook multiplier which is much faster than the traditional ones,0,Sumit0976/Schoolbook-Multiplications,732367296,Verilog,Schoolbook-Multiplications,79,0,2023-12-16 13:27:00+00:00,"['optimization-algorithms', 'verilog-code', 'verilog-project']",None
534,https://github.com/algofoogle/algofoogle-multi-caravel.git,2023-11-28 10:49:05+00:00,Collection of open source ASIC projects targeting GFMPW-1 initially,2,algofoogle/algofoogle-multi-caravel,724567426,Verilog,algofoogle-multi-caravel,710551,0,2023-12-12 06:50:20+00:00,[],https://api.github.com/licenses/apache-2.0
535,https://github.com/HuanProjects/ECE287_checker.git,2023-12-10 20:18:01+00:00,final project for ece287,0,HuanProjects/ECE287_checker,729941233,Verilog,ECE287_checker,62519,0,2023-12-17 03:42:44+00:00,[],None
536,https://github.com/minh-ctran/Brick-Breaker.git,2023-12-14 22:12:00+00:00,,0,minh-ctran/Brick-Breaker,731789471,Verilog,Brick-Breaker,50,0,2023-12-18 02:50:41+00:00,[],None
537,https://github.com/TeHsunWang/Pipeline-Processor.git,2023-12-16 08:22:10+00:00,,0,TeHsunWang/Pipeline-Processor,732304619,Verilog,Pipeline-Processor,888,0,2023-12-21 09:19:45+00:00,[],None
538,https://github.com/Kriston-12/Piano-and-Recording.git,2023-12-02 02:14:27+00:00,"The music maker lets you record songs! Notes are input using a PS2 keypad and saved to off-chip memory, all with a nice VGA display. Songs can be played back at the user’s request; users can even let other users play their songs. ",0,Kriston-12/Piano-and-Recording,726307334,Verilog,Piano-and-Recording,53,0,2023-12-29 21:59:07+00:00,[],None
539,https://github.com/harini9752/Day-05-03-bit-Asynchronous-up-counter.git,2023-12-12 04:50:32+00:00,,0,harini9752/Day-05-03-bit-Asynchronous-up-counter,730511578,Verilog,Day-05-03-bit-Asynchronous-up-counter,1,0,2024-01-02 05:56:54+00:00,[],None
540,https://github.com/jimmyb08901017/LSV_Final.git,2023-12-12 06:07:26+00:00,,0,jimmyb08901017/LSV_Final,730532838,Verilog,LSV_Final,16754,0,2024-01-02 15:34:42+00:00,[],https://api.github.com/licenses/bsd-3-clause
541,https://github.com/Honestabe9/HDLBits.git,2023-12-12 09:00:35+00:00,Verilog Practice,0,Honestabe9/HDLBits,730590959,Verilog,HDLBits,1,0,2024-01-08 20:14:39+00:00,[],None
542,https://github.com/z-huu/ece241-public.git,2023-12-05 20:09:52+00:00,"Verilog files written for lab assignments in ECE 241, a course involving the implementation of various digital systems topics on the DE1_SoC board",0,z-huu/ece241-public,727901288,Verilog,ece241-public,3308,0,2023-12-23 01:50:04+00:00,[],https://api.github.com/licenses/mit
543,https://github.com/eminakgun/mips-alu.git,2023-11-26 19:50:07+00:00,,0,eminakgun/mips-alu,723800606,Verilog,mips-alu,395,0,2023-11-26 19:56:55+00:00,[],None
544,https://github.com/2lambda123/sholva.git,2023-12-01 19:10:50+00:00,,0,2lambda123/sholva,726207683,Verilog,sholva,5142,0,2023-12-01 19:11:32+00:00,[],https://api.github.com/licenses/agpl-3.0
545,https://github.com/ahsanali1223/Verilog.git,2023-12-11 12:25:12+00:00,,0,ahsanali1223/Verilog,730203034,Verilog,Verilog,470,0,2023-12-13 12:24:31+00:00,[],None
546,https://github.com/TeeWrath/HDL-Codes.git,2023-11-26 20:54:09+00:00,All my Hardware Description Language (HDL) Codes written in 3rd sem of college,0,TeeWrath/HDL-Codes,723817382,Verilog,HDL-Codes,7,0,2024-02-26 14:10:47+00:00,[],None
547,https://github.com/vachas23/Ring-Counter.git,2023-11-26 05:13:34+00:00,A ring counter was generated,0,vachas23/Ring-Counter,723576782,Verilog,Ring-Counter,1,0,2023-11-26 05:14:20+00:00,[],None
548,https://github.com/vachas23/LED-SHIFTING.git,2023-11-26 04:59:48+00:00,A test case on how Led shifts on an FPGA board,0,vachas23/LED-SHIFTING,723574147,Verilog,LED-SHIFTING,1,0,2023-11-26 05:00:38+00:00,[],None
549,https://github.com/Shubhashree359/jc_tapeout.git,2023-11-26 13:30:55+00:00,,0,Shubhashree359/jc_tapeout,723691270,Verilog,jc_tapeout,11927,0,2023-11-26 13:31:41+00:00,[],https://api.github.com/licenses/apache-2.0
550,https://github.com/namnguyen269/edabk_SoC_SNN.git,2023-11-27 11:15:43+00:00,Integrate IP neural network into RISCV SoC based on Litex framework,0,namnguyen269/edabk_SoC_SNN,724084886,Verilog,edabk_SoC_SNN,179343,0,2023-11-27 11:28:06+00:00,[],None
551,https://github.com/adtrujillo/Liquid-Crystal-Display.git,2023-11-27 18:42:03+00:00,Implementation of a Liquid Crystal Display with Wishbone interface for GFMPW-1,0,adtrujillo/Liquid-Crystal-Display,724272685,Verilog,Liquid-Crystal-Display,11927,0,2023-11-27 18:42:54+00:00,[],https://api.github.com/licenses/apache-2.0
552,https://github.com/klin02/UCAS-CA-Lab-2022.git,2023-11-29 05:32:01+00:00,"Computer Architecture Lab,  2022 Autumn, UCAS",0,klin02/UCAS-CA-Lab-2022,724944751,Verilog,UCAS-CA-Lab-2022,68,0,2023-11-29 05:33:47+00:00,[],None
553,https://github.com/Mrunalini-iitbbs/Fused-Multiplier-Adder_BFLOAT16.git,2023-11-29 07:05:02+00:00,,0,Mrunalini-iitbbs/Fused-Multiplier-Adder_BFLOAT16,724972505,Verilog,Fused-Multiplier-Adder_BFLOAT16,7,0,2023-11-29 07:06:37+00:00,[],None
554,https://github.com/Dhruvit-mre/Elevator.git,2023-11-28 16:02:59+00:00,,0,Dhruvit-mre/Elevator,724699324,Verilog,Elevator,667,0,2023-11-28 16:08:29+00:00,[],None
555,https://github.com/dillibabuporlapothula/VL505_FPGA_PROJECT.git,2023-11-30 10:51:18+00:00,Exploration of SOFT ERROR MITIGATION IP by AMD in FPGA,0,dillibabuporlapothula/VL505_FPGA_PROJECT,725535004,Verilog,VL505_FPGA_PROJECT,15716,0,2023-11-30 11:35:51+00:00,[],None
556,https://github.com/mahmud624683/Filter_Design.git,2023-12-01 04:21:10+00:00,,0,mahmud624683/Filter_Design,725884584,Verilog,Filter_Design,2950,0,2023-12-01 04:23:03+00:00,[],None
557,https://github.com/ktrom01/Verilog-Pong.git,2023-11-30 18:19:01+00:00,"Pong game play on a Basys 3 FPGA board, displays to a monitor using the VGA port",0,ktrom01/Verilog-Pong,725717806,Verilog,Verilog-Pong,7,0,2023-11-30 18:19:43+00:00,[],None
558,https://github.com/SamikshaAtiwadkar/RAM.git,2023-12-01 05:45:55+00:00,,0,SamikshaAtiwadkar/RAM,725906458,Verilog,RAM,0,0,2023-12-01 05:46:36+00:00,[],None
559,https://github.com/juarojasco/BebederoAutomatizado.git,2023-11-29 13:20:15+00:00,Diseño e implantación de un sistema digital para la automatización de un bebedero para un perro con síndrome de Cushing. ,0,juarojasco/BebederoAutomatizado,725114154,Verilog,BebederoAutomatizado,19,0,2023-11-29 17:24:29+00:00,[],None
560,https://github.com/franknguen/frk_test.git,2023-11-30 09:26:27+00:00,FRK test caravel,0,franknguen/frk_test,725502270,Verilog,frk_test,11927,0,2023-11-30 09:27:13+00:00,[],https://api.github.com/licenses/apache-2.0
561,https://github.com/TharunSaiBesthaGaddam/Verilog.git,2023-12-01 14:07:00+00:00,,0,TharunSaiBesthaGaddam/Verilog,726087540,Verilog,Verilog,77,0,2023-12-01 14:08:42+00:00,[],None
562,https://github.com/ObitoUchiha-K/RISCV_single_cycle.git,2023-12-04 08:43:59+00:00,Use verilog language to design 32 bit single cycle cpu based on 32 instructions of risc-v structure.,0,ObitoUchiha-K/RISCV_single_cycle,727129164,Verilog,RISCV_single_cycle,52,0,2023-12-04 08:44:42+00:00,[],None
563,https://github.com/Liakyyypuppy/MIPS-CPU.git,2023-12-02 04:28:38+00:00,【数组实验】基于verilog的MIPS单周期处理器的设计,0,Liakyyypuppy/MIPS-CPU,726332679,Verilog,MIPS-CPU,2,0,2023-12-02 04:32:42+00:00,[],None
564,https://github.com/KaihaoYuHW/Verilog-RS232.git,2023-12-02 17:11:46+00:00,implement RS232 with Verilog and use loopback to test it,1,KaihaoYuHW/Verilog-RS232,726538101,Verilog,Verilog-RS232,266,0,2023-12-03 04:47:02+00:00,[],None
565,https://github.com/kbashus/Bashus_ECE128_Lab11.git,2023-11-29 19:19:30+00:00,,0,kbashus/Bashus_ECE128_Lab11,725261237,Verilog,Bashus_ECE128_Lab11,13,0,2023-12-03 19:40:15+00:00,[],None
566,https://github.com/abeckes/3300L-GroupD.git,2023-12-02 06:08:09+00:00,,0,abeckes/3300L-GroupD,726353137,Verilog,3300L-GroupD,1,0,2023-12-04 21:17:46+00:00,[],None
567,https://github.com/engrakmal/Digital-Clock-FPGA.git,2023-12-05 11:12:14+00:00,,0,engrakmal/Digital-Clock-FPGA,727683938,Verilog,Digital-Clock-FPGA,2,0,2023-12-05 11:13:24+00:00,[],None
568,https://github.com/RaymondMeng/encryption_caravel_user_project.git,2023-11-26 07:52:51+00:00,DES encryption with GFMPW1,0,RaymondMeng/encryption_caravel_user_project,723608744,Verilog,encryption_caravel_user_project,96082,0,2023-12-05 13:26:28+00:00,[],https://api.github.com/licenses/apache-2.0
569,https://github.com/fff1214/SOC-lab5.git,2023-12-07 07:45:23+00:00,,0,fff1214/SOC-lab5,728558762,Verilog,SOC-lab5,3095,0,2023-12-07 07:48:10+00:00,[],None
570,https://github.com/kisek/rvcore_chip2.git,2023-12-07 08:53:17+00:00,RISC-V Processor,0,kisek/rvcore_chip2,728582822,Verilog,rvcore_chip2,186185,0,2023-12-07 10:01:11+00:00,[],https://api.github.com/licenses/apache-2.0
571,https://github.com/M-Taqizadeh/ARM.git,2023-12-10 15:26:33+00:00,,0,M-Taqizadeh/ARM,729860350,Verilog,ARM,13,0,2023-12-10 15:27:15+00:00,[],None
572,https://github.com/mayy826/Verilog-FPGA.git,2023-12-08 04:33:21+00:00,Practice record,0,mayy826/Verilog-FPGA,728959083,Verilog,Verilog-FPGA,1730,0,2023-12-08 04:55:17+00:00,[],None
573,https://github.com/damian-pacynko/harmony.git,2023-12-07 23:06:52+00:00,harmony is my attempt at designing an Out-of-Order RISC-V processor with the aim of getting it running on an FPGA,0,damian-pacynko/harmony,728886693,Verilog,harmony,5,0,2023-12-09 03:34:13+00:00,[],https://api.github.com/licenses/mit
574,https://github.com/AZ0228/Comp-Org-Project.git,2023-11-27 23:33:21+00:00,,0,AZ0228/Comp-Org-Project,724363847,Verilog,Comp-Org-Project,106,0,2023-12-04 02:42:54+00:00,[],None
575,https://github.com/Jason910803/test01.git,2023-12-09 07:56:21+00:00,,0,Jason910803/test01,729432624,Verilog,test01,5,0,2023-12-09 08:06:57+00:00,[],https://api.github.com/licenses/mit
576,https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB4-2.git,2023-12-06 15:14:02+00:00,2023 FALL NYCU SOC LAB4-2,0,edwardchang9/2023-FALL-NYCU-SOC-LAB4-2,728262002,Verilog,2023-FALL-NYCU-SOC-LAB4-2,2767,0,2023-12-09 14:08:03+00:00,[],None
577,https://github.com/DouglasWWolf/tb_cabletest.git,2023-12-09 03:31:44+00:00,Testbench for the QSFP Cable/data-integrity test,0,DouglasWWolf/tb_cabletest,729376774,Verilog,tb_cabletest,324,0,2023-12-09 03:33:56+00:00,[],None
578,https://github.com/ShubhamRaut9922/Asynchronous_fifo.git,2023-12-13 16:54:18+00:00,,0,ShubhamRaut9922/Asynchronous_fifo,731249208,Verilog,Asynchronous_fifo,5,0,2023-12-13 16:58:30+00:00,[],None
579,https://github.com/CLong05/Single-Cycle-CPU.git,2023-12-13 14:35:19+00:00,在Xilinx Vivado上设计的一个单周期CPU，实现主要的指令功能操作。之后对其进行仿真测试，并在BASYS 3 实验板运行。,0,CLong05/Single-Cycle-CPU,731187237,Verilog,Single-Cycle-CPU,2725,0,2023-12-13 14:38:21+00:00,[],None
580,https://github.com/creampiney/pong-game-basys3.git,2023-12-11 04:49:07+00:00,Multiplayer Pong Game in Basys 3 using Verilog (Term Project of Hardware Synthesis Laboratory 1/2023),0,creampiney/pong-game-basys3,730046316,Verilog,pong-game-basys3,4159,0,2023-12-12 17:05:03+00:00,[],None
581,https://github.com/egorxe/ophelia_fpga_openmpwgf1.git,2023-12-13 20:06:48+00:00,Github mirror for https://repositories.efabless.com/egorxe/Ophelia_eFPGA_rerun,0,egorxe/ophelia_fpga_openmpwgf1,731316113,Verilog,ophelia_fpga_openmpwgf1,64475,0,2023-12-13 20:07:36+00:00,[],https://api.github.com/licenses/apache-2.0
582,https://github.com/AmaanRehman77/Cobra_Combat---FPGA-Project.git,2023-12-09 06:23:26+00:00,A mobile platformer game on the Altera DE10-Lite board using System Verilog. Designed User Friendly UI and textures to be outputted as a VGA monitor geared towards a scaled down FPGA part of the game. Game mechanics included collision detection and random number generation through hardware. ,0,AmaanRehman77/Cobra_Combat---FPGA-Project,729411568,Verilog,Cobra_Combat---FPGA-Project,18090,0,2023-12-12 18:30:39+00:00,[],None
583,https://github.com/OmarAlsherbini/3-stage-pipelined-cpu.git,2023-12-11 00:13:06+00:00,,0,OmarAlsherbini/3-stage-pipelined-cpu,729988098,Verilog,3-stage-pipelined-cpu,32,0,2023-12-11 04:25:23+00:00,[],None
584,https://github.com/brytay04/Vending-Machine-Basys-3.git,2023-12-15 09:17:18+00:00,,0,brytay04/Vending-Machine-Basys-3,731951716,Verilog,Vending-Machine-Basys-3,29,0,2023-12-15 09:26:43+00:00,[],None
585,https://github.com/mayy826/Verilog_myNotes.git,2023-12-13 06:42:24+00:00,,0,mayy826/Verilog_myNotes,731007355,Verilog,Verilog_myNotes,28,0,2023-12-13 06:48:19+00:00,[],None
586,https://github.com/yis722lehigh/ECE401.git,2023-12-15 03:41:30+00:00,,0,yis722lehigh/ECE401,731860234,Verilog,ECE401,29,0,2023-12-15 03:45:03+00:00,[],None
587,https://github.com/hadixcr/Final_Project_Clapper.git,2023-12-15 02:10:43+00:00,Final project for Digital Systems Design. Sound analyzer that identifies claps.,0,hadixcr/Final_Project_Clapper,731839291,Verilog,Final_Project_Clapper,12296,0,2023-12-15 02:58:25+00:00,[],None
588,https://github.com/maryyufei21/5-stage-pipeline-processor-based-on-MIPS.git,2023-12-16 06:39:49+00:00,a verilog 5-stage pipeline processor based on the subset of MIPS instruction set,0,maryyufei21/5-stage-pipeline-processor-based-on-MIPS,732282823,Verilog,5-stage-pipeline-processor-based-on-MIPS,4377,0,2023-12-16 07:04:41+00:00,[],None
589,https://github.com/Hhuaaa/HanoiTower.git,2023-12-15 16:02:24+00:00,ECE 287 Project Design,0,Hhuaaa/HanoiTower,732088192,Verilog,HanoiTower,6788,0,2023-12-15 16:33:17+00:00,[],None
590,https://github.com/Kleistbm/BrickBreaker.git,2023-12-14 22:23:55+00:00,,0,Kleistbm/BrickBreaker,731792300,Verilog,BrickBreaker,4,0,2023-12-16 00:34:56+00:00,[],None
591,https://github.com/sustcsugar/basic_verilog_modules.git,2023-12-12 17:54:35+00:00,Must-have verilog modules,0,sustcsugar/basic_verilog_modules,730804278,Verilog,basic_verilog_modules,27,0,2023-12-13 06:48:38+00:00,[],None
592,https://github.com/rtalwart/Verilog.git,2023-12-16 19:13:32+00:00,,0,rtalwart/Verilog,732467438,Verilog,Verilog,5,0,2023-12-16 20:23:24+00:00,[],None
593,https://github.com/daxzio/edatrials.git,2023-12-15 22:49:36+00:00,,0,daxzio/edatrials,732200808,Verilog,edatrials,74,0,2023-12-15 22:49:54+00:00,[],https://api.github.com/licenses/isc
594,https://github.com/del10208102/del1020.git,2023-12-12 13:32:05+00:00,,0,del10208102/del1020,730696074,Verilog,del1020,36,0,2023-12-12 13:32:39+00:00,[],None
595,https://github.com/Rochan06/FIFO-Buffer.git,2023-12-06 19:49:32+00:00,,0,Rochan06/FIFO-Buffer,728370036,Verilog,FIFO-Buffer,4,0,2024-01-06 20:27:48+00:00,[],None
596,https://github.com/HowardHuang1225/HD_final_project_tetris.git,2023-12-15 06:18:45+00:00,,0,HowardHuang1225/HD_final_project_tetris,731897261,Verilog,HD_final_project_tetris,89,0,2023-12-15 06:22:46+00:00,[],None
597,https://github.com/patel-vikaswdn/100_days_of_rtl.git,2023-11-29 08:41:19+00:00,,0,patel-vikaswdn/100_days_of_rtl,725005451,Verilog,100_days_of_rtl,7,0,2023-11-29 08:45:07+00:00,[],None
598,https://github.com/Surajmodi1007/Design-and-Implementation-of-Digital-Timer-on-Altera-DE2-FPGA.git,2023-12-16 11:24:04+00:00,Developd the RTL Design of Timer using the Verilog HDL and Successfully dumped the design on Altera DE2 FPGA Board and verified the characteristics.,0,Surajmodi1007/Design-and-Implementation-of-Digital-Timer-on-Altera-DE2-FPGA,732346268,Verilog,Design-and-Implementation-of-Digital-Timer-on-Altera-DE2-FPGA,2,0,2024-01-26 12:40:31+00:00,[],None
599,https://github.com/jakos260/Projekt_uP_PLC.git,2023-12-04 18:34:58+00:00,,0,jakos260/Projekt_uP_PLC,727375452,Verilog,Projekt_uP_PLC,475,0,2023-12-04 20:38:18+00:00,[],None
600,https://github.com/Jedsam/CSE3215LogicProject.git,2023-11-29 11:06:06+00:00,,1,Jedsam/CSE3215LogicProject,725062029,Verilog,CSE3215LogicProject,275,0,2024-01-26 19:42:53+00:00,[],None
601,https://github.com/PSGLGDFaithbian7/Li-Hongji.git,2023-11-27 14:12:55+00:00,,1,PSGLGDFaithbian7/Li-Hongji,724158663,Verilog,Li-Hongji,239,0,2023-11-27 14:33:02+00:00,[],None
602,https://github.com/emircand/Computer-Organization.git,2023-12-06 08:53:51+00:00,,0,emircand/Computer-Organization,728111334,Verilog,Computer-Organization,20748,0,2024-02-06 08:56:48+00:00,[],None
603,https://github.com/balbal1/Programmable-Interrupt-Controller.git,2023-11-28 19:01:33+00:00,An Implementation of Intel 8259 PIC,1,balbal1/Programmable-Interrupt-Controller,724771156,Verilog,Programmable-Interrupt-Controller,1726,0,2024-03-24 22:23:09+00:00,[],None
604,https://github.com/dayadim/178-project.git,2023-11-26 21:49:29+00:00,"currently ""Nios II pod"" a music player",0,dayadim/178-project,723831579,Verilog,178-project,75114,0,2024-04-05 18:30:52+00:00,[],None
605,https://github.com/onionc/fpga-notes.git,2023-12-04 01:51:12+00:00,,0,onionc/fpga-notes,727010185,Verilog,fpga-notes,638,0,2024-03-09 15:30:54+00:00,[],https://api.github.com/licenses/mit
606,https://github.com/Satan-23333/Verilog-Auto-Debug.git,2023-12-01 13:10:02+00:00,Verilog auto debug with Gpts,0,Satan-23333/Verilog-Auto-Debug,726064285,Verilog,Verilog-Auto-Debug,972,0,2024-03-15 15:06:19+00:00,[],None
607,https://github.com/AbdallaDalleh/ps-trigger.git,2023-12-14 07:27:52+00:00,A simple FPGA design to send a trigger command based on a triggered input,0,AbdallaDalleh/ps-trigger,731483975,Verilog,ps-trigger,88,0,2023-12-14 09:59:14+00:00,[],None
608,https://github.com/yuyu0830/FPGA_Maze.git,2023-12-14 04:08:22+00:00,,0,yuyu0830/FPGA_Maze,731429111,Verilog,FPGA_Maze,9547,0,2023-12-14 04:13:52+00:00,[],None
609,https://github.com/minahany14/8259-PIC-Project.git,2023-12-02 17:48:39+00:00,8259 PIC implementation using Verilog,0,minahany14/8259-PIC-Project,726548512,Verilog,8259-PIC-Project,68,0,2024-01-03 11:57:01+00:00,[],None
610,https://github.com/HighASG936/cursos-youtube.git,2023-11-27 05:48:12+00:00,Código de mis cursos de youtube,0,HighASG936/cursos-youtube,723963685,Verilog,cursos-youtube,2,0,2023-11-27 08:09:28+00:00,[],None
611,https://github.com/Kai-0530/DLAB_Project.git,2023-12-14 17:53:34+00:00,Pikachu_Volleyball,0,Kai-0530/DLAB_Project,731716066,Verilog,DLAB_Project,106615,0,2024-01-26 17:51:15+00:00,[],None
612,https://github.com/Abhi9108865162/-freq_divider.git,2023-11-26 06:38:46+00:00,,0,Abhi9108865162/-freq_divider,723593240,Verilog,-freq_divider,11927,0,2023-11-26 06:39:35+00:00,[],https://api.github.com/licenses/apache-2.0
613,https://github.com/dtantalidis2002/vdatp.git,2023-11-26 22:54:45+00:00,,0,dtantalidis2002/vdatp,723855780,Verilog,vdatp,25624,0,2023-11-26 22:55:19+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
614,https://github.com/Lefteris-B/Neural-Accelerator.git,2023-11-27 10:52:45+00:00,,1,Lefteris-B/Neural-Accelerator,724076261,Verilog,Neural-Accelerator,98,0,2023-11-27 10:52:57+00:00,[],
615,https://github.com/its224/ece128-lab11.git,2023-11-28 20:35:23+00:00,,0,its224/ece128-lab11,724804279,Verilog,ece128-lab11,5,0,2023-11-28 20:36:15+00:00,[],None
616,https://github.com/SamikshaAtiwadkar/FSM.git,2023-11-30 07:39:26+00:00,RTL FSM code for 0110 sequence,0,SamikshaAtiwadkar/FSM,725463541,Verilog,FSM,2,0,2023-11-30 07:43:28+00:00,[],None
617,https://github.com/tvd040562/apb_interface.git,2023-12-01 01:10:14+00:00,,0,tvd040562/apb_interface,725837467,Verilog,apb_interface,145,0,2023-12-01 01:16:49+00:00,[],None
618,https://github.com/fzhwenzhou/toy-mips32.git,2023-12-01 15:17:37+00:00,A toy MIPS32 CPU simulator implemented in Verilog,0,fzhwenzhou/toy-mips32,726119248,Verilog,toy-mips32,3,0,2023-12-01 15:18:24+00:00,[],https://api.github.com/licenses/bsd-3-clause
619,https://github.com/Dash-Priyabrata-UTSA/verilog_neural_network.git,2023-11-30 22:24:45+00:00,,0,Dash-Priyabrata-UTSA/verilog_neural_network,725796436,Verilog,verilog_neural_network,17,0,2023-11-30 22:27:25+00:00,[],None
620,https://github.com/asic-designer/UART-.git,2023-12-02 14:42:22+00:00,To code uart protocol and implement in FPGA ARTIX 7 board ,0,asic-designer/UART-,726485625,Verilog,UART-,0,0,2023-12-02 15:03:49+00:00,[],None
621,https://github.com/binshaea/DigitalDesignProject_PixelPilot.git,2023-12-07 01:34:57+00:00,,0,binshaea/DigitalDesignProject_PixelPilot,728458397,Verilog,DigitalDesignProject_PixelPilot,69,0,2023-12-07 01:35:03+00:00,[],None
622,https://github.com/Biabia-o/IIC.git,2023-12-07 13:46:26+00:00,,0,Biabia-o/IIC,728693843,Verilog,IIC,4,0,2023-12-07 13:47:33+00:00,[],None
623,https://github.com/ECMG19/OQPSK_S_GFMPW1.git,2023-12-05 18:49:16+00:00,,0,ECMG19/OQPSK_S_GFMPW1,727873357,Verilog,OQPSK_S_GFMPW1,26031,0,2023-12-07 15:52:24+00:00,[],https://api.github.com/licenses/apache-2.0
624,https://github.com/mk-urienza/ODIN_CalciumDisruption.git,2023-12-04 04:51:50+00:00,E-SEARCH Project: DECODING NEUROLOGICAL DISORDERS,0,mk-urienza/ODIN_CalciumDisruption,727054598,Verilog,ODIN_CalciumDisruption,9,0,2023-12-07 19:21:53+00:00,[],None
625,https://github.com/patriciomartinezc/ALU.git,2023-12-05 00:47:21+00:00,ALU,0,patriciomartinezc/ALU,727487274,Verilog,ALU,2,0,2023-12-05 00:48:10+00:00,[],None
626,https://github.com/YoussefNasser11/FIFO.git,2023-12-09 00:59:07+00:00,,0,YoussefNasser11/FIFO,729349250,Verilog,FIFO,2,0,2023-12-09 00:59:31+00:00,[],None
627,https://github.com/sanjeevani-25/society-car-parking-system.git,2023-11-29 13:13:50+00:00,,0,sanjeevani-25/society-car-parking-system,725111495,Verilog,society-car-parking-system,63,0,2023-11-29 17:59:40+00:00,[],None
628,https://github.com/ExXidad/FPGA_Homework_3.git,2023-12-04 15:37:57+00:00,,0,ExXidad/FPGA_Homework_3,727301793,Verilog,FPGA_Homework_3,293,0,2023-12-04 15:38:15+00:00,[],None
629,https://github.com/saipraveenankireddy/6_stage_risc_pipeline.git,2023-12-05 06:39:20+00:00,,0,saipraveenankireddy/6_stage_risc_pipeline,727581920,Verilog,6_stage_risc_pipeline,11,0,2023-12-05 13:34:07+00:00,[],None
630,https://github.com/FaultLocSim/FaultLocSim.git,2023-12-05 12:14:35+00:00,,0,FaultLocSim/FaultLocSim,727707892,Verilog,FaultLocSim,35,0,2023-12-05 12:19:31+00:00,[],None
631,https://github.com/cuitengwan/GM_cxy.git,2023-12-04 12:38:22+00:00,,0,cuitengwan/GM_cxy,727221140,Verilog,GM_cxy,72,0,2023-12-04 12:39:44+00:00,[],None
632,https://github.com/Richard-Younes/Parking-Controller-Project.git,2023-12-05 20:53:49+00:00,,0,Richard-Younes/Parking-Controller-Project,727915158,Verilog,Parking-Controller-Project,10755,0,2023-12-05 21:20:56+00:00,[],None
633,https://github.com/kevin127lam/ECE128-Lab11.git,2023-12-05 21:10:50+00:00,,0,kevin127lam/ECE128-Lab11,727920438,Verilog,ECE128-Lab11,2,0,2023-12-05 21:12:04+00:00,[],None
634,https://github.com/john-cabaj/Divider-Coprocessor.git,2023-12-05 05:15:46+00:00,,0,john-cabaj/Divider-Coprocessor,727557035,Verilog,Divider-Coprocessor,6,0,2023-12-05 05:16:52+00:00,[],None
635,https://github.com/Spoorthi102003/go_back_n.git,2023-12-06 04:42:39+00:00,,0,Spoorthi102003/go_back_n,728032261,Verilog,go_back_n,7,0,2023-12-06 05:10:13+00:00,[],None
636,https://github.com/asilvaj1/control_system.git,2023-12-09 15:08:12+00:00,My design,0,asilvaj1/control_system,729543895,Verilog,control_system,22858,0,2023-12-09 15:08:54+00:00,[],https://api.github.com/licenses/apache-2.0
637,https://github.com/hossamad/128-bit-AES-in-Verilog.git,2023-12-10 12:23:51+00:00,"the 128-bit AES implemented using the Verilog HDL as a pure combinational logic, it is provided with a testbench for each module, and tested by several testcases.",0,hossamad/128-bit-AES-in-Verilog,729806540,Verilog,128-bit-AES-in-Verilog,1018,0,2023-12-10 12:30:24+00:00,[],None
638,https://github.com/sneha-yb/CAD-for-VLSI.git,2023-12-10 05:11:32+00:00,,0,sneha-yb/CAD-for-VLSI,729711072,Verilog,CAD-for-VLSI,506,0,2023-12-10 06:16:37+00:00,[],None
639,https://github.com/juan00juan0/FPGA-16-bit-RISC-processor.git,2023-12-11 06:45:07+00:00,16-bit MIPS processor implemented on a Xilinx Nexys A7 FPGA,0,juan00juan0/FPGA-16-bit-RISC-processor,730077883,Verilog,FPGA-16-bit-RISC-processor,689,0,2023-12-11 07:08:48+00:00,[],None
640,https://github.com/christinaz21/PUnC.git,2023-12-06 23:27:38+00:00,13th,0,christinaz21/PUnC,728429535,Verilog,PUnC,7364,0,2023-12-07 00:01:56+00:00,[],None
641,https://github.com/merledu/magmasi_caravel.git,2023-12-07 14:25:30+00:00,,0,merledu/magmasi_caravel,728710997,Verilog,magmasi_caravel,74348,0,2023-12-07 14:35:17+00:00,[],https://api.github.com/licenses/apache-2.0
642,https://github.com/vtneil/VerilogPong.git,2023-12-11 13:49:12+00:00,An FPGA-based Pong game (Verilog HDL),0,vtneil/VerilogPong,730237088,Verilog,VerilogPong,2481,0,2023-12-11 13:49:20+00:00,[],None
643,https://github.com/papongun/Hw_Syn_Lab_Pong.git,2023-12-08 06:43:24+00:00,,0,papongun/Hw_Syn_Lab_Pong,728992396,Verilog,Hw_Syn_Lab_Pong,42,0,2023-12-12 07:58:48+00:00,[],None
644,https://github.com/ghayoor-awan/8-Bit-Counter.git,2023-12-12 09:28:13+00:00,,0,ghayoor-awan/8-Bit-Counter,730601194,Verilog,8-Bit-Counter,1,0,2023-12-12 09:28:21+00:00,[],None
645,https://github.com/ivansnow02/single_cpu_with_mul.git,2023-12-13 12:11:25+00:00,,0,ivansnow02/single_cpu_with_mul,731125525,Verilog,single_cpu_with_mul,295,0,2023-12-13 12:11:36+00:00,[],None
646,https://github.com/sajjan1234/RISC-V.git,2023-12-09 06:17:28+00:00,Implementation of RISC-V Instruction on 32-bit processor,0,sajjan1234/RISC-V,729410239,Verilog,RISC-V,1182,0,2023-12-09 06:45:39+00:00,[],None
647,https://github.com/RAS-95/6_bit_CPU_verilog.git,2023-12-16 17:29:01+00:00,,0,RAS-95/6_bit_CPU_verilog,732442423,Verilog,6_bit_CPU_verilog,16,0,2023-12-16 17:29:49+00:00,[],None
648,https://github.com/tahamunawar/FPGA-Bowling.git,2023-12-16 13:24:39+00:00,"This repository contains all the files for our DLD Fall'23 Final Project titled ""Bowling"".",0,tahamunawar/FPGA-Bowling,732375837,Verilog,FPGA-Bowling,3166,0,2023-12-16 17:54:13+00:00,[],None
649,https://github.com/chrnthnkmutt/CarPark_Verilog.git,2023-12-16 06:23:04+00:00,"This project is using for illustrating on making the circuit on Xillin's BASYS3 from AMD and Verilog Language on Vivado, on the scope of car parking system",0,chrnthnkmutt/CarPark_Verilog,732279511,Verilog,CarPark_Verilog,33,0,2023-12-16 06:26:41+00:00,[],https://api.github.com/licenses/mit
650,https://github.com/ranan-usp/Omocha_mpwgf1.git,2023-11-28 23:03:37+00:00,,0,ranan-usp/Omocha_mpwgf1,724846930,Verilog,Omocha_mpwgf1,171304,0,2023-12-12 00:25:16+00:00,[],https://api.github.com/licenses/apache-2.0
651,https://github.com/vachas23/Sequence-Detector.git,2023-11-26 05:10:07+00:00,A particular sequence was detected,0,vachas23/Sequence-Detector,723576163,Verilog,Sequence-Detector,1,0,2023-11-26 05:10:54+00:00,[],None
652,https://github.com/vachas23/Barrel-Shifter.git,2023-11-26 04:43:22+00:00,Barrel Shifter Combinational Circuit,0,vachas23/Barrel-Shifter,723571201,Verilog,Barrel-Shifter,1,0,2023-11-26 05:01:58+00:00,[],None
653,https://github.com/duchungle/present.git,2023-11-26 03:09:20+00:00,,0,duchungle/present,723555456,Verilog,present,8282,0,2023-11-27 00:12:47+00:00,[],https://api.github.com/licenses/apache-2.0
654,https://github.com/justinliu1118/qr_decode.git,2023-11-29 10:23:45+00:00,,0,justinliu1118/qr_decode,725045832,Verilog,qr_decode,17,0,2023-11-29 10:24:38+00:00,[],None
655,https://github.com/townseed/Memory-to-Memory.git,2023-11-28 16:49:16+00:00,"A memory to memory processor created by Garrett Doolittle, Ethan Hutton, Wesley Schuh, and Ethan Townsend.",0,townseed/Memory-to-Memory,724718778,Verilog,Memory-to-Memory,20666,0,2023-11-28 16:59:44+00:00,[],None
656,https://github.com/lacca0/fpga_address_generator.git,2023-11-29 12:08:19+00:00,,0,lacca0/fpga_address_generator,725085490,Verilog,fpga_address_generator,3,0,2023-11-29 19:31:40+00:00,[],None
657,https://github.com/Shangkeiwei/MyFirstProject.git,2023-12-01 06:30:19+00:00,This is my first project,0,Shangkeiwei/MyFirstProject,725919861,Verilog,MyFirstProject,1,0,2023-12-01 06:45:55+00:00,[],None
658,https://github.com/0marAmr/LP_Multi_Clock_Digital_System.git,2023-11-30 15:58:22+00:00,,0,0marAmr/LP_Multi_Clock_Digital_System,725661401,Verilog,LP_Multi_Clock_Digital_System,639,0,2023-11-30 16:00:43+00:00,"['asic-design', 'digital-design', 'formal-verification', 'pnr', 'synthesis']",None
659,https://github.com/jayeshec12/test1_openlane.git,2023-12-01 07:52:10+00:00,This is a code to install and test OpenLane EDA Tool on Codespaces.,0,jayeshec12/test1_openlane,725947323,Verilog,test1_openlane,100,0,2023-12-02 07:02:57+00:00,[],None
660,https://github.com/feng-ge566/hardware-language.git,2023-12-02 12:03:19+00:00,DMA FIFO(first in first out) and others,0,feng-ge566/hardware-language,726439585,Verilog,hardware-language,62,0,2023-12-02 12:05:12+00:00,[],None
661,https://github.com/Ammar-Bin-Amir/UART.git,2023-11-27 07:54:44+00:00,RTL Design of Universal Asynchronous Receiver-Transmitter,0,Ammar-Bin-Amir/UART,724008146,Verilog,UART,1299,0,2023-11-30 11:16:47+00:00,"['rtl-design', 'serial-communication', 'uart', 'verilog']",None
662,https://github.com/Miriamvvv/RISC_V_pipeline.git,2023-12-04 03:38:33+00:00,,0,Miriamvvv/RISC_V_pipeline,727036489,Verilog,RISC_V_pipeline,27,0,2023-12-04 03:41:48+00:00,[],None
663,https://github.com/Mplaban/-Sequential-Implementation-of-RISC-V-Instruction-set.git,2023-12-03 06:09:57+00:00,•The project aimed to design the RV32I RISC instruction set using the given MIN Architecture. •The RTL Hardware flowcharts method determined the number of states required to complete an instruction. Each state was executed in one clock cycle.,0,Mplaban/-Sequential-Implementation-of-RISC-V-Instruction-set,726705946,Verilog,-Sequential-Implementation-of-RISC-V-Instruction-set,9,0,2023-12-03 06:10:59+00:00,[],None
664,https://github.com/DEFAULTNAME01/verilog_DV.git,2023-12-04 15:55:46+00:00,verilog_DV,0,DEFAULTNAME01/verilog_DV,727309816,Verilog,verilog_DV,365,0,2023-12-04 15:56:59+00:00,[],None
665,https://github.com/haoyu0970624763/2023_NCTU_ICLAB_Spring.git,2023-12-06 17:33:16+00:00,,0,haoyu0970624763/2023_NCTU_ICLAB_Spring,728320758,Verilog,2023_NCTU_ICLAB_Spring,291,0,2023-12-06 18:02:45+00:00,[],None
666,https://github.com/tristan-seto/verilog.git,2023-12-05 06:45:37+00:00,Hardware Description Language Projects,0,tristan-seto/verilog,727583885,Verilog,verilog,20,0,2023-12-05 23:43:30+00:00,[],None
667,https://github.com/hhhh1300/CALab2.git,2023-12-07 16:26:47+00:00,,0,hhhh1300/CALab2,728760851,Verilog,CALab2,59,0,2023-12-07 16:27:56+00:00,[],None
668,https://github.com/mj1069/arbiter-puf.git,2023-12-13 16:42:14+00:00,Arbiter - Physically unclonable function,0,mj1069/arbiter-puf,731244158,Verilog,arbiter-puf,12,0,2023-12-13 16:44:25+00:00,[],None
669,https://github.com/Hardware7253/fpvga.git,2023-12-11 00:43:15+00:00,A simple fpga graphics card,0,Hardware7253/fpvga,729993599,Verilog,fpvga,645,0,2023-12-11 00:44:43+00:00,[],https://api.github.com/licenses/mit
670,https://github.com/penggeon/num_bomb.git,2023-12-04 11:28:09+00:00,,0,penggeon/num_bomb,727193735,Verilog,num_bomb,13,0,2023-12-04 11:29:41+00:00,[],None
671,https://github.com/Abdullah9110/4x4-CAM.git,2023-12-07 17:11:56+00:00,,0,Abdullah9110/4x4-CAM,728778229,Verilog,4x4-CAM,40,0,2023-12-07 17:12:31+00:00,[],None
672,https://github.com/yaswanthsaiswaroop/Y86-ISA.git,2023-12-07 18:28:58+00:00,Behavioral Model of processor in Y-86 Architecture,0,yaswanthsaiswaroop/Y86-ISA,728806299,Verilog,Y86-ISA,1464,0,2023-12-07 18:32:49+00:00,[],None
673,https://github.com/EddieR222/Pipelined-CPU.git,2023-12-08 21:53:20+00:00,A pipelined CPU for RISC-V ISA written in Verilog. It implements forwarding and stalling to increase throughput. ,0,EddieR222/Pipelined-CPU,729313014,Verilog,Pipelined-CPU,7,0,2023-12-08 21:54:32+00:00,[],None
674,https://github.com/KyleBD/Crossy-Road.git,2023-12-10 04:34:12+00:00,,0,KyleBD/Crossy-Road,729704858,Verilog,Crossy-Road,40,0,2023-12-10 04:48:55+00:00,[],None
675,https://github.com/ThorKn/J1Asic.git,2023-12-10 08:14:35+00:00,J1Sc rework for the GF180 MPW-1 shuttle run.,0,ThorKn/J1Asic,729747325,Verilog,J1Asic,292078,0,2023-12-10 08:18:56+00:00,[],https://api.github.com/licenses/apache-2.0
676,https://github.com/aakaashhari/TL_Verilog.git,2023-12-10 07:09:11+00:00,Documenting my journey of learning TL_Verilog,0,aakaashhari/TL_Verilog,729733539,Verilog,TL_Verilog,3,0,2023-12-10 17:20:13+00:00,[],None
677,https://github.com/gri11/pong-soc.git,2023-12-11 10:35:51+00:00,hw syn lab final project,0,gri11/pong-soc,730161217,Verilog,pong-soc,687,0,2023-12-12 02:53:52+00:00,[],None
678,https://github.com/ghayoor-awan/BlinkingLEDbySlowingClock.git,2023-12-12 08:59:58+00:00,,0,ghayoor-awan/BlinkingLEDbySlowingClock,730590728,Verilog,BlinkingLEDbySlowingClock,1,0,2023-12-12 09:01:16+00:00,[],None
679,https://github.com/valeragabriel/Trabalho-LDH-FPGA.git,2023-12-01 10:30:06+00:00,"Repositorio dedicado a desenvolver o trabalho da matéria LDH , utilizando quartus e FPGA",0,valeragabriel/Trabalho-LDH-FPGA,726004588,Verilog,Trabalho-LDH-FPGA,447,0,2023-12-12 12:58:45+00:00,[],None
680,https://github.com/WillArnold1/ECE-128-Lab11.git,2023-12-12 23:12:26+00:00,Sources and testbench for ECE 128 Lab #11,0,WillArnold1/ECE-128-Lab11,730897618,Verilog,ECE-128-Lab11,6,0,2023-12-12 23:14:21+00:00,[],None
681,https://github.com/valex2/The_Final_Push.git,2023-12-12 19:47:47+00:00,This is where we're going to do all the conflict resolution for EE 108 Final Project,0,valex2/The_Final_Push,730842458,Verilog,The_Final_Push,864,0,2023-12-12 20:44:38+00:00,[],None
682,https://github.com/tcrdl-ozaki/openmpw_test3.git,2023-12-13 02:21:04+00:00,,0,tcrdl-ozaki/openmpw_test3,730939212,Verilog,openmpw_test3,11927,0,2023-12-13 02:21:42+00:00,[],https://api.github.com/licenses/apache-2.0
683,https://github.com/keroros/nowcoder_verilog.git,2023-12-13 07:30:21+00:00,,0,keroros/nowcoder_verilog,731022284,Verilog,nowcoder_verilog,7,0,2023-12-13 07:43:32+00:00,[],None
684,https://github.com/Hakim567/verilog-lab-test-cheatsheet.git,2023-12-06 05:30:50+00:00,,0,Hakim567/verilog-lab-test-cheatsheet,728044727,Verilog,verilog-lab-test-cheatsheet,2676,0,2023-12-06 05:33:24+00:00,[],None
685,https://github.com/zhangfeiww/FPGA_rtc.git,2023-12-15 08:15:31+00:00,按键切换年月日，时分秒显示，应用数码管进行显示,0,zhangfeiww/FPGA_rtc,731931223,Verilog,FPGA_rtc,8735,0,2023-12-15 08:39:08+00:00,[],None
686,https://github.com/Shion-KR/Project.git,2023-12-15 13:12:15+00:00,,0,Shion-KR/Project,732028575,Verilog,Project,5,0,2023-12-15 13:23:13+00:00,[],None
687,https://github.com/herbs102/Matching-Game.git,2023-12-15 12:10:26+00:00,,0,herbs102/Matching-Game,732008597,Verilog,Matching-Game,384,0,2023-12-15 14:52:35+00:00,[],None
688,https://github.com/Aniket-Bodele/FFT.git,2023-12-14 14:19:50+00:00,"This FFT Block takes 8 inputs of 12 bits in which last 4 bits are reserved for the numbers after decimal points, and provide the accurate results in least time, results are checked in MATLAB Software. ",0,Aniket-Bodele/FFT,731634338,Verilog,FFT,69,0,2023-12-14 14:21:40+00:00,[],None
689,https://github.com/ochsnega/ECE287_Final_Project_ochsnega.git,2023-12-07 00:14:15+00:00,,0,ochsnega/ECE287_Final_Project_ochsnega,728439742,Verilog,ECE287_Final_Project_ochsnega,1862,0,2023-12-07 00:20:34+00:00,[],https://api.github.com/licenses/mit
690,https://github.com/cj-casey/EC311-Project.git,2023-11-29 17:31:39+00:00,A maze solving game using tilt controls,0,cj-casey/EC311-Project,725221678,Verilog,EC311-Project,1325,0,2023-12-06 23:17:42+00:00,[],None
691,https://github.com/Vilmondes/testeSimples.git,2023-12-14 18:57:44+00:00,"mais uma vez, testando usar o efabless",0,Vilmondes/testeSimples,731736752,Verilog,testeSimples,11927,0,2023-12-14 18:58:26+00:00,[],https://api.github.com/licenses/apache-2.0
692,https://github.com/s095339/SOC_lab_wlos_baseline.git,2023-12-06 08:53:12+00:00,SOC lab6,0,s095339/SOC_lab_wlos_baseline,728111083,Verilog,SOC_lab_wlos_baseline,14000,0,2023-12-06 08:53:46+00:00,[],None
693,https://github.com/Word-exee/Cache-subsystem.git,2023-12-16 12:58:40+00:00,,0,Word-exee/Cache-subsystem,732369221,Verilog,Cache-subsystem,8,0,2023-12-16 13:04:48+00:00,[],None
694,https://github.com/qurba-mushtaque/DLD.git,2023-12-07 07:18:42+00:00,,0,qurba-mushtaque/DLD,728550018,Verilog,DLD,201,0,2023-12-07 07:40:36+00:00,[],None
695,https://github.com/Joseffsantiago/IP_Core_AIaccelerator.git,2023-12-05 19:50:21+00:00,,0,Joseffsantiago/IP_Core_AIaccelerator,727894650,Verilog,IP_Core_AIaccelerator,7,0,2023-12-05 19:52:40+00:00,[],None
696,https://github.com/fafachen61/SoC_Lab_LabD.git,2023-12-10 16:09:46+00:00,,0,fafachen61/SoC_Lab_LabD,729873244,Verilog,SoC_Lab_LabD,22208,0,2023-12-10 16:18:39+00:00,[],None
697,https://github.com/ChaitanyaA96/SOC_microprocessor.git,2023-12-16 21:04:49+00:00,32 bit microprocessor using verilog,0,ChaitanyaA96/SOC_microprocessor,732490482,Verilog,SOC_microprocessor,22,0,2024-01-03 14:15:21+00:00,[],None
698,https://github.com/chrli0609/IL2225-DRRA-Project.git,2023-12-04 10:53:41+00:00,,0,chrli0609/IL2225-DRRA-Project,727180897,Verilog,IL2225-DRRA-Project,298114,0,2024-01-04 16:08:59+00:00,[],None
699,https://github.com/barndon123/CADJockeyLearnsHDL.git,2023-12-09 23:54:56+00:00,,0,barndon123/CADJockeyLearnsHDL,729662985,Verilog,CADJockeyLearnsHDL,433,0,2024-01-10 06:09:06+00:00,[],None
700,https://github.com/Ahmed-Labs/ECE241-Rhythm-Rush.git,2023-11-29 01:13:40+00:00,,0,Ahmed-Labs/ECE241-Rhythm-Rush,724878180,Verilog,ECE241-Rhythm-Rush,64,0,2023-12-09 20:33:36+00:00,[],None
701,https://github.com/meeeeet/5-Stage-Pipelined-RISC-V-Processor.git,2023-12-16 20:55:33+00:00,,0,meeeeet/5-Stage-Pipelined-RISC-V-Processor,732488755,Verilog,5-Stage-Pipelined-RISC-V-Processor,4808,0,2023-12-29 18:08:24+00:00,"['pipelined-processors', 'risc-processor', 'risc-v', 'rv32i']",None
702,https://github.com/BaselAshraf81/EDA_ATM_PROJECT_VERILOG.git,2023-12-15 15:47:40+00:00,,0,BaselAshraf81/EDA_ATM_PROJECT_VERILOG,732083228,,EDA_ATM_PROJECT_VERILOG,20,0,2024-03-15 15:39:57+00:00,[],None
703,https://github.com/cassiersg/compress_artifact.git,2023-12-03 19:41:32+00:00,,0,cassiersg/compress_artifact,726922480,Verilog,compress_artifact,1509,0,2023-12-12 14:09:17+00:00,[],
704,https://github.com/ntpt7921/CompEngProj.git,2023-12-14 17:26:40+00:00,Work for the computer engineer project class,0,ntpt7921/CompEngProj,731706954,Verilog,CompEngProj,8580,0,2023-12-14 17:26:58+00:00,[],None
705,https://github.com/YSChan15/Calculator-with-FPGA.git,2023-12-03 23:54:55+00:00,Calculator using FPGA ,0,YSChan15/Calculator-with-FPGA,726986697,Verilog,Calculator-with-FPGA,1393,0,2024-01-13 21:44:08+00:00,[],None
706,https://github.com/takeshiho0531/log-mel-spectrogram.git,2023-11-28 11:59:24+00:00,,0,takeshiho0531/log-mel-spectrogram,724593873,Verilog,log-mel-spectrogram,84460,0,2024-04-01 11:33:42+00:00,[],None
707,https://github.com/mcclure/openfpga-litex-junk.git,2023-11-26 16:38:16+00:00,fork of agg23/openfpga-litex,0,mcclure/openfpga-litex-junk,723747100,,openfpga-litex-junk,2251,0,2024-04-10 20:38:40+00:00,[],https://api.github.com/licenses/mit
708,https://github.com/sinkswim/veriloglib.git,2023-12-15 05:08:34+00:00,My own Verilog components library. Anything from a flip flop to an ALU.,0,sinkswim/veriloglib,731879714,Verilog,veriloglib,38,0,2024-03-07 14:46:07+00:00,[],https://api.github.com/licenses/mit
709,https://github.com/sajjadahmed677/openlane-example.git,2023-11-27 10:04:30+00:00,,0,sajjadahmed677/openlane-example,724057467,Verilog,openlane-example,11927,0,2023-11-27 10:05:17+00:00,[],https://api.github.com/licenses/apache-2.0
710,https://github.com/kbashus/Bashus_ECE128_Lab10.git,2023-11-26 21:22:05+00:00,,0,kbashus/Bashus_ECE128_Lab10,723824491,Verilog,Bashus_ECE128_Lab10,9,0,2023-11-26 23:05:07+00:00,[],None
711,https://github.com/NCUST-IC/pic_plat.git,2023-11-28 05:54:09+00:00,图像仿真验证平台,0,NCUST-IC/pic_plat,724461965,Verilog,pic_plat,5420,0,2023-11-28 05:57:44+00:00,[],https://api.github.com/licenses/mit
712,https://github.com/mushroom1224/appendix.git,2023-11-28 15:37:22+00:00,,0,mushroom1224/appendix,724688605,Verilog,appendix,7493,0,2023-11-29 11:26:28+00:00,[],None
713,https://github.com/ishitav/EE354-Final-Project.git,2023-11-29 01:15:21+00:00,,0,ishitav/EE354-Final-Project,724878580,Verilog,EE354-Final-Project,1454,0,2023-11-29 01:21:44+00:00,[],None
714,https://github.com/cbrinkerink/simple-2mic-interferometer.git,2023-12-01 16:37:40+00:00,,0,cbrinkerink/simple-2mic-interferometer,726152072,Verilog,simple-2mic-interferometer,24010,0,2023-12-01 16:51:40+00:00,[],None
715,https://github.com/abeckes/testRepo.git,2023-12-02 06:04:14+00:00,,0,abeckes/testRepo,726352202,Verilog,testRepo,5,0,2023-12-02 06:06:21+00:00,[],None
716,https://github.com/rajib216/T-Rex-jumping-game-on-FPGA.git,2023-12-04 06:09:11+00:00,,0,rajib216/T-Rex-jumping-game-on-FPGA,727076223,Verilog,T-Rex-jumping-game-on-FPGA,10,0,2023-12-04 06:11:06+00:00,[],None
717,https://github.com/ParvChandola09/RTL_projects.git,2023-12-03 13:38:30+00:00,,0,ParvChandola09/RTL_projects,726814425,Verilog,RTL_projects,416,0,2023-12-03 14:25:13+00:00,[],None
718,https://github.com/kajolverma22/8-Bit-Microcontroller.git,2023-12-03 09:31:19+00:00,,0,kajolverma22/8-Bit-Microcontroller,726749423,Verilog,8-Bit-Microcontroller,4,0,2023-12-03 09:40:30+00:00,[],None
719,https://github.com/Spruha017/ATM-System.git,2023-12-04 18:06:34+00:00,,1,Spruha017/ATM-System,727364431,Verilog,ATM-System,18,0,2023-12-04 18:08:03+00:00,[],None
720,https://github.com/yathAg/PUF_GF180.git,2023-12-05 06:11:28+00:00,,0,yathAg/PUF_GF180,727573260,Verilog,PUF_GF180,170597,0,2023-12-05 06:31:52+00:00,[],https://api.github.com/licenses/apache-2.0
721,https://github.com/TGRZiminiar/Digital-Clock.git,2023-12-05 16:27:12+00:00,,0,TGRZiminiar/Digital-Clock,727817172,Verilog,Digital-Clock,6,0,2023-12-06 05:59:38+00:00,[],None
722,https://github.com/Biabia-o/SPI.git,2023-12-07 13:29:35+00:00,,0,Biabia-o/SPI,728686935,Verilog,SPI,2,0,2023-12-07 13:38:48+00:00,[],None
723,https://github.com/Casey-Richter/ECE287-Final-Project.git,2023-12-07 19:44:17+00:00,,0,Casey-Richter/ECE287-Final-Project,728832349,Verilog,ECE287-Final-Project,7051,0,2023-12-07 23:16:10+00:00,[],None
724,https://github.com/doobishi/ALU.git,2023-12-14 07:27:05+00:00,my college project,0,doobishi/ALU,731483714,Verilog,ALU,3,0,2023-12-14 07:51:36+00:00,[],None
725,https://github.com/michaelmoran23/EC311-Final-Project---Artix-7.git,2023-12-05 14:30:22+00:00,,0,michaelmoran23/EC311-Final-Project---Artix-7,727765867,Verilog,EC311-Final-Project---Artix-7,1759,0,2023-12-13 06:07:48+00:00,[],None
726,https://github.com/coleshaigec/EC311_Project.git,2023-12-05 15:42:50+00:00,,0,coleshaigec/EC311_Project,727798485,Verilog,EC311_Project,4826,0,2023-12-14 17:43:29+00:00,[],None
727,https://github.com/saif9795/4bit-Comparator-Circuit..git,2023-12-13 19:57:04+00:00,Digital Logic Design | Quartus 2 ,0,saif9795/4bit-Comparator-Circuit.,731313168,Verilog,4bit-Comparator-Circuit.,743,0,2023-12-13 20:04:14+00:00,[],None
728,https://github.com/JakeHafele101/Digital-ASIC-Fabrication-Senior-Design.git,2023-12-13 19:01:08+00:00,,0,JakeHafele101/Digital-ASIC-Fabrication-Senior-Design,731295120,Verilog,Digital-ASIC-Fabrication-Senior-Design,83709,0,2023-12-13 19:22:11+00:00,[],https://api.github.com/licenses/apache-2.0
729,https://github.com/kiriane-c/SnakeGame.git,2023-12-14 12:06:14+00:00,,0,kiriane-c/SnakeGame,731583507,Verilog,SnakeGame,18,0,2023-12-14 12:08:51+00:00,[],None
730,https://github.com/Erfanjz7/tic_tac_toe.git,2023-12-15 11:40:20+00:00,simple tic tac tor game with verilog,0,Erfanjz7/tic_tac_toe,731999166,Verilog,tic_tac_toe,1,0,2023-12-15 11:45:52+00:00,[],None
731,https://github.com/xueayi/iverilog_auto.git,2023-12-09 18:30:21+00:00,基于iverilog实现rtl和tb文件的自动编译和仿真，并打开gtkwave查看波形,0,xueayi/iverilog_auto,729599198,Verilog,iverilog_auto,8,0,2023-12-10 15:23:23+00:00,[],None
732,https://github.com/AliMaher15/UART.git,2023-12-12 23:20:42+00:00,Digital design of a simple UART protocol using Verilog,0,AliMaher15/UART,730899440,Verilog,UART,11,0,2023-12-12 23:21:16+00:00,[],None
733,https://github.com/rajib216/DNN-Hardware-Accelerator.git,2023-12-04 10:11:03+00:00,,0,rajib216/DNN-Hardware-Accelerator,727163965,Verilog,DNN-Hardware-Accelerator,332,0,2023-12-09 04:55:53+00:00,[],None
734,https://github.com/farizii/UART-.git,2023-12-08 19:12:44+00:00,,0,farizii/UART-,729269711,Verilog,UART-,13,0,2023-12-08 19:15:44+00:00,[],None
735,https://github.com/TheBossPenguin/MoonLanders.git,2023-12-09 07:36:42+00:00,,0,TheBossPenguin/MoonLanders,729428070,Verilog,MoonLanders,240,0,2023-12-09 07:42:06+00:00,[],None
736,https://github.com/IamMrTeapot/VerilogFinalProject.git,2023-12-07 09:32:26+00:00,Pong game project with VGA,0,IamMrTeapot/VerilogFinalProject,728597582,Verilog,VerilogFinalProject,55,0,2023-12-07 09:32:50+00:00,[],None
737,https://github.com/kvosic/kvosic_ws23_demo.git,2023-12-08 10:06:41+00:00,Demo project for KV OSIC WS23,0,kvosic/kvosic_ws23_demo,729057825,Verilog,kvosic_ws23_demo,22,0,2023-12-08 10:06:47+00:00,[],https://api.github.com/licenses/apache-2.0
738,https://github.com/JayDao-itivnu/gfmpw_bec.git,2023-12-09 03:34:16+00:00,,0,JayDao-itivnu/gfmpw_bec,729377222,Verilog,gfmpw_bec,21228,0,2023-12-10 09:55:59+00:00,[],https://api.github.com/licenses/apache-2.0
739,https://github.com/suitehome/baseball_final.git,2023-12-13 08:49:16+00:00,,0,suitehome/baseball_final,731049356,Verilog,baseball_final,25,0,2023-12-13 08:53:40+00:00,[],None
740,https://github.com/Tinsrice/Pump_system.git,2023-12-13 06:01:07+00:00,,0,Tinsrice/Pump_system,730994265,Verilog,Pump_system,6,0,2023-12-13 06:03:25+00:00,[],None
741,https://github.com/Khoulykid/DD1-Project-2.git,2023-12-10 08:32:53+00:00,,1,Khoulykid/DD1-Project-2,729751175,Verilog,DD1-Project-2,507,0,2023-12-10 08:34:28+00:00,[],None
742,https://github.com/sookyungg/CSE3016_ComputerLab2.git,2023-12-09 13:37:12+00:00,2023-02 컴퓨터공학실험II 실습 모음,0,sookyungg/CSE3016_ComputerLab2,729517450,Verilog,CSE3016_ComputerLab2,6745,0,2023-12-09 13:56:15+00:00,[],None
743,https://github.com/yoshiki9636/my-systolic.git,2023-12-09 14:10:45+00:00,,0,yoshiki9636/my-systolic,729527358,Verilog,my-systolic,936,0,2023-12-17 08:08:12+00:00,[],None
744,https://github.com/HaSSaN46310/112-1-Quartus-FinalProject.git,2023-12-05 08:50:23+00:00,Undertale-like Game on FPGA,0,HaSSaN46310/112-1-Quartus-FinalProject,727628216,Verilog,112-1-Quartus-FinalProject,4366,0,2024-01-11 14:02:17+00:00,[],https://api.github.com/licenses/gpl-3.0
745,https://github.com/VijayaKannamaneni5G/common_source_codes.git,2023-11-28 05:36:35+00:00,This repository contains the common source codes (for example bram ),0,VijayaKannamaneni5G/common_source_codes,724457014,Verilog,common_source_codes,5,0,2023-11-28 05:42:57+00:00,[],None
746,https://github.com/kieroid/ECE-2372-Capstone.git,2023-11-26 22:51:05+00:00,ECE 2372 Capstone Project,0,kieroid/ECE-2372-Capstone,723855071,Verilog,ECE-2372-Capstone,145446,0,2024-01-07 11:17:51+00:00,[],None
747,https://github.com/MuhammedHayta/processor-design-cse3215.git,2023-11-28 17:30:38+00:00,,1,MuhammedHayta/processor-design-cse3215,724735701,Verilog,processor-design-cse3215,1852,0,2024-01-09 21:37:24+00:00,[],https://api.github.com/licenses/mit
748,https://github.com/BHa2R00/audio_ns.git,2023-12-16 18:03:57+00:00,"audio noise suppression, mono pcm s16le, fixed number alu",0,BHa2R00/audio_ns,732451038,Verilog,audio_ns,31,0,2023-12-16 18:04:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
749,https://github.com/Emmett81/Usti.git,2023-12-10 22:56:42+00:00,A 1bit SBC inspired by the MC14500/UE14500,0,Emmett81/Usti,729974877,Verilog,Usti,6025,0,2023-12-12 23:09:09+00:00,[],None
750,https://github.com/PPgodddd/risc-v-cpu.git,2023-12-03 08:20:12+00:00,risc-v cpu design ,0,PPgodddd/risc-v-cpu,726733708,Verilog,risc-v-cpu,12,0,2024-01-17 06:50:57+00:00,[],None
751,https://github.com/maishimozato/simonGame.git,2023-12-03 13:49:53+00:00,simon memory game with a flashing 2x2 grid (GAME LOGIC PART) - ECE241 final project,0,maishimozato/simonGame,726817865,Verilog,simonGame,30,0,2023-12-03 13:51:33+00:00,[],None
752,https://github.com/shenao66/order11.git,2023-12-07 03:27:42+00:00,五,0,shenao66/order11,728486904,Verilog,order11,35,0,2024-01-10 02:21:55+00:00,[],None
753,https://github.com/Sanmml/DDS_POLY_GFMPW1.git,2023-12-11 18:16:31+00:00,16-bit implementation of a DDS based on polynomial approximation,0,Sanmml/DDS_POLY_GFMPW1,730347876,,DDS_POLY_GFMPW1,11928,0,2023-12-11 18:16:31+00:00,[],https://api.github.com/licenses/apache-2.0
754,https://github.com/tom89622/Pipelined-MIPS-Lite-CPU.git,2023-12-04 13:11:41+00:00,The final project of the Computer Organization course.,0,tom89622/Pipelined-MIPS-Lite-CPU,727235549,Verilog,Pipelined-MIPS-Lite-CPU,994,0,2023-12-21 07:44:11+00:00,[],None
755,https://github.com/Hatemxiv/Sequence-detector.git,2023-11-30 17:50:16+00:00,"A 16-bit word will be read from a 16x32 ROM, A Parallel-in-serial-out (PISO) block will load the 16-bit word from the ROM in a register and output a single bit every clock cycle. An FSM will detect if the sequence “1011” is received. A counter will count how many “1011” sequences are there in a 16- bit word. ",0,Hatemxiv/Sequence-detector,725706730,Verilog,Sequence-detector,5,0,2023-11-30 17:59:31+00:00,[],None
756,https://github.com/adtrujillo/i2c_io_expander.git,2023-11-27 18:57:15+00:00,Implementation of a I2C core with a 8bit I/O expander.,0,adtrujillo/i2c_io_expander,724278247,Verilog,i2c_io_expander,11927,0,2023-11-27 18:57:58+00:00,[],https://api.github.com/licenses/apache-2.0
757,https://github.com/Pinigelbard/UART-protocol.git,2023-11-26 14:52:43+00:00,,0,Pinigelbard/UART-protocol,723715543,Verilog,UART-protocol,1,0,2023-11-26 14:53:08+00:00,[],None
758,https://github.com/KevinZhuGit/ECE352.git,2023-11-28 14:14:14+00:00,,0,KevinZhuGit/ECE352,724650899,Verilog,ECE352,52,0,2023-11-28 14:15:33+00:00,[],None
759,https://github.com/kaveri307/Palindrome-detector.git,2023-11-28 11:18:58+00:00,This repository consists of the RTL design and related essentials of Palindrome detector written in Verilog.,0,kaveri307/Palindrome-detector,724578791,Verilog,Palindrome-detector,25,0,2023-11-28 11:24:58+00:00,[],None
760,https://github.com/klin02/UCAS-COD-Lab-2022.git,2023-11-29 05:39:56+00:00,"Computer Organization and Design Lab,  2022 Spring, UCAS",0,klin02/UCAS-COD-Lab-2022,724946842,Verilog,UCAS-COD-Lab-2022,5294,0,2023-11-29 05:41:04+00:00,[],None
761,https://github.com/encdrm/verilog_stack.git,2023-11-30 02:02:28+00:00,Simple verilog stack implementation,0,encdrm/verilog_stack,725370632,Verilog,verilog_stack,1,0,2023-11-30 02:24:38+00:00,[],None
762,https://github.com/encdrm/verilog_ring_buffer.git,2023-11-30 02:00:53+00:00,"Simple verilog implementation of ring buffer with reconfigurable data width and size, overwrite mode support",0,encdrm/verilog_ring_buffer,725370260,Verilog,verilog_ring_buffer,3,0,2023-11-30 02:01:35+00:00,[],None
763,https://github.com/anhnt060901/caravel_unnicass_gf180mcuD.git,2023-12-01 15:38:49+00:00,,0,anhnt060901/caravel_unnicass_gf180mcuD,726128068,Verilog,caravel_unnicass_gf180mcuD,162690,0,2023-12-01 15:59:32+00:00,[],https://api.github.com/licenses/apache-2.0
764,https://github.com/noldona/EEL4744_Final.git,2023-12-01 22:24:31+00:00,Final Project for EEL 4744 Microprocessor Principals and Applications,0,noldona/EEL4744_Final,726262833,Verilog,EEL4744_Final,72079,0,2023-12-01 22:27:19+00:00,[],None
765,https://github.com/hsoeta/TestBench_source.git,2023-12-01 12:36:07+00:00,,0,hsoeta/TestBench_source,726050935,Verilog,TestBench_source,2,0,2023-12-01 12:37:10+00:00,[],None
766,https://github.com/jasteve4/MicroMotorControllerV4.git,2023-12-01 16:47:40+00:00,SRAM based Design,0,jasteve4/MicroMotorControllerV4,726156092,Verilog,MicroMotorControllerV4,11927,0,2023-12-01 16:48:26+00:00,[],https://api.github.com/licenses/apache-2.0
767,https://github.com/Adromidous/SAP-1.git,2023-12-01 23:46:43+00:00,SAP-1 Computer Architecture,0,Adromidous/SAP-1,726280599,Verilog,SAP-1,16,0,2023-12-01 23:58:33+00:00,[],None
768,https://github.com/Mplaban/Three-Stage-Pipelined-RISC-V-Processor-Implementation.git,2023-12-03 10:15:18+00:00,The project is aimed to implement RISC V processor using 3-stage pipelining and write appropriate testbench to check the working of the processor.,0,Mplaban/Three-Stage-Pipelined-RISC-V-Processor-Implementation,726759660,Verilog,Three-Stage-Pipelined-RISC-V-Processor-Implementation,8,0,2023-12-03 10:17:28+00:00,[],None
769,https://github.com/Mplaban/-CISC-Processor-MIN-Architecture-.git,2023-12-03 05:53:28+00:00,"The project aimed to design a CISC processor with a given MIN Architecture (Custom Architecture) with a given set of instructions (ADD, SUB, BRANCH, LOAD & STORE) with three addressing modes: Register direct, Memory to Register, and Memory to Memory.",0,Mplaban/-CISC-Processor-MIN-Architecture-,726702654,Verilog,-CISC-Processor-MIN-Architecture-,14,0,2023-12-03 10:25:50+00:00,[],None
770,https://github.com/madMAx43v3r/mmx-fpga-source.git,2023-12-01 07:07:08+00:00,,0,madMAx43v3r/mmx-fpga-source,725931806,Verilog,mmx-fpga-source,13,0,2023-12-01 09:09:04+00:00,[],https://api.github.com/licenses/apache-2.0
771,https://github.com/RimLutienpeist/FILE_89620.git,2023-12-04 01:33:08+00:00,,0,RimLutienpeist/FILE_89620,727006273,Verilog,FILE_89620,388772,0,2023-12-04 02:16:01+00:00,[],None
772,https://github.com/rudra-101/FIFO-Memory.git,2023-12-04 06:33:46+00:00,,0,rudra-101/FIFO-Memory,727083904,Verilog,FIFO-Memory,176,0,2023-12-04 06:39:29+00:00,[],None
773,https://github.com/S-Vighnesh/pes_3bit_rc_tapeout.git,2023-12-04 18:23:14+00:00,,0,S-Vighnesh/pes_3bit_rc_tapeout,727370835,Verilog,pes_3bit_rc_tapeout,5532,0,2023-12-04 18:26:36+00:00,[],https://api.github.com/licenses/apache-2.0
774,https://github.com/agrimshar/No-Internet-Dinosaur-Game-FPGA.git,2023-12-05 05:14:41+00:00,Created a modified version of the no internet dinosaur game in verilog using the DE1-SOC FPGA board. ,0,agrimshar/No-Internet-Dinosaur-Game-FPGA,727556705,Verilog,No-Internet-Dinosaur-Game-FPGA,58,0,2023-12-05 05:19:25+00:00,[],None
775,https://github.com/fuyamaoka/Maze-Game.git,2023-12-06 04:47:03+00:00," A maze game written entirely in the hardware based language, Verilog",0,fuyamaoka/Maze-Game,728033362,Verilog,Maze-Game,29,0,2023-12-06 04:47:08+00:00,[],https://api.github.com/licenses/mit
776,https://github.com/jlperki3/ECE-310.git,2023-12-06 00:10:58+00:00,,0,jlperki3/ECE-310,727965960,Verilog,ECE-310,3,0,2023-12-06 03:29:37+00:00,[],None
777,https://github.com/nurjahan-shiah/Verilog_FGPA_Digital_Clock.git,2023-12-07 20:05:05+00:00,Verilog Projects with DE10 Lite,0,nurjahan-shiah/Verilog_FGPA_Digital_Clock,728838932,Verilog,Verilog_FGPA_Digital_Clock,17,0,2023-12-07 20:35:47+00:00,[],None
778,https://github.com/JJJB0103/RiscV-32I-Pipeline-Verilog.git,2023-12-08 15:17:09+00:00,,0,JJJB0103/RiscV-32I-Pipeline-Verilog,729166421,Verilog,RiscV-32I-Pipeline-Verilog,26,0,2023-12-08 15:19:46+00:00,[],None
779,https://github.com/xhebox/caravel_test.git,2023-12-09 05:46:31+00:00,,0,xhebox/caravel_test,729403524,Verilog,caravel_test,11927,0,2023-12-09 05:47:13+00:00,[],https://api.github.com/licenses/apache-2.0
780,https://github.com/kirollos21/8-Bit-Signed-Multiplier.git,2023-11-27 13:09:49+00:00,,3,kirollos21/8-Bit-Signed-Multiplier,724130204,Verilog,8-Bit-Signed-Multiplier,828,0,2023-12-09 16:27:27+00:00,[],None
781,https://github.com/mohithmvs/CS6320.git,2023-12-10 02:36:16+00:00,Pipelined double precision( fp64 ) floating point adder,0,mohithmvs/CS6320,729686047,Verilog,CS6320,675,0,2023-12-10 07:30:43+00:00,[],None
782,https://github.com/yashwant4125/Verilog.git,2023-12-11 09:42:53+00:00,This repository features various verilog codes,0,yashwant4125/Verilog,730140312,Verilog,Verilog,8,0,2023-12-11 09:46:00+00:00,[],None
783,https://github.com/JJ486/cod23-grp57.git,2023-12-07 07:49:28+00:00,,0,JJ486/cod23-grp57,728560146,Verilog,cod23-grp57,118,0,2023-12-07 07:51:37+00:00,[],None
784,https://github.com/sumansamui/VLSI_architechture_2D_Convolution.git,2023-12-10 14:42:25+00:00,Codes related to VLSI Architecture of High Throughput Processing Unit for Efficiently Executing 2D Convolution ,0,sumansamui/VLSI_architechture_2D_Convolution,729846974,Verilog,VLSI_architechture_2D_Convolution,640,0,2023-12-10 14:45:35+00:00,[],https://api.github.com/licenses/mit
785,https://github.com/HoldenGs/snake_fpga.git,2023-12-04 08:14:17+00:00,,0,HoldenGs/snake_fpga,727118124,Verilog,snake_fpga,4069,0,2023-12-10 22:09:11+00:00,[],None
786,https://github.com/sungsungwu/soc_lab6.git,2023-12-11 15:27:30+00:00,,0,sungsungwu/soc_lab6,730279711,Verilog,soc_lab6,1914,0,2023-12-11 16:01:39+00:00,[],None
787,https://github.com/VolcanoKing370/hdlbits_solutions.git,2023-12-11 17:05:53+00:00,Solutions for problems on HDLBits. I plan to add details for my solutions in the future.,0,VolcanoKing370/hdlbits_solutions,730320407,Verilog,hdlbits_solutions,6,0,2023-12-11 17:07:15+00:00,[],None
788,https://github.com/Cborgg/Verilog-Programs.git,2023-12-13 09:42:38+00:00,Verilog Code for simple code implementations,0,Cborgg/Verilog-Programs,731069578,Verilog,Verilog-Programs,8,0,2023-12-13 09:52:04+00:00,[],None
789,https://github.com/N-E-E/simple-rv-cpu.git,2023-12-13 12:28:09+00:00,Final course lab of HUST Computer Organization,0,N-E-E/simple-rv-cpu,731131941,Verilog,simple-rv-cpu,3170,0,2023-12-13 12:29:55+00:00,[],None
790,https://github.com/sweerasingha/Vlog_Day01.git,2023-12-13 13:27:09+00:00,,0,sweerasingha/Vlog_Day01,731154588,Verilog,Vlog_Day01,31,0,2023-12-13 13:27:23+00:00,[],None
791,https://github.com/browns47/browns47.git,2023-12-16 02:20:39+00:00,Project for ECE 287,0,browns47/browns47,732235313,Verilog,browns47,10,0,2023-12-16 02:24:43+00:00,[],None
792,https://github.com/donny0101/ece260a_lab3.git,2023-12-16 07:27:45+00:00,,0,donny0101/ece260a_lab3,732293237,Verilog,ece260a_lab3,5532,0,2023-12-16 07:30:34+00:00,[],None
793,https://github.com/EC311-Final-Project-1/Code.git,2023-12-04 22:56:58+00:00,,1,EC311-Final-Project-1/Code,727461836,Verilog,Code,10270,0,2023-12-14 03:22:25+00:00,[],None
794,https://github.com/AsterZC19/ComputerOrganization.git,2023-12-07 05:52:59+00:00,2023 计组大作业,0,AsterZC19/ComputerOrganization,728523602,Verilog,ComputerOrganization,17,0,2023-12-07 05:55:37+00:00,[],None
795,https://github.com/coknut25/EC311-Tile_Flip.git,2023-12-06 17:59:38+00:00,,0,coknut25/EC311-Tile_Flip,728331802,Verilog,EC311-Tile_Flip,22267,0,2023-12-14 00:16:54+00:00,[],None
796,https://github.com/moniquer-m/HDL-AlarmClock.git,2023-12-13 22:56:33+00:00,,0,moniquer-m/HDL-AlarmClock,731360185,Verilog,HDL-AlarmClock,4,0,2023-12-13 22:57:34+00:00,[],None
797,https://github.com/KarthikTotager/100-days-of-RTL.git,2023-11-27 13:17:05+00:00,,0,KarthikTotager/100-days-of-RTL,724133194,Verilog,100-days-of-RTL,942,0,2023-12-04 15:03:53+00:00,[],None
798,https://github.com/NeroKode/RNBIP_FPGA.git,2023-12-11 16:02:09+00:00,Implementation of a basic microprocessor on an FPGA board. The microprocessor code has been taken from https://github.com/digital-design-snu/RNBIP_SingleBusProcessor  The base VGA control files are from https://github.com/FPGADude/Digital-Design/tree/main/FPGA%20Projects/VGA%20Projects/VGA%20Text%20Generation,0,NeroKode/RNBIP_FPGA,730294047,Verilog,RNBIP_FPGA,31,0,2023-12-11 16:25:10+00:00,[],None
799,https://github.com/OrGolan12/RISCV_OB.git,2023-12-11 17:40:16+00:00,RISCV implementation of 2 students from TAU.,0,OrGolan12/RISCV_OB,730334024,Verilog,RISCV_OB,9,0,2023-12-14 11:19:08+00:00,[],None
800,https://github.com/Sanaa35/ECE287_Connect_Four.git,2023-12-16 09:38:24+00:00,Connect four game on a 8X6 grid in verilog using DE2-115 board.,0,Sanaa35/ECE287_Connect_Four,732321779,Verilog,ECE287_Connect_Four,5465,0,2023-12-16 19:15:34+00:00,[],None
801,https://github.com/Musab1Blaser/8BitPool.git,2023-12-12 06:55:13+00:00,,0,Musab1Blaser/8BitPool,730547611,Verilog,8BitPool,80207,0,2023-12-16 18:04:44+00:00,[],None
802,https://github.com/lyinx-linyuxi/GenshinMIPS.git,2023-12-12 07:24:06+00:00,xjtu Computer Organization lab6 MIPS CPU design,0,lyinx-linyuxi/GenshinMIPS,730557377,Verilog,GenshinMIPS,34596,0,2023-12-12 07:26:27+00:00,[],None
803,https://github.com/CS3710TeamProject/Project.git,2023-11-28 23:10:41+00:00,Main repo for 3710 air hockey project,0,CS3710TeamProject/Project,724848783,Verilog,Project,282,0,2023-11-28 23:15:57+00:00,[],None
804,https://github.com/WangNe2207/LabHDL.git,2023-12-05 09:58:57+00:00,,0,WangNe2207/LabHDL,727655169,Verilog,LabHDL,103,0,2023-12-29 09:16:19+00:00,[],None
805,https://github.com/YoussefNasser11/RISC-V-32-bits.git,2023-12-09 01:03:52+00:00,,0,YoussefNasser11/RISC-V-32-bits,729350094,Verilog,RISC-V-32-bits,8,0,2023-12-09 01:04:26+00:00,[],None
806,https://github.com/mtsanic/UCF_EEL5722C.git,2023-12-08 21:53:02+00:00,,0,mtsanic/UCF_EEL5722C,729312948,Verilog,UCF_EEL5722C,167,0,2024-01-08 17:44:26+00:00,[],https://api.github.com/licenses/mit
807,https://github.com/fatmaaymanm/ATM-Verilog.git,2023-11-29 15:02:14+00:00,,0,fatmaaymanm/ATM-Verilog,725159299,Verilog,ATM-Verilog,8,0,2024-01-11 17:02:36+00:00,[],None
808,https://github.com/Smriti0531/100-days-of-rtl.git,2023-12-12 07:47:23+00:00,,0,Smriti0531/100-days-of-rtl,730565145,Verilog,100-days-of-rtl,45,0,2024-02-09 12:42:19+00:00,[],None
809,https://github.com/saimkrua/HW_SYN_PROJ_PONG_GAME.git,2023-12-08 04:55:20+00:00,,0,saimkrua/HW_SYN_PROJ_PONG_GAME,728964073,Verilog,HW_SYN_PROJ_PONG_GAME,3959,0,2024-02-16 09:07:22+00:00,[],None
810,https://github.com/srikanta171/Greatest_common_Divisor.git,2023-12-15 13:54:56+00:00,"This repository cover RtL to GDS II of GCD , and the rtl code is based on the system level designed.",0,srikanta171/Greatest_common_Divisor,732043250,Verilog,Greatest_common_Divisor,21,0,2024-01-17 10:24:52+00:00,[],None
811,https://github.com/Unintei/FPGA.git,2023-12-16 08:06:58+00:00,,0,Unintei/FPGA,732301197,Verilog,FPGA,37483,0,2023-12-16 08:07:44+00:00,[],None
812,https://github.com/fangfang0930/GR202300909PCB_TEST.git,2023-11-28 02:23:02+00:00,,0,fangfang0930/GR202300909PCB_TEST,724406189,Verilog,GR202300909PCB_TEST,38482,0,2023-12-01 00:26:22+00:00,[],None
813,https://github.com/TeeWrath/Arithematic-Logic-Unit.git,2023-11-26 20:59:26+00:00,Arithematic Logical Unit written in Verilog,0,TeeWrath/Arithematic-Logic-Unit,723818919,Verilog,Arithematic-Logic-Unit,2,0,2024-02-26 14:11:22+00:00,[],None
814,https://github.com/andrastantos/unic.git,2023-12-11 22:17:23+00:00,,0,andrastantos/unic,730420736,Verilog,unic,76891,0,2023-12-13 00:04:49+00:00,[],None
815,https://github.com/WongChaoya/datafusion.git,2023-12-08 09:33:48+00:00,,0,WongChaoya/datafusion,729046534,Verilog,datafusion,4,0,2024-03-04 06:34:16+00:00,[],None
816,https://github.com/ughdeiek/pes_nirupama_pm.git,2023-11-26 05:31:28+00:00,My_project,0,ughdeiek/pes_nirupama_pm,723580136,Verilog,pes_nirupama_pm,11927,0,2023-11-26 05:32:14+00:00,[],https://api.github.com/licenses/apache-2.0
817,https://github.com/xltangcs/AXIS_FIFO.git,2023-11-27 05:42:23+00:00,"a axis fifo, modify the m_tlast signal for Darwin3 design ",0,xltangcs/AXIS_FIFO,723962097,Verilog,AXIS_FIFO,4,0,2023-11-27 05:42:58+00:00,[],None
818,https://github.com/PaulaDariasSosa/EdC-2022.git,2023-11-28 21:04:10+00:00,,0,PaulaDariasSosa/EdC-2022,724813437,Verilog,EdC-2022,37,0,2023-11-28 21:05:26+00:00,[],None
819,https://github.com/NSampathIIITB/Multi-Bit-MAC-implemented-using-Radix-4-Booth-Multiplier.git,2023-11-29 16:13:23+00:00,,0,NSampathIIITB/Multi-Bit-MAC-implemented-using-Radix-4-Booth-Multiplier,725190196,Verilog,Multi-Bit-MAC-implemented-using-Radix-4-Booth-Multiplier,8,0,2023-11-29 16:15:38+00:00,[],None
820,https://github.com/ColdWallet-DescDeHardware/rom.git,2023-11-30 22:45:36+00:00,,0,ColdWallet-DescDeHardware/rom,725801947,Verilog,rom,0,0,2023-11-30 22:46:10+00:00,[],None
821,https://github.com/SruthyKS17/FPGA_PROJECT_2023.git,2023-11-30 09:37:54+00:00,Implementation of K Add Cell for SpMv,0,SruthyKS17/FPGA_PROJECT_2023,725506597,Verilog,FPGA_PROJECT_2023,4,0,2023-11-30 12:47:51+00:00,[],None
822,https://github.com/Raleigh-Wang/AHD_Final.git,2023-11-26 21:29:57+00:00,,0,Raleigh-Wang/AHD_Final,723826825,Verilog,AHD_Final,7,0,2023-11-26 21:40:44+00:00,[],None
823,https://github.com/Vijayavarshini-575/new_repository.git,2023-12-02 15:02:26+00:00,,0,Vijayavarshini-575/new_repository,726493583,Verilog,new_repository,2,0,2023-12-02 15:12:19+00:00,[],None
824,https://github.com/Harris-C137/ECE756-Discrete-Gate-Sizer.git,2023-12-02 18:46:12+00:00,Simultaneous gate sizing and Vt assignment using Fanin/Fanout ratio and Simulated Annealing,0,Harris-C137/ECE756-Discrete-Gate-Sizer,726570626,Verilog,ECE756-Discrete-Gate-Sizer,65707,0,2023-12-02 21:34:34+00:00,[],None
825,https://github.com/gavinlebo/RISC-V-Singe-Cycle-Processor.git,2023-12-04 06:44:34+00:00,Verilog Implementation of RISC-V Single Cycle Processor,0,gavinlebo/RISC-V-Singe-Cycle-Processor,727087328,Verilog,RISC-V-Singe-Cycle-Processor,8,0,2023-12-04 06:48:24+00:00,[],None
826,https://github.com/LancelotShih/momentumGO2.git,2023-12-03 01:33:31+00:00,"Second momentum GO repo, first one got too messy",0,LancelotShih/momentumGO2,726658102,Verilog,momentumGO2,499,0,2023-12-03 01:48:23+00:00,[],None
827,https://github.com/ECMG19/Efabless-caravel.git,2023-12-04 21:44:22+00:00,,0,ECMG19/Efabless-caravel,727442259,Verilog,Efabless-caravel,11927,0,2023-12-04 21:45:30+00:00,[],https://api.github.com/licenses/apache-2.0
828,https://github.com/DouglasWWolf/tb_udptool.git,2023-12-05 21:09:53+00:00,Nexys A7 testbench for udptool,0,DouglasWWolf/tb_udptool,727920107,Verilog,tb_udptool,60487,0,2023-12-05 21:12:55+00:00,[],None
829,https://github.com/Arjun0369/Hardware-Description-Language.git,2023-12-04 17:10:04+00:00,,0,Arjun0369/Hardware-Description-Language,727341542,Verilog,Hardware-Description-Language,2,0,2023-12-07 14:20:41+00:00,[],None
830,https://github.com/hw-user0/caravel-filters.git,2023-12-07 16:54:58+00:00,Caravel Efabless Submission: Simple Filter Design,0,hw-user0/caravel-filters,728771866,Verilog,caravel-filters,19778,0,2023-12-08 06:47:44+00:00,[],https://api.github.com/licenses/apache-2.0
831,https://github.com/namnguyen269/DFFRAM_test_build.git,2023-12-08 16:14:44+00:00,,0,namnguyen269/DFFRAM_test_build,729195799,Verilog,DFFRAM_test_build,11939,0,2023-12-08 16:15:22+00:00,[],https://api.github.com/licenses/apache-2.0
832,https://github.com/ObitoUchiha-K/Basic-mathematical-operations-on-32-bit-floating-point-numbers.git,2023-12-04 07:57:26+00:00,"Use the verilog language to design modules capable of multiplying, dividing,nth root,cosine,converts 32-bit floating point numbers into decimal components.",0,ObitoUchiha-K/Basic-mathematical-operations-on-32-bit-floating-point-numbers,727111919,Verilog,Basic-mathematical-operations-on-32-bit-floating-point-numbers,19,0,2023-12-09 02:07:22+00:00,[],None
833,https://github.com/lild4d4/caravel_walkthrough.git,2023-12-07 01:22:13+00:00,,0,lild4d4/caravel_walkthrough,728455315,Verilog,caravel_walkthrough,53036,0,2023-12-07 02:03:02+00:00,[],https://api.github.com/licenses/apache-2.0
834,https://github.com/hw-user0/caravel-efabless.git,2023-12-10 21:10:15+00:00,Caravel Efabless Submission: Simple Filter Design,0,hw-user0/caravel-efabless,729953196,Verilog,caravel-efabless,24772,0,2023-12-10 21:25:06+00:00,[],https://api.github.com/licenses/apache-2.0
835,https://github.com/huankai0731/soc_lab6.git,2023-12-02 06:39:59+00:00,,0,huankai0731/soc_lab6,726360182,Verilog,soc_lab6,6849,0,2023-12-02 06:49:55+00:00,[],https://api.github.com/licenses/mit
836,https://github.com/xrotile/hdlbits.git,2023-12-05 14:58:08+00:00,,0,xrotile/hdlbits,727778598,Verilog,hdlbits,25,0,2023-12-05 15:23:23+00:00,[],None
837,https://github.com/David-Simonetti-ND/project_verilog.git,2023-12-06 17:38:04+00:00,"Verilog code for controller, datapath, and testbenches for final chip design project.",0,David-Simonetti-ND/project_verilog,728323037,Verilog,project_verilog,22,0,2023-12-09 22:52:10+00:00,[],None
838,https://github.com/northsurapee/HW_Project.git,2023-12-07 08:28:08+00:00,,1,northsurapee/HW_Project,728573690,Verilog,HW_Project,86,0,2023-12-07 08:28:59+00:00,[],None
839,https://github.com/ohgabrieldias/sixth-ead-activity-TPAS-VLSI.git,2023-12-03 17:26:43+00:00,"Objetivo: Usando os leds e os botões da placa NEEK, construir uma aplicação de jogo de memória, tal que o usuário deve pressionar os botões de propósito geral em uma ordem estabelecida pela arquitetura, buscando repetir a mesma sequência apresentada por ela através dos leds da placa.",0,ohgabrieldias/sixth-ead-activity-TPAS-VLSI,726884720,Verilog,sixth-ead-activity-TPAS-VLSI,2862,0,2023-12-03 17:39:45+00:00,[],https://api.github.com/licenses/mit
840,https://github.com/abrahamparoya/single-cycle-processor.git,2023-12-16 03:13:59+00:00,Final project for advanced processor systems course,0,abrahamparoya/single-cycle-processor,732244032,Verilog,single-cycle-processor,16,0,2023-12-16 03:15:11+00:00,[],None
841,https://github.com/unitem/ECE3700JFa22_23_Public.git,2023-12-16 13:30:44+00:00,This is an archive public files for ECE3700J in University of Michigan - Shanghai Jiao Tong University Joint Institute,0,unitem/ECE3700JFa22_23_Public,732377451,Verilog,ECE3700JFa22_23_Public,128047,0,2023-12-16 14:00:15+00:00,[],None
842,https://github.com/BillsonZhou/ECE287FP.git,2023-12-08 03:25:39+00:00,This is for the final project of ECE287,0,BillsonZhou/ECE287FP,728943807,Verilog,ECE287FP,26,0,2023-12-16 08:24:53+00:00,[],None
843,https://github.com/isikkusgoz/research_caravel.git,2023-12-16 17:40:01+00:00,,0,isikkusgoz/research_caravel,732445090,Verilog,research_caravel,11927,0,2023-12-16 17:40:42+00:00,[],https://api.github.com/licenses/apache-2.0
844,https://github.com/AntonioMMNeto/PROCESSADOR.git,2023-11-28 16:50:47+00:00,PCID,0,AntonioMMNeto/PROCESSADOR,724719381,Verilog,PROCESSADOR,29200,0,2023-12-16 22:25:44+00:00,[],None
845,https://github.com/matheusbarret0/Pratica_laboratorial_5.git,2023-12-14 18:36:40+00:00,Circuitos Sequenciais - Onda senoidal,0,matheusbarret0/Pratica_laboratorial_5,731730168,Verilog,Pratica_laboratorial_5,418,0,2023-12-14 18:53:02+00:00,[],None
846,https://github.com/janemxq/08_counter_myBoard.git,2023-12-05 09:18:04+00:00,,0,janemxq/08_counter_myBoard,727638883,Verilog,08_counter_myBoard,27200,0,2023-12-05 09:30:05+00:00,[],None
847,https://github.com/cornell-c2s2/Cocotb_Wb_Full_Chip_Demo.git,2023-12-06 04:30:27+00:00,,0,cornell-c2s2/Cocotb_Wb_Full_Chip_Demo,728029093,Verilog,Cocotb_Wb_Full_Chip_Demo,229,0,2023-12-11 23:26:47+00:00,[],None
848,https://github.com/jfrabut2/digital-integrated-circuits-project.git,2023-12-11 15:07:10+00:00,,0,jfrabut2/digital-integrated-circuits-project,730271138,Verilog,digital-integrated-circuits-project,10173,0,2023-12-11 18:10:50+00:00,[],https://api.github.com/licenses/apache-2.0
849,https://github.com/ghayoor-awan/BasicCalculator.git,2023-12-12 09:20:23+00:00,,0,ghayoor-awan/BasicCalculator,730598182,Verilog,BasicCalculator,3,0,2023-12-12 09:21:50+00:00,[],None
850,https://github.com/Yupabal/matbi_watch_btn_plus1.git,2023-12-11 14:37:11+00:00,,0,Yupabal/matbi_watch_btn_plus1,730258309,Verilog,matbi_watch_btn_plus1,12,0,2023-12-11 14:39:46+00:00,[],None
851,https://github.com/msp5382/hw-syn-lab-final-project.git,2023-12-03 10:46:01+00:00,,0,msp5382/hw-syn-lab-final-project,726767238,Verilog,hw-syn-lab-final-project,81,0,2023-12-03 10:46:09+00:00,[],None
852,https://github.com/CalvinSalsali04/ComboLockFSM.git,2023-12-12 22:09:30+00:00,,0,CalvinSalsali04/ComboLockFSM,730882853,Verilog,ComboLockFSM,2,0,2023-12-12 22:09:35+00:00,[],None
853,https://github.com/wrs225/257-final-project.git,2023-12-04 23:42:47+00:00,,0,wrs225/257-final-project,727472252,Verilog,257-final-project,3432,0,2023-12-13 00:24:19+00:00,[],None
854,https://github.com/loren-mv/Vivado_Breakout.git,2023-12-04 16:18:38+00:00,,0,loren-mv/Vivado_Breakout,727320058,Verilog,Vivado_Breakout,1365,0,2023-12-08 01:20:07+00:00,[],None
855,https://github.com/josedelarosados/ESCA.git,2023-12-14 07:40:27+00:00,,0,josedelarosados/ESCA,731488268,Verilog,ESCA,120949,0,2023-12-14 07:41:08+00:00,[],https://api.github.com/licenses/apache-2.0
856,https://github.com/LinCY0202/Booth_multiplication.git,2023-12-14 08:39:31+00:00,,0,LinCY0202/Booth_multiplication,731508790,Verilog,Booth_multiplication,3,0,2023-12-14 08:42:14+00:00,[],None
857,https://github.com/kevkrist/ca_p3.git,2023-12-12 20:40:12+00:00,Phase 3 of project for CS 552,0,kevkrist/ca_p3,730859286,Verilog,ca_p3,6230,0,2023-12-12 20:56:30+00:00,[],None
858,https://github.com/PaavanMekala/100-days-of-RTL.git,2023-11-27 16:14:39+00:00,,0,PaavanMekala/100-days-of-RTL,724212993,Verilog,100-days-of-RTL,17,0,2023-11-27 16:18:06+00:00,[],None
859,https://github.com/Robin329/VerilogThings.git,2023-12-15 14:40:16+00:00,Some exercises on verilog.,0,Robin329/VerilogThings,732059674,Verilog,VerilogThings,78,0,2023-12-15 15:46:21+00:00,"['fpga', 'fpga-programming', 'fpga-soc-linux', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/apache-2.0
860,https://github.com/VSOPwsy/RISC-V.git,2023-12-07 12:27:47+00:00,,0,VSOPwsy/RISC-V,728662587,Verilog,RISC-V,23,0,2024-01-10 07:57:35+00:00,[],None
861,https://github.com/ZenderMario/VerilogModule.git,2023-12-12 18:26:19+00:00,,0,ZenderMario/VerilogModule,730815739,Verilog,VerilogModule,19,0,2023-12-12 18:27:53+00:00,[],None
862,https://github.com/gakssultang/HDLBits.git,2023-12-13 06:11:13+00:00,,0,gakssultang/HDLBits,730997442,Verilog,HDLBits,27,0,2024-01-10 08:46:30+00:00,[],None
863,https://github.com/alinja/alpus_riscv_cpu.git,2023-12-14 20:32:04+00:00,A study of soft-core CPUs for use with FPGA designs,0,alinja/alpus_riscv_cpu,731764555,Verilog,alpus_riscv_cpu,117,0,2023-12-15 18:37:37+00:00,"['baremetal', 'gcc', 'risc-v', 'riscv', 'soft-core', 'soft-cpu', 'vhdl', 'fpga', 'soc', 'system-on-chip']",None
864,https://github.com/aoblepia/efabless_vlsi_verilog.git,2023-12-07 21:01:13+00:00,verilog for 8 bit parity checker,0,aoblepia/efabless_vlsi_verilog,728855195,Verilog,efabless_vlsi_verilog,25,0,2024-01-11 18:10:02+00:00,[],None
865,https://github.com/ZcCarvell/HDLbits.git,2023-12-14 08:38:31+00:00,,0,ZcCarvell/HDLbits,731508401,Verilog,HDLbits,13,0,2023-12-14 08:43:30+00:00,[],None
866,https://github.com/JJTomson123/sigmoid_function_verilog.git,2023-12-05 08:44:34+00:00,,0,JJTomson123/sigmoid_function_verilog,727625871,Verilog,sigmoid_function_verilog,945,0,2023-12-30 04:31:35+00:00,[],None
867,https://github.com/zrj-wang/Digital_logic_project.git,2023-12-02 03:05:09+00:00,,0,zrj-wang/Digital_logic_project,726316870,Verilog,Digital_logic_project,3729,0,2023-12-02 03:17:10+00:00,[],None
868,https://github.com/Mohamed-Fadel222/EDA_ATM_PROJECT_VERILOG.git,2023-12-09 20:24:31+00:00,ATM using Verilog,0,Mohamed-Fadel222/EDA_ATM_PROJECT_VERILOG,729625321,Verilog,EDA_ATM_PROJECT_VERILOG,349,0,2023-12-30 21:29:11+00:00,[],https://api.github.com/licenses/mit
869,https://github.com/dragoslazea/MultiStreamCUSUM-AnomalyDetector-Int.git,2023-12-12 06:54:42+00:00,,0,dragoslazea/MultiStreamCUSUM-AnomalyDetector-Int,730547455,Verilog,MultiStreamCUSUM-AnomalyDetector-Int,2473,0,2023-12-12 06:56:46+00:00,[],None
870,https://github.com/JigyasaSrivastava/100daysofrtl.git,2023-12-12 05:59:26+00:00,To build 100 distinct digital electronics circuits on the Xilinx Vivado Design suit. ,0,JigyasaSrivastava/100daysofrtl,730530450,Verilog,100daysofrtl,32,0,2024-01-30 16:25:22+00:00,[],None
871,https://github.com/omerdeligoz/CSE3215-Digital_Logic_Design.git,2023-11-27 08:08:57+00:00,,0,omerdeligoz/CSE3215-Digital_Logic_Design,724013157,Verilog,CSE3215-Digital_Logic_Design,1242,0,2024-02-01 22:28:47+00:00,[],None
872,https://github.com/LICH250/MyNote.git,2023-11-27 02:27:27+00:00,my study note,0,LICH250/MyNote,723909267,Verilog,MyNote,5830,0,2023-12-12 09:29:48+00:00,[],None
873,https://github.com/Tiobilito/Projecto-mips.git,2023-11-30 03:59:01+00:00,,0,Tiobilito/Projecto-mips,725400490,Verilog,Projecto-mips,3989,0,2023-12-03 19:45:48+00:00,[],None
874,https://github.com/DeepikaMannem/Verilog.git,2023-12-10 03:56:22+00:00,,0,DeepikaMannem/Verilog,729698656,Verilog,Verilog,48,0,2024-01-09 05:53:38+00:00,[],None
875,https://github.com/MoAdelEzz/VLSI-Project.git,2023-12-05 08:17:56+00:00,,1,MoAdelEzz/VLSI-Project,727615756,Verilog,VLSI-Project,81684,0,2024-04-09 21:35:28+00:00,[],None
876,https://github.com/FreddyAmgad/Digital-design-one.git,2023-12-10 01:45:14+00:00,,0,FreddyAmgad/Digital-design-one,729678360,Verilog,Digital-design-one,19,0,2024-04-12 16:26:02+00:00,[],None
877,https://github.com/MohamSadeghi/DLD_Lab2.git,2023-11-26 20:09:48+00:00,,0,MohamSadeghi/DLD_Lab2,723805644,Verilog,DLD_Lab2,1372,0,2023-11-26 20:14:30+00:00,[],None
878,https://github.com/wuu11/CPU-miniRV.git,2023-11-29 13:24:35+00:00,基于miniRV的SoC设计,0,wuu11/CPU-miniRV,725115949,Verilog,CPU-miniRV,1552,0,2023-11-29 13:54:39+00:00,[],None
879,https://github.com/Toms-jiji/FFT_verilog.git,2023-12-01 17:30:35+00:00,,0,Toms-jiji/FFT_verilog,726172314,Verilog,FFT_verilog,7,0,2023-12-01 17:31:42+00:00,[],None
880,https://github.com/jorgeav55/Risc_V_FinalProject.git,2023-11-27 23:00:54+00:00,,0,jorgeav55/Risc_V_FinalProject,724355734,Verilog,Risc_V_FinalProject,38,0,2023-11-27 23:26:29+00:00,[],None
881,https://github.com/alokerdas/gf180mpw1.git,2023-12-02 05:14:43+00:00,"Efabless tape out for gf 180, Shuttle 1",0,alokerdas/gf180mpw1,726342015,Verilog,gf180mpw1,4392,0,2023-12-02 06:07:58+00:00,[],https://api.github.com/licenses/apache-2.0
882,https://github.com/veri9ood100/AXI_Lite_Interface.git,2023-12-01 02:09:24+00:00,,0,veri9ood100/AXI_Lite_Interface,725851978,Verilog,AXI_Lite_Interface,14,0,2023-12-01 02:10:28+00:00,[],None
883,https://github.com/turuturu/core-template.git,2023-12-04 00:23:45+00:00,,0,turuturu/core-template,726992149,Verilog,core-template,325,0,2023-12-04 00:26:48+00:00,[],None
884,https://github.com/JayDao-itivnu/my_projects.git,2023-12-04 08:53:31+00:00,,0,JayDao-itivnu/my_projects,727132750,Verilog,my_projects,11927,0,2023-12-04 08:54:17+00:00,[],https://api.github.com/licenses/apache-2.0
885,https://github.com/chenmufeng0119/hybrid.git,2023-12-06 16:54:37+00:00,,0,chenmufeng0119/hybrid,728305120,Verilog,hybrid,11927,0,2023-12-06 16:55:21+00:00,[],https://api.github.com/licenses/apache-2.0
886,https://github.com/amraliraqi/Chapter-4-Exercises-Solutions-for-Digital-Design-and-Computer-Architecture-RISC-V-Edition-.git,2023-12-14 17:02:33+00:00,"I am have studied chapters 2, 3, and 4 of  the reference “Digital Design and Computer Architecture RISC-V Edition” and these are the solutions for chapter 4 exercises all in Verilog.",0,amraliraqi/Chapter-4-Exercises-Solutions-for-Digital-Design-and-Computer-Architecture-RISC-V-Edition-,731698361,Verilog,Chapter-4-Exercises-Solutions-for-Digital-Design-and-Computer-Architecture-RISC-V-Edition-,16967,0,2024-01-31 19:42:31+00:00,[],None
887,https://github.com/krishnak1808/hdl_system_verilog.git,2023-11-30 10:27:10+00:00,For Verilog Practice,0,krishnak1808/hdl_system_verilog,725526008,Verilog,hdl_system_verilog,44,0,2023-12-16 16:23:08+00:00,"['hdl', 'processor', 'systemverilog', 'verilog']",None
888,https://github.com/ray13542/112-1_CA_final_project.git,2023-12-02 16:32:57+00:00,,0,ray13542/112-1_CA_final_project,726524738,Verilog,112-1_CA_final_project,1714,0,2024-03-09 11:21:20+00:00,[],None
889,https://github.com/Nagar203/Verilog.git,2023-12-01 18:52:08+00:00,,0,Nagar203/Verilog,726201513,Verilog,Verilog,19,0,2023-12-31 19:21:58+00:00,[],None
890,https://github.com/Codingminyen/Verilog_UART.git,2023-12-03 12:14:11+00:00,,0,Codingminyen/Verilog_UART,726790217,Verilog,Verilog_UART,68,0,2024-01-06 12:09:15+00:00,[],None
891,https://github.com/Josephood7/Lab6.git,2023-12-02 17:34:09+00:00,,0,Josephood7/Lab6,726544419,Verilog,Lab6,318,0,2023-12-06 12:53:25+00:00,[],None
892,https://github.com/xchinmaydh/asic_gpu.git,2023-12-08 01:52:54+00:00,,0,xchinmaydh/asic_gpu,728922126,Verilog,asic_gpu,11927,0,2023-12-08 01:53:32+00:00,[],https://api.github.com/licenses/apache-2.0
893,https://github.com/beilingly/RTL_PhasesyncPLL.git,2023-12-08 09:20:26+00:00,,0,beilingly/RTL_PhasesyncPLL,729041949,Verilog,RTL_PhasesyncPLL,172,0,2023-12-08 09:31:14+00:00,[],None
894,https://github.com/RyanMPrice/AMDemodulator.git,2023-12-08 18:43:31+00:00,AM-Demo-Demodulator,0,RyanMPrice/AMDemodulator,729261242,Verilog,AMDemodulator,4643,0,2023-12-08 18:47:52+00:00,[],https://api.github.com/licenses/gpl-3.0
895,https://github.com/Thomas717/DFF-based_PUF.git,2023-12-08 19:40:00+00:00,A D Flip Flop based PUF design with RISC-V MCU.,0,Thomas717/DFF-based_PUF,729277617,Verilog,DFF-based_PUF,23062,0,2023-12-08 20:08:43+00:00,[],https://api.github.com/licenses/apache-2.0
896,https://github.com/Priyanshu-1012/async-fifo.git,2023-11-28 08:10:54+00:00,,0,Priyanshu-1012/async-fifo,724506578,Verilog,async-fifo,8,0,2023-11-28 08:11:48+00:00,[],None
897,https://github.com/bmscesscs23/VeriVerse.git,2023-12-10 12:38:35+00:00,2 day verilog workshop,0,bmscesscs23/VeriVerse,729810483,Verilog,VeriVerse,296,0,2023-12-10 12:39:49+00:00,[],None
898,https://github.com/landonr7/Systems-Synthesis-and-Modeling.git,2023-12-09 21:23:59+00:00,,0,landonr7/Systems-Synthesis-and-Modeling,729637309,Verilog,Systems-Synthesis-and-Modeling,6173,0,2023-12-09 21:25:04+00:00,[],None
899,https://github.com/neesaaa/CSE311-Computer-Architecture-Project-Interrupt-Controller.git,2023-11-28 19:46:44+00:00,,2,neesaaa/CSE311-Computer-Architecture-Project-Interrupt-Controller,724787483,,CSE311-Computer-Architecture-Project-Interrupt-Controller,2,0,2023-11-28 19:46:44+00:00,[],None
900,https://github.com/diy-ic/lincoln-gfmpw.git,2023-12-01 19:33:36+00:00,,0,diy-ic/lincoln-gfmpw,726215306,Verilog,lincoln-gfmpw,221377,0,2023-12-06 22:56:20+00:00,[],https://api.github.com/licenses/apache-2.0
901,https://github.com/AliMaher15/LFSR.git,2023-12-12 23:14:10+00:00,Digital design of a simple LFSR using Verilog,0,AliMaher15/LFSR,730897979,Verilog,LFSR,2,0,2023-12-12 23:14:34+00:00,[],None
902,https://github.com/KingsleyHng/4bit-Carry-Look-Ahead-Adder.git,2023-12-13 16:07:08+00:00,,0,KingsleyHng/4bit-Carry-Look-Ahead-Adder,731229854,Verilog,4bit-Carry-Look-Ahead-Adder,6,0,2023-12-13 16:11:13+00:00,[],None
903,https://github.com/jsajda19/EC311_Project.git,2023-12-04 23:20:29+00:00,,1,jsajda19/EC311_Project,727467357,Verilog,EC311_Project,10891,0,2023-12-12 00:07:12+00:00,[],None
904,https://github.com/matheusbarret0/Pratica_laboratorial_1.git,2023-12-14 18:36:55+00:00,Circuitos Combinacionais,0,matheusbarret0/Pratica_laboratorial_1,731730228,Verilog,Pratica_laboratorial_1,3383,0,2023-12-14 18:52:15+00:00,[],None
905,https://github.com/goushaa/Adder-Mania.git,2023-12-13 14:41:45+00:00,,0,goushaa/Adder-Mania,731190541,Verilog,Adder-Mania,69,0,2023-12-14 20:10:59+00:00,[],None
906,https://github.com/ff08435/DLD-Final-Project-Piano-Tiles.git,2023-12-15 06:11:05+00:00,,0,ff08435/DLD-Final-Project-Piano-Tiles,731895129,Verilog,DLD-Final-Project-Piano-Tiles,24,0,2023-12-15 06:13:54+00:00,[],None
907,https://github.com/EDS2222/ECE287-FINAL.git,2023-12-15 04:07:24+00:00,FINAL Project for ECE-287,0,EDS2222/ECE287-FINAL,731865962,Verilog,ECE287-FINAL,14,0,2023-12-15 08:50:28+00:00,[],None
908,https://github.com/ChipUSM/Campamento-ChipUSM-2023.git,2023-12-15 16:32:47+00:00,"Repositorio de la primera edición del Campamento ChipUSM, con los distintos proyectos realizados por los estudiantes.",2,ChipUSM/Campamento-ChipUSM-2023,732098664,Verilog,Campamento-ChipUSM-2023,59149,0,2023-12-15 18:39:51+00:00,[],https://api.github.com/licenses/apache-2.0
909,https://github.com/ARUL2708x/Jenkins.git,2023-12-07 06:15:21+00:00,,0,ARUL2708x/Jenkins,728530304,Verilog,Jenkins,6,0,2023-12-15 05:44:11+00:00,[],None
910,https://github.com/GaryZhous/Pong.git,2023-11-29 22:21:05+00:00,,0,GaryZhous/Pong,725316898,Verilog,Pong,254,0,2023-11-29 22:21:52+00:00,[],None
911,https://github.com/assertion-gptprompts/sva-gptprompts.git,2023-12-11 03:36:13+00:00,This directory is used for systemverilog assertion GPT autogeneration,0,assertion-gptprompts/sva-gptprompts,730029810,Verilog,sva-gptprompts,30,0,2023-12-13 09:46:27+00:00,[],None
912,https://github.com/BlackRanger4/LOGI-CKTS-DIG-SYS-.git,2023-12-16 19:09:52+00:00,Logical circuts and Digital system,0,BlackRanger4/LOGI-CKTS-DIG-SYS-,732466640,Verilog,LOGI-CKTS-DIG-SYS-,4542,0,2023-12-21 13:33:58+00:00,[],None
913,https://github.com/Jason910803/computer-architecture.git,2023-12-09 08:28:59+00:00,,0,Jason910803/computer-architecture,729440220,Verilog,computer-architecture,25,0,2023-12-09 08:45:12+00:00,[],None
914,https://github.com/HassanKhaled11/Washing_Machine.git,2023-12-13 01:23:12+00:00,,0,HassanKhaled11/Washing_Machine,730925579,Verilog,Washing_Machine,8,0,2023-12-25 22:43:27+00:00,[],None
915,https://github.com/peter-noerlund/tinytapeout-test.git,2023-12-14 22:17:49+00:00,TinyTapeout test,0,peter-noerlund/tinytapeout-test,731790816,Verilog,tinytapeout-test,45,0,2023-12-25 11:07:04+00:00,[],https://api.github.com/licenses/mit
916,https://github.com/anlit75/ADPLL.git,2023-12-09 09:16:50+00:00,All Digital Phase-Locked Loop (ADPLL),0,anlit75/ADPLL,729451432,Verilog,ADPLL,2113,0,2024-01-16 03:35:13+00:00,[],None
917,https://github.com/alissonpef/Linguagem-e-Descricao-de-Hardware.git,2023-11-26 18:45:37+00:00,,0,alissonpef/Linguagem-e-Descricao-de-Hardware,723783692,Verilog,Linguagem-e-Descricao-de-Hardware,18,0,2023-11-26 18:47:25+00:00,[],None
918,https://github.com/alissonpef/Cronometro-em-FPGA.git,2023-12-07 20:26:51+00:00,,0,alissonpef/Cronometro-em-FPGA,728845570,Verilog,Cronometro-em-FPGA,1027,0,2023-12-07 20:34:15+00:00,[],None
919,https://github.com/Sameersinghere/RISC-Vproject.git,2023-11-29 12:59:15+00:00,"This is my project work on ""Synergising RISC-V Core with Low Power FIR Filtering on FPGA for Enhanced Processing Efficiency""",0,Sameersinghere/RISC-Vproject,725105483,Verilog,RISC-Vproject,17,0,2024-01-19 09:01:04+00:00,[],None
920,https://github.com/Ammar-Bin-Amir/AXI4.git,2023-12-05 06:26:16+00:00,RTL Design of AXI4 Bus Protocol followed by AXI4-Lite Bus Protocol and Handshaking Communication Principle,0,Ammar-Bin-Amir/AXI4,727577845,Verilog,AXI4,20,0,2023-12-12 14:32:40+00:00,"['axi4', 'axi4-lite-interface', 'bus-protocol', 'handshaking-algorithm', 'rtl-design', 'verilog']",None
921,https://github.com/FarhanAli24/Programming-Custom-Servo-IP.git,2023-11-30 20:20:41+00:00,Coded Nios II processor on Cyclone-V FPGA in C.  Developed Custom component in VHDL,0,FarhanAli24/Programming-Custom-Servo-IP,725760097,Verilog,Programming-Custom-Servo-IP,4679,0,2024-04-11 06:32:55+00:00,[],None
922,https://github.com/uday-b-n/RISC-V--pipeline-processor.git,2023-12-04 14:23:23+00:00,,0,uday-b-n/RISC-V--pipeline-processor,727267962,Verilog,RISC-V--pipeline-processor,24,0,2023-12-04 14:24:09+00:00,[],None
923,https://github.com/donalmonahan/buttonCleanUp.git,2023-12-04 11:47:48+00:00,Verilog module to deal with bounce from a mechanical push-button.,0,donalmonahan/buttonCleanUp,727201107,Verilog,buttonCleanUp,1,0,2023-12-04 11:48:31+00:00,[],None
924,https://github.com/oleg-sin/tangnano9k_ws2812b.git,2023-12-04 17:37:55+00:00,,0,oleg-sin/tangnano9k_ws2812b,727353206,Verilog,tangnano9k_ws2812b,3,0,2023-12-04 17:39:52+00:00,[],None
925,https://github.com/peplxx/keyboard-driver-vhdl.git,2023-11-30 21:32:24+00:00,Driver for handling matrix keyboard 4x4 on FPGA Board,0,peplxx/keyboard-driver-vhdl,725782044,Verilog,keyboard-driver-vhdl,3,0,2023-12-01 06:45:07+00:00,"['driver', 'fpga', 'fpga-programming', 'hardware', 'keyboard', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/mit
926,https://github.com/AbdulMoizSheikh1/Conv_Acc.git,2023-12-01 08:57:56+00:00,,0,AbdulMoizSheikh1/Conv_Acc,725970256,Verilog,Conv_Acc,52930,0,2023-12-01 09:12:54+00:00,[],https://api.github.com/licenses/apache-2.0
927,https://github.com/hsoeta/module_design.git,2023-12-01 12:10:31+00:00,,0,hsoeta/module_design,726041428,Verilog,module_design,10,0,2023-12-01 12:21:30+00:00,[],None
928,https://github.com/TharunSaiBesthaGaddam/Quick_Sort.git,2023-12-01 14:06:17+00:00,,0,TharunSaiBesthaGaddam/Quick_Sort,726087236,Verilog,Quick_Sort,19,0,2023-12-01 14:06:49+00:00,[],None
929,https://github.com/TharunSaiBesthaGaddam/SystolicArray.git,2023-12-01 14:01:41+00:00,,0,TharunSaiBesthaGaddam/SystolicArray,726085332,Verilog,SystolicArray,223,0,2023-12-01 14:03:41+00:00,[],None
930,https://github.com/rafaelpinheiro32/4-bit-register.git,2023-11-26 01:31:22+00:00,4-bit register in verilog,0,rafaelpinheiro32/4-bit-register,723539763,Verilog,4-bit-register,5,0,2023-11-26 01:55:06+00:00,[],None
931,https://github.com/vachas23/Counter.git,2023-11-26 05:05:37+00:00,Counter using load,0,vachas23/Counter,723575237,Verilog,Counter,1,0,2023-11-26 05:06:18+00:00,[],None
932,https://github.com/Stridery/Verilog_CPU.git,2023-11-27 06:47:19+00:00,Implementing CPU with Verilog,0,Stridery/Verilog_CPU,723983971,Verilog,Verilog_CPU,12,0,2023-11-27 06:49:43+00:00,[],None
933,https://github.com/kir486680/SystolicMul.git,2023-11-27 02:08:33+00:00,GFMPW-1 Shuttle Project,0,kir486680/SystolicMul,723904507,Verilog,SystolicMul,11927,0,2023-11-27 02:09:21+00:00,[],https://api.github.com/licenses/apache-2.0
934,https://github.com/jilliane-ruth/TrafficLight_Partial.git,2023-11-27 05:30:39+00:00,aaaa,0,jilliane-ruth/TrafficLight_Partial,723959048,Verilog,TrafficLight_Partial,6,0,2023-11-27 05:43:31+00:00,[],None
935,https://github.com/Pinigelbard/PWM.git,2023-11-27 13:57:13+00:00,,0,Pinigelbard/PWM,724151153,Verilog,PWM,0,0,2023-11-27 13:57:49+00:00,[],None
936,https://github.com/alikhm4528/Sobel_Verilog.git,2023-11-27 20:20:58+00:00,"This project primarily focused on implementing the Sobel algorithm, a widely used technique in image processing for edge detection.",0,alikhm4528/Sobel_Verilog,724307586,Verilog,Sobel_Verilog,2394,0,2023-11-27 20:31:07+00:00,[],None
937,https://github.com/SinghalNaina/Two_stage_opamp.git,2023-11-28 03:34:57+00:00,Test project.,0,SinghalNaina/Two_stage_opamp,724425338,Verilog,Two_stage_opamp,237,0,2023-11-28 03:35:03+00:00,[],https://api.github.com/licenses/apache-2.0
938,https://github.com/stark-phoenix/CNN-Inference-Accelerator.git,2023-11-29 04:14:12+00:00,,0,stark-phoenix/CNN-Inference-Accelerator,724924472,Verilog,CNN-Inference-Accelerator,12,0,2023-11-29 04:15:53+00:00,[],None
939,https://github.com/WarrenNou/ECE-128-LAB-11.git,2023-11-30 02:23:31+00:00,,0,WarrenNou/ECE-128-LAB-11,725376173,Verilog,ECE-128-LAB-11,4,0,2023-11-30 02:26:05+00:00,[],None
940,https://github.com/odguzmanv/CoinMaster.git,2023-11-29 18:29:15+00:00,Coin counter with FPGA,0,odguzmanv/CoinMaster,725243058,Verilog,CoinMaster,35,0,2023-11-30 21:47:23+00:00,[],https://api.github.com/licenses/mit
941,https://github.com/engrakmal/USRT.git,2023-12-05 11:09:44+00:00,,0,engrakmal/USRT,727682924,Verilog,USRT,2,0,2023-12-05 11:10:54+00:00,[],None
942,https://github.com/mustafaarslan0/gf180mpw_caravel.git,2023-12-05 11:20:51+00:00,,0,mustafaarslan0/gf180mpw_caravel,727687237,Verilog,gf180mpw_caravel,11927,0,2023-12-06 07:25:22+00:00,[],https://api.github.com/licenses/apache-2.0
943,https://github.com/sirazenkov/ContraFPGA.git,2023-11-26 11:32:05+00:00,FPGA implementations of contrast enhancement methods,0,sirazenkov/ContraFPGA,723659681,Verilog,ContraFPGA,752,0,2023-11-26 12:17:54+00:00,[],https://api.github.com/licenses/gpl-3.0
944,https://github.com/JThr3e/AdventOfCode.git,2023-12-01 07:38:44+00:00,,0,JThr3e/AdventOfCode,725942603,Verilog,AdventOfCode,99,0,2023-12-04 02:43:43+00:00,[],None
945,https://github.com/Ananya22131/ANN_IIITD2.git,2023-12-11 08:21:14+00:00,,0,Ananya22131/ANN_IIITD2,730109397,Verilog,ANN_IIITD2,11927,0,2023-12-11 08:21:54+00:00,[],https://api.github.com/licenses/apache-2.0
946,https://github.com/hsuting0627/ICLAB.git,2023-11-26 06:52:47+00:00,,0,hsuting0627/ICLAB,723596167,Verilog,ICLAB,69,0,2023-11-26 06:53:39+00:00,[],None
947,https://github.com/rlf-arlut/eposhh_fir.git,2023-12-11 19:17:52+00:00,Configurable FIR filter with thresholding and sample snapshoting,0,rlf-arlut/eposhh_fir,730368982,Verilog,eposhh_fir,61,0,2023-12-11 19:19:58+00:00,[],None
948,https://github.com/NirupamYashas/Information_Leakage_RTL_Code.git,2023-12-12 02:50:13+00:00,,1,NirupamYashas/Information_Leakage_RTL_Code,730482653,Verilog,Information_Leakage_RTL_Code,17,0,2023-12-12 02:50:55+00:00,[],None
949,https://github.com/theanhiti/caravel_tutorial.git,2023-12-12 01:35:15+00:00,,0,theanhiti/caravel_tutorial,730463869,Verilog,caravel_tutorial,73703,0,2023-12-12 02:01:06+00:00,[],https://api.github.com/licenses/apache-2.0
950,https://github.com/Ivan890129/cad_hw3_power.git,2023-12-02 14:49:56+00:00,,0,Ivan890129/cad_hw3_power,726488716,Verilog,cad_hw3_power,4039,0,2023-12-03 00:45:24+00:00,[],None
951,https://github.com/uday-b-n/RISCV_major_project.git,2023-12-13 10:21:47+00:00,,0,uday-b-n/RISCV_major_project,731084762,Verilog,RISCV_major_project,33,0,2023-12-13 10:24:10+00:00,[],None
952,https://github.com/rogeermv/nono.git,2023-12-12 20:26:30+00:00,,0,rogeermv/nono,730855186,Verilog,nono,10,0,2023-12-12 20:26:36+00:00,[],https://api.github.com/licenses/apache-2.0
953,https://github.com/russellfriesenhahn/gf180-mpw2.git,2023-12-12 22:35:58+00:00,Programmable 10-tap FIR filter with configurable thresholding and snapshoting capabilities,0,russellfriesenhahn/gf180-mpw2,730889330,Verilog,gf180-mpw2,73693,0,2023-12-12 22:48:05+00:00,[],https://api.github.com/licenses/apache-2.0
954,https://github.com/AliMaher15/Automatic-Garage-Door-Controller.git,2023-12-12 23:15:50+00:00,Digital design of a simple FSM using Verilog,0,AliMaher15/Automatic-Garage-Door-Controller,730898373,Verilog,Automatic-Garage-Door-Controller,2,0,2023-12-12 23:16:20+00:00,[],None
955,https://github.com/RamaManoj/CS6230-EE20B148-EE20B128.git,2023-11-26 18:12:18+00:00,,0,RamaManoj/CS6230-EE20B148-EE20B128,723774651,Verilog,CS6230-EE20B148-EE20B128,2204,0,2023-12-14 06:13:16+00:00,[],None
956,https://github.com/talhaiqbal-10xe/algo_hardware_examples.git,2023-12-14 07:23:58+00:00,,0,talhaiqbal-10xe/algo_hardware_examples,731482775,Verilog,algo_hardware_examples,7,0,2023-12-14 07:40:09+00:00,[],None
957,https://github.com/ethanajohnston/BlackjackVerilog.git,2023-12-03 16:18:00+00:00,A simple black jack game made in Verilog for DE1-SoC FPGA dev kit,0,ethanajohnston/BlackjackVerilog,726864025,Verilog,BlackjackVerilog,943,0,2023-12-05 16:29:21+00:00,[],None
958,https://github.com/Jmairn/towergame.git,2023-12-14 20:45:52+00:00,,0,Jmairn/towergame,731768232,Verilog,towergame,4451,0,2023-12-14 20:50:03+00:00,[],None
959,https://github.com/matheusbarret0/Pratica_laboratorial_3.git,2023-12-14 18:37:17+00:00,Projeto de máquina de estados,0,matheusbarret0/Pratica_laboratorial_3,731730341,Verilog,Pratica_laboratorial_3,711,0,2023-12-14 18:52:01+00:00,[],None
960,https://github.com/Aniket-Bodele/SFFT.git,2023-12-14 14:07:42+00:00,"SFFT block takes 8*8 complex inputs (in which we need to provide real and complex inputs separately), inputs need to be given in 12 bits in which last 4 bits are reserved for the numbers after decimal point , This ISFFT block is made of self made FFT And IFFT blocks given in the code below .",0,Aniket-Bodele/SFFT,731629499,Verilog,SFFT,74,0,2023-12-14 14:14:02+00:00,[],None
961,https://github.com/Shodz14/Low-Power-Configurable-Multi-Clock-Digital-System-.git,2023-12-15 13:54:08+00:00,It is responsible of receiving commands through UART receiver to do different system functions as register file reading/writing or doing some processing using ALU block and send result as well as CRC bits of result using 4 bytes frame through UART transmitter communication protocol.,0,Shodz14/Low-Power-Configurable-Multi-Clock-Digital-System-,732042932,Verilog,Low-Power-Configurable-Multi-Clock-Digital-System-,13,0,2023-12-15 14:29:57+00:00,[],None
962,https://github.com/DouglasWWolf/sidewinder_int_demo.git,2023-12-14 23:05:15+00:00,Reference design (with software) for generating interrupts on the PCI bridge,0,DouglasWWolf/sidewinder_int_demo,731801506,Verilog,sidewinder_int_demo,584,0,2023-12-14 23:06:41+00:00,[],None
963,https://github.com/Nomdinoh/Single-Cycle-RISC.git,2023-12-16 13:14:37+00:00,,0,Nomdinoh/Single-Cycle-RISC,732373279,Verilog,Single-Cycle-RISC,5,0,2023-12-16 13:16:29+00:00,[],None
964,https://github.com/brian-mortimer/pulse-generator.git,2023-12-13 19:12:42+00:00,,0,brian-mortimer/pulse-generator,731298888,Verilog,pulse-generator,1086,0,2023-12-13 19:57:03+00:00,[],None
965,https://github.com/liuchao6355/SM4.git,2023-12-16 09:09:28+00:00,,0,liuchao6355/SM4,732315165,Verilog,SM4,8,0,2023-12-16 09:10:35+00:00,[],None
966,https://github.com/RandyMcSavage/2048FPGAProject.git,2023-12-16 03:31:58+00:00,,0,RandyMcSavage/2048FPGAProject,732246940,Verilog,2048FPGAProject,7668,0,2023-12-16 03:32:17+00:00,[],None
967,https://github.com/Sam-Shuman/Rhythm-Hero.git,2023-12-15 00:25:43+00:00,Gutari Hero like game where you must press buttons based on a number that displays from a FPGA board,0,Sam-Shuman/Rhythm-Hero,731816909,Verilog,Rhythm-Hero,20,0,2023-12-15 00:28:12+00:00,[],None
968,https://github.com/inmare/verilog_vending_machine.git,2023-12-05 08:23:23+00:00,전전설2 최종 프로젝트,0,inmare/verilog_vending_machine,727617844,Verilog,verilog_vending_machine,174,0,2023-12-16 02:26:49+00:00,[],None
969,https://github.com/sdmetzger/iceBreakerExample.git,2023-11-27 14:42:42+00:00,Files and info collected to establish open-source tool flow for FPGA design work.,0,sdmetzger/iceBreakerExample,724172658,Verilog,iceBreakerExample,15606,0,2023-11-27 16:53:00+00:00,[],https://api.github.com/licenses/mit
970,https://github.com/syedzuhairabbasrizvi/AbyssEscape-A-DLD-Project.git,2023-11-30 05:56:58+00:00,Fall 2023 Digital Logic and Design Project,0,syedzuhairabbasrizvi/AbyssEscape-A-DLD-Project,725431069,Verilog,AbyssEscape-A-DLD-Project,16586,0,2023-12-22 14:14:53+00:00,[],None
971,https://github.com/jhdonghj/BUAA-CO-2023.git,2023-12-15 01:58:56+00:00,BUAA-CO-2023 source code,0,jhdonghj/BUAA-CO-2023,731836186,Verilog,BUAA-CO-2023,16872,0,2023-12-25 07:27:09+00:00,[],None
972,https://github.com/Squareless-XD/2023Fall-UCAS-CALab.git,2023-12-11 14:43:36+00:00,,0,Squareless-XD/2023Fall-UCAS-CALab,730261036,Verilog,2023Fall-UCAS-CALab,134,0,2023-12-11 17:32:55+00:00,[],None
973,https://github.com/MohdYasser1/8259A-PIC-using-Verilog.git,2023-12-04 18:30:03+00:00,,0,MohdYasser1/8259A-PIC-using-Verilog,727373505,Verilog,8259A-PIC-using-Verilog,43,0,2024-01-03 17:27:19+00:00,[],None
974,https://github.com/YoussefGobran/PIC-8259-Arch.git,2023-12-04 16:20:55+00:00,,0,YoussefGobran/PIC-8259-Arch,727320973,Verilog,PIC-8259-Arch,646,0,2024-01-02 12:32:30+00:00,[],None
975,https://github.com/vocandaoven/mathfundmental.git,2023-12-04 11:36:29+00:00,数逻项目,0,vocandaoven/mathfundmental,727196883,Verilog,mathfundmental,2448,0,2023-12-26 07:24:30+00:00,[],None
976,https://github.com/CharanMV2913/VLSI-Design.git,2023-12-02 04:20:29+00:00,,0,CharanMV2913/VLSI-Design,726331094,Verilog,VLSI-Design,3286,0,2023-12-20 11:45:40+00:00,[],None
977,https://github.com/MODKWODK/LAB4-2-MIX-LAB3-FIR-LAB4-1-WITH-WISHBOND.git,2023-12-07 09:25:12+00:00,結合LAB3 fir & LAB4-1 exemem-fir，放入user project area 用WB(wishbond interface)作為user project & caravel soc溝通介面,0,MODKWODK/LAB4-2-MIX-LAB3-FIR-LAB4-1-WITH-WISHBOND,728594927,Verilog,LAB4-2-MIX-LAB3-FIR-LAB4-1-WITH-WISHBOND,4655,0,2024-01-12 08:13:50+00:00,[],None
978,https://github.com/MahdiHaeri/Verilog_Logic_Circuit.git,2023-12-13 07:41:32+00:00,Logic Circuit module Implementation with Verilog,0,MahdiHaeri/Verilog_Logic_Circuit,731025845,Verilog,Verilog_Logic_Circuit,28,0,2024-01-13 22:07:48+00:00,"['logic-circuits', 'verilog']",None
979,https://github.com/mikeakohn/m6502.git,2023-12-14 23:55:24+00:00,FPGA implementation of the 6502.,0,mikeakohn/m6502,731811304,Verilog,m6502,127,0,2023-12-14 23:58:26+00:00,[],https://api.github.com/licenses/mit
980,https://github.com/SHIVANANDA23/UART.git,2023-12-13 11:06:52+00:00,,0,SHIVANANDA23/UART,731101404,Verilog,UART,15,0,2023-12-13 11:13:42+00:00,[],None
981,https://github.com/gabrielroman1107/ICOM4215-MIPS_Project.git,2023-11-29 01:21:53+00:00,,0,gabrielroman1107/ICOM4215-MIPS_Project,724880263,Verilog,ICOM4215-MIPS_Project,617,0,2024-01-18 02:35:00+00:00,[],None
982,https://github.com/PrathikshaRBhat/Verilog-HDL-Mini-Projects.git,2023-12-15 05:12:21+00:00,This repository contains set of mini projects implemented using verilog hardware discriptive language,0,PrathikshaRBhat/Verilog-HDL-Mini-Projects,731880566,Verilog,Verilog-HDL-Mini-Projects,6040,0,2023-12-15 05:48:13+00:00,[],None
983,https://github.com/YoussefNasser11/Low-Power-Multi-Clock-Digital-System-using-SPI.git,2023-12-09 01:19:20+00:00,,0,YoussefNasser11/Low-Power-Multi-Clock-Digital-System-using-SPI,729352899,Verilog,Low-Power-Multi-Clock-Digital-System-using-SPI,5654,0,2024-01-31 03:25:12+00:00,[],None
984,https://github.com/davi-btr/Spectrum_Analyzer.git,2023-11-28 15:08:13+00:00,Implementation of a spectrum analyser on Altera DE2 FPGA board,0,davi-btr/Spectrum_Analyzer,724675735,Verilog,Spectrum_Analyzer,342,0,2023-11-28 15:09:42+00:00,[],None
985,https://github.com/ImtiyazAli1997/Verilog_.git,2023-11-30 15:44:52+00:00,,0,ImtiyazAli1997/Verilog_,725655381,Verilog,Verilog_,26032,0,2023-11-30 16:05:05+00:00,[],None
986,https://github.com/AliMaher15/ALU.git,2023-12-12 22:52:45+00:00,Digital design of a simple ALU using Verilog ,0,AliMaher15/ALU,730893237,Verilog,ALU,8,0,2024-03-19 15:50:33+00:00,[],None
987,https://github.com/FatTran/SDRAM_Controller.git,2023-12-06 09:07:20+00:00,,0,FatTran/SDRAM_Controller,728116269,Verilog,SDRAM_Controller,150,0,2023-12-06 09:09:21+00:00,[],None
988,https://github.com/RawanMostafa08/VLSI.git,2023-12-08 14:28:54+00:00,"The Verilog implementation, testing, synthesis, and place-and-route processes for the design of a 32-bit floating-point arithmetic unit",2,RawanMostafa08/VLSI,729148378,Verilog,VLSI,19640,0,2024-04-04 21:31:53+00:00,[],None
