Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/Desktop/CAD/HW2/Timer/simulate_isim_beh.exe -prj Z:/Desktop/CAD/HW2/Timer/simulate_beh.prj work.simulate 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "Z:/Desktop/CAD/HW2/Timer/timer.vhd" into library work
Parsing VHDL file "Z:/Desktop/CAD/HW2/Timer/simulate.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture timer of entity timer [\timer(1)\]
Compiling architecture behavior of entity simulate
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable Z:/Desktop/CAD/HW2/Timer/simulate_isim_beh.exe
Fuse Memory Usage: 30716 KB
Fuse CPU Usage: 328 ms
