Flow report for lev_ctl
Sat Jun 21 16:53:08 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sat Jun 21 16:53:08 2025       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; lev_ctl                                     ;
; Top-level Entity Name              ; lev_ctl                                     ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 27 / 14,400 ( < 1 % )                       ;
;     Total combinational functions  ; 27 / 14,400 ( < 1 % )                       ;
;     Dedicated logic registers      ; 11 / 14,400 ( < 1 % )                       ;
; Total registers                    ; 11                                          ;
; Total pins                         ; 18 / 81 ( 22 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 552,960 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                               ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                               ;
; Total PLLs                         ; 0 / 3 ( 0 % )                               ;
; Device                             ; EP4CGX15BF14C6                              ;
; Timing Models                      ; Final                                       ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/21/2025 16:51:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; lev_ctl             ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 193675818586523.175049588023196 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)          ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 4722 MB             ; 00:00:01                           ;
; Fitter                    ; 00:00:03     ; 1.0                     ; 6197 MB             ; 00:00:04                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 4801 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4613 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4608 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4608 MB             ; 00:00:00                           ;
; Total                     ; 00:00:08     ; --                      ; --                  ; 00:00:07                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; 还请赐教         ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; 还请赐教         ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; 还请赐教         ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; 还请赐教         ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 还请赐教         ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 还请赐教         ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; 还请赐教         ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lev_ctl -c lev_ctl
quartus_fit --read_settings_files=off --write_settings_files=off lev_ctl -c lev_ctl
quartus_asm --read_settings_files=off --write_settings_files=off lev_ctl -c lev_ctl
quartus_sta lev_ctl -c lev_ctl
quartus_eda --read_settings_files=off --write_settings_files=off lev_ctl -c lev_ctl
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lev_ctl -c lev_ctl --vector_source=E:/QuartusDate/keshe1/lev_ctl/Waveform.vwf --testbench_file=E:/QuartusDate/keshe1/lev_ctl/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=E:/QuartusDate/keshe1/lev_ctl/simulation/qsim/ lev_ctl -c lev_ctl



