
SecureUnoI2C_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  0c000400  0c000400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f10  0c00064c  0c00064c  0000064c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0c00655c  0c00655c  0000655c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c00656c  0c00656c  0001f020  2**0
                  CONTENTS
  4 .ARM          00000000  0c00656c  0c00656c  0001f020  2**0
                  CONTENTS
  5 .preinit_array 00000000  0c00656c  0c00656c  0001f020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0c00656c  0c00656c  0000656c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0c006570  0c006570  00006570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  30000000  0c006574  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  00000020  0c01f000  0c01f000  0001f000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          0000007c  3000000c  3000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  30000088  30000088  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  0001f020  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0001f056  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f971  00000000  00000000  0001f099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001f9a  00000000  00000000  0002ea0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ce8  00000000  00000000  000309a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000009fb  00000000  00000000  00031690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00031a16  00000000  00000000  0003208b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000139a1  00000000  00000000  00063aa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00136275  00000000  00000000  00077442  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000357c  00000000  00000000  001ad6b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  001b0c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c00064c <__do_global_dtors_aux>:
 c00064c:	b510      	push	{r4, lr}
 c00064e:	4c05      	ldr	r4, [pc, #20]	; (c000664 <__do_global_dtors_aux+0x18>)
 c000650:	7823      	ldrb	r3, [r4, #0]
 c000652:	b933      	cbnz	r3, c000662 <__do_global_dtors_aux+0x16>
 c000654:	4b04      	ldr	r3, [pc, #16]	; (c000668 <__do_global_dtors_aux+0x1c>)
 c000656:	b113      	cbz	r3, c00065e <__do_global_dtors_aux+0x12>
 c000658:	4804      	ldr	r0, [pc, #16]	; (c00066c <__do_global_dtors_aux+0x20>)
 c00065a:	f3af 8000 	nop.w
 c00065e:	2301      	movs	r3, #1
 c000660:	7023      	strb	r3, [r4, #0]
 c000662:	bd10      	pop	{r4, pc}
 c000664:	3000000c 	.word	0x3000000c
 c000668:	00000000 	.word	0x00000000
 c00066c:	0c006544 	.word	0x0c006544

0c000670 <frame_dummy>:
 c000670:	b508      	push	{r3, lr}
 c000672:	4b03      	ldr	r3, [pc, #12]	; (c000680 <frame_dummy+0x10>)
 c000674:	b11b      	cbz	r3, c00067e <frame_dummy+0xe>
 c000676:	4903      	ldr	r1, [pc, #12]	; (c000684 <frame_dummy+0x14>)
 c000678:	4803      	ldr	r0, [pc, #12]	; (c000688 <frame_dummy+0x18>)
 c00067a:	f3af 8000 	nop.w
 c00067e:	bd08      	pop	{r3, pc}
 c000680:	00000000 	.word	0x00000000
 c000684:	30000010 	.word	0x30000010
 c000688:	0c006544 	.word	0x0c006544

0c00068c <flashLEDs>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void flashLEDs(float distance) {
 c00068c:	b580      	push	{r7, lr}
 c00068e:	b082      	sub	sp, #8
 c000690:	af00      	add	r7, sp, #0
 c000692:	ed87 0a01 	vstr	s0, [r7, #4]
//	HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_4);
//	HAL_Delay((int)delay);
//	HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_4);

	if (distance > 500) {
 c000696:	edd7 7a01 	vldr	s15, [r7, #4]
 c00069a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; c000748 <flashLEDs+0xbc>
 c00069e:	eef4 7ac7 	vcmpe.f32	s15, s14
 c0006a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 c0006a6:	dd11      	ble.n	c0006cc <flashLEDs+0x40>
		HAL_GPIO_WritePin(GPIOI, LED1_Pin, ON);
 c0006a8:	2200      	movs	r2, #0
 c0006aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 c0006ae:	4827      	ldr	r0, [pc, #156]	; (c00074c <flashLEDs+0xc0>)
 c0006b0:	f001 fa3a 	bl	c001b28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOI, LED2_Pin, OFF);
 c0006b4:	2201      	movs	r2, #1
 c0006b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 c0006ba:	4824      	ldr	r0, [pc, #144]	; (c00074c <flashLEDs+0xc0>)
 c0006bc:	f001 fa34 	bl	c001b28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, LED3_Pin|LED4_Pin, OFF);
 c0006c0:	2201      	movs	r2, #1
 c0006c2:	2112      	movs	r1, #18
 c0006c4:	4822      	ldr	r0, [pc, #136]	; (c000750 <flashLEDs+0xc4>)
 c0006c6:	f001 fa2f 	bl	c001b28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, LED4_Pin, OFF);
	} else {
		HAL_GPIO_WritePin(GPIOI, LED1_Pin|LED2_Pin, ON);
		HAL_GPIO_WritePin(GPIOF, LED3_Pin|LED4_Pin, ON);
	}
}
 c0006ca:	e039      	b.n	c000740 <flashLEDs+0xb4>
	} else if (distance > 100) {
 c0006cc:	edd7 7a01 	vldr	s15, [r7, #4]
 c0006d0:	ed9f 7a20 	vldr	s14, [pc, #128]	; c000754 <flashLEDs+0xc8>
 c0006d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 c0006d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 c0006dc:	dd0b      	ble.n	c0006f6 <flashLEDs+0x6a>
		HAL_GPIO_WritePin(GPIOI, LED1_Pin|LED2_Pin, ON);
 c0006de:	2200      	movs	r2, #0
 c0006e0:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0006e4:	4819      	ldr	r0, [pc, #100]	; (c00074c <flashLEDs+0xc0>)
 c0006e6:	f001 fa1f 	bl	c001b28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, LED3_Pin|LED4_Pin, OFF);
 c0006ea:	2201      	movs	r2, #1
 c0006ec:	2112      	movs	r1, #18
 c0006ee:	4818      	ldr	r0, [pc, #96]	; (c000750 <flashLEDs+0xc4>)
 c0006f0:	f001 fa1a 	bl	c001b28 <HAL_GPIO_WritePin>
}
 c0006f4:	e024      	b.n	c000740 <flashLEDs+0xb4>
	} else if (distance > 50) {
 c0006f6:	edd7 7a01 	vldr	s15, [r7, #4]
 c0006fa:	ed9f 7a17 	vldr	s14, [pc, #92]	; c000758 <flashLEDs+0xcc>
 c0006fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 c000702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 c000706:	dd10      	ble.n	c00072a <flashLEDs+0x9e>
		HAL_GPIO_WritePin(GPIOI, LED1_Pin|LED2_Pin, ON);
 c000708:	2200      	movs	r2, #0
 c00070a:	f44f 7140 	mov.w	r1, #768	; 0x300
 c00070e:	480f      	ldr	r0, [pc, #60]	; (c00074c <flashLEDs+0xc0>)
 c000710:	f001 fa0a 	bl	c001b28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, LED3_Pin, ON);
 c000714:	2200      	movs	r2, #0
 c000716:	2102      	movs	r1, #2
 c000718:	480d      	ldr	r0, [pc, #52]	; (c000750 <flashLEDs+0xc4>)
 c00071a:	f001 fa05 	bl	c001b28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, LED4_Pin, OFF);
 c00071e:	2201      	movs	r2, #1
 c000720:	2110      	movs	r1, #16
 c000722:	480b      	ldr	r0, [pc, #44]	; (c000750 <flashLEDs+0xc4>)
 c000724:	f001 fa00 	bl	c001b28 <HAL_GPIO_WritePin>
}
 c000728:	e00a      	b.n	c000740 <flashLEDs+0xb4>
		HAL_GPIO_WritePin(GPIOI, LED1_Pin|LED2_Pin, ON);
 c00072a:	2200      	movs	r2, #0
 c00072c:	f44f 7140 	mov.w	r1, #768	; 0x300
 c000730:	4806      	ldr	r0, [pc, #24]	; (c00074c <flashLEDs+0xc0>)
 c000732:	f001 f9f9 	bl	c001b28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, LED3_Pin|LED4_Pin, ON);
 c000736:	2200      	movs	r2, #0
 c000738:	2112      	movs	r1, #18
 c00073a:	4805      	ldr	r0, [pc, #20]	; (c000750 <flashLEDs+0xc4>)
 c00073c:	f001 f9f4 	bl	c001b28 <HAL_GPIO_WritePin>
}
 c000740:	bf00      	nop
 c000742:	3708      	adds	r7, #8
 c000744:	46bd      	mov	sp, r7
 c000746:	bd80      	pop	{r7, pc}
 c000748:	43fa0000 	.word	0x43fa0000
 c00074c:	52022000 	.word	0x52022000
 c000750:	52021400 	.word	0x52021400
 c000754:	42c80000 	.word	0x42c80000
 c000758:	42480000 	.word	0x42480000

0c00075c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c00075c:	b580      	push	{r7, lr}
 c00075e:	b084      	sub	sp, #16
 c000760:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c000762:	f000 fe59 	bl	c001418 <HAL_Init>

  /* Configure The Vector Table address */
  SCB->VTOR = 0xC000400;
 c000766:	4b15      	ldr	r3, [pc, #84]	; (c0007bc <main+0x60>)
 c000768:	4a15      	ldr	r2, [pc, #84]	; (c0007c0 <main+0x64>)
 c00076a:	609a      	str	r2, [r3, #8]
  /* !!! To boot in a secure way, ST_IROT has configured and activated the Memory Protection Unit
    In order to keep a secure environment execution, you should reconfigure the MPU to make it compatible with your application
    In this example, MPU is disabled */
  HAL_MPU_Disable();
 c00076c:	f001 f804 	bl	c001778 <HAL_MPU_Disable>
  HAL_MPU_Disable_NS();
 c000770:	f001 f822 	bl	c0017b8 <HAL_MPU_Disable_NS>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 c000774:	f000 f828 	bl	c0007c8 <SystemClock_Config>
  /* GTZC initialisation */
  MX_GTZC_S_Init();
 c000778:	f000 f884 	bl	c000884 <MX_GTZC_S_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 c00077c:	f000 fa16 	bl	c000bac <MX_GPIO_Init>
  MX_I2C1_Init();
 c000780:	f000 f9d4 	bl	c000b2c <MX_I2C1_Init>
	while (1) {
		float distance; //written to via memcpy
		uint8_t distanceBytes[4];

		// Request 4 bytes of data from the slave device (Arduino)
		if (HAL_I2C_Master_Receive(&hi2c1,
 c000784:	463a      	mov	r2, r7
 c000786:	f04f 33ff 	mov.w	r3, #4294967295
 c00078a:	9300      	str	r3, [sp, #0]
 c00078c:	2304      	movs	r3, #4
 c00078e:	2104      	movs	r1, #4
 c000790:	480c      	ldr	r0, [pc, #48]	; (c0007c4 <main+0x68>)
 c000792:	f001 fc2b 	bl	c001fec <HAL_I2C_Master_Receive>
 c000796:	4603      	mov	r3, r0
 c000798:	2b00      	cmp	r3, #0
 c00079a:	d108      	bne.n	c0007ae <main+0x52>
 c00079c:	683b      	ldr	r3, [r7, #0]
				(uint16_t) (ARDUINO_I2C_ADDRESS << 1), distanceBytes,
				sizeof(distanceBytes), HAL_MAX_DELAY) == HAL_OK) {
			// Convert received bytes back to float
			memcpy(&distance, distanceBytes, sizeof(distance));
 c00079e:	607b      	str	r3, [r7, #4]
			// Now you can use the distance variable as needed
			flashLEDs(distance);
 c0007a0:	edd7 7a01 	vldr	s15, [r7, #4]
 c0007a4:	eeb0 0a67 	vmov.f32	s0, s15
 c0007a8:	f7ff ff70 	bl	c00068c <flashLEDs>
 c0007ac:	e001      	b.n	c0007b2 <main+0x56>
		} else {
			Error_Handler();
 c0007ae:	f000 fa67 	bl	c000c80 <Error_Handler>
		}

		HAL_Delay(10); // Poll twice every second
 c0007b2:	200a      	movs	r0, #10
 c0007b4:	f000 feac 	bl	c001510 <HAL_Delay>
	while (1) {
 c0007b8:	e7e4      	b.n	c000784 <main+0x28>
 c0007ba:	bf00      	nop
 c0007bc:	e000ed00 	.word	0xe000ed00
 c0007c0:	0c000400 	.word	0x0c000400
 c0007c4:	30000028 	.word	0x30000028

0c0007c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 c0007c8:	b580      	push	{r7, lr}
 c0007ca:	b09c      	sub	sp, #112	; 0x70
 c0007cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 c0007ce:	f107 0320 	add.w	r3, r7, #32
 c0007d2:	2250      	movs	r2, #80	; 0x50
 c0007d4:	2100      	movs	r1, #0
 c0007d6:	4618      	mov	r0, r3
 c0007d8:	f005 fe88 	bl	c0064ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 c0007dc:	f107 0308 	add.w	r3, r7, #8
 c0007e0:	2200      	movs	r2, #0
 c0007e2:	601a      	str	r2, [r3, #0]
 c0007e4:	605a      	str	r2, [r3, #4]
 c0007e6:	609a      	str	r2, [r3, #8]
 c0007e8:	60da      	str	r2, [r3, #12]
 c0007ea:	611a      	str	r2, [r3, #16]
 c0007ec:	615a      	str	r2, [r3, #20]

  if (HAL_RCC_DeInit() != HAL_OK)
 c0007ee:	f002 fd6f 	bl	c0032d0 <HAL_RCC_DeInit>
 c0007f2:	4603      	mov	r3, r0
 c0007f4:	2b00      	cmp	r3, #0
 c0007f6:	d001      	beq.n	c0007fc <SystemClock_Config+0x34>
  {
    Error_Handler();
 c0007f8:	f000 fa42 	bl	c000c80 <Error_Handler>
  }

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 c0007fc:	4b20      	ldr	r3, [pc, #128]	; (c000880 <SystemClock_Config+0xb8>)
 c0007fe:	691b      	ldr	r3, [r3, #16]
 c000800:	4a1f      	ldr	r2, [pc, #124]	; (c000880 <SystemClock_Config+0xb8>)
 c000802:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 c000806:	6113      	str	r3, [r2, #16]
 c000808:	4b1d      	ldr	r3, [pc, #116]	; (c000880 <SystemClock_Config+0xb8>)
 c00080a:	691b      	ldr	r3, [r3, #16]
 c00080c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 c000810:	607b      	str	r3, [r7, #4]
 c000812:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 c000814:	bf00      	nop
 c000816:	4b1a      	ldr	r3, [pc, #104]	; (c000880 <SystemClock_Config+0xb8>)
 c000818:	695b      	ldr	r3, [r3, #20]
 c00081a:	f003 0308 	and.w	r3, r3, #8
 c00081e:	2b08      	cmp	r3, #8
 c000820:	d1f9      	bne.n	c000816 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 c000822:	2302      	movs	r3, #2
 c000824:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 c000826:	2301      	movs	r3, #1
 c000828:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 c00082a:	2308      	movs	r3, #8
 c00082c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 c00082e:	2340      	movs	r3, #64	; 0x40
 c000830:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 c000832:	2300      	movs	r3, #0
 c000834:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c000836:	f107 0320 	add.w	r3, r7, #32
 c00083a:	4618      	mov	r0, r3
 c00083c:	f002 fe64 	bl	c003508 <HAL_RCC_OscConfig>
 c000840:	4603      	mov	r3, r0
 c000842:	2b00      	cmp	r3, #0
 c000844:	d001      	beq.n	c00084a <SystemClock_Config+0x82>
  {
    Error_Handler();
 c000846:	f000 fa1b 	bl	c000c80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 c00084a:	231f      	movs	r3, #31
 c00084c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 c00084e:	2300      	movs	r3, #0
 c000850:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 c000852:	2300      	movs	r3, #0
 c000854:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 c000856:	2300      	movs	r3, #0
 c000858:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 c00085a:	2300      	movs	r3, #0
 c00085c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 c00085e:	2300      	movs	r3, #0
 c000860:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 c000862:	f107 0308 	add.w	r3, r7, #8
 c000866:	2101      	movs	r1, #1
 c000868:	4618      	mov	r0, r3
 c00086a:	f003 fa85 	bl	c003d78 <HAL_RCC_ClockConfig>
 c00086e:	4603      	mov	r3, r0
 c000870:	2b00      	cmp	r3, #0
 c000872:	d001      	beq.n	c000878 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 c000874:	f000 fa04 	bl	c000c80 <Error_Handler>
  }
}
 c000878:	bf00      	nop
 c00087a:	3770      	adds	r7, #112	; 0x70
 c00087c:	46bd      	mov	sp, r7
 c00087e:	bd80      	pop	{r7, pc}
 c000880:	54020800 	.word	0x54020800

0c000884 <MX_GTZC_S_Init>:
  * @brief GTZC_S Initialization Function
  * @param None
  * @retval None
  */
static void MX_GTZC_S_Init(void)
{
 c000884:	b580      	push	{r7, lr}
 c000886:	b0c4      	sub	sp, #272	; 0x110
 c000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_Area_Desc = {0};
 c00088a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c00088e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000892:	4618      	mov	r0, r3
 c000894:	f44f 7386 	mov.w	r3, #268	; 0x10c
 c000898:	461a      	mov	r2, r3
 c00089a:	2100      	movs	r1, #0
 c00089c:	f005 fe26 	bl	c0064ec <memset>

  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_I2C1, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c0008a0:	f240 3101 	movw	r1, #769	; 0x301
 c0008a4:	2011      	movs	r0, #17
 c0008a6:	f001 f957 	bl	c001b58 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c0008aa:	4603      	mov	r3, r0
 c0008ac:	2b00      	cmp	r3, #0
 c0008ae:	d001      	beq.n	c0008b4 <MX_GTZC_S_Init+0x30>
  {
    Error_Handler();
 c0008b0:	f000 f9e6 	bl	c000c80 <Error_Handler>
  }
  MPCBB_Area_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c0008b4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0008b8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0008bc:	2200      	movs	r2, #0
 c0008be:	601a      	str	r2, [r3, #0]
  MPCBB_Area_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c0008c0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0008c4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0008c8:	2200      	movs	r2, #0
 c0008ca:	605a      	str	r2, [r3, #4]
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 c0008cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0008d0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0008d4:	2200      	movs	r2, #0
 c0008d6:	609a      	str	r2, [r3, #8]
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c0008d8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0008dc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0008e0:	2200      	movs	r2, #0
 c0008e2:	60da      	str	r2, [r3, #12]
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 c0008e4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0008e8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0008ec:	2200      	movs	r2, #0
 c0008ee:	611a      	str	r2, [r3, #16]
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c0008f0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0008f4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0008f8:	2200      	movs	r2, #0
 c0008fa:	615a      	str	r2, [r3, #20]
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 c0008fc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000900:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000904:	2200      	movs	r2, #0
 c000906:	619a      	str	r2, [r3, #24]
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c000908:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c00090c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000910:	2200      	movs	r2, #0
 c000912:	61da      	str	r2, [r3, #28]
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 c000914:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000918:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c00091c:	2200      	movs	r2, #0
 c00091e:	621a      	str	r2, [r3, #32]
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c000920:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000924:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000928:	2200      	movs	r2, #0
 c00092a:	625a      	str	r2, [r3, #36]	; 0x24
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0x00000000;
 c00092c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000930:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000934:	2200      	movs	r2, #0
 c000936:	629a      	str	r2, [r3, #40]	; 0x28
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0x00000000;
 c000938:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c00093c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000940:	2200      	movs	r2, #0
 c000942:	62da      	str	r2, [r3, #44]	; 0x2c
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0x00000000;
 c000944:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000948:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c00094c:	2200      	movs	r2, #0
 c00094e:	631a      	str	r2, [r3, #48]	; 0x30
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0x00000000;
 c000950:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000954:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000958:	2200      	movs	r2, #0
 c00095a:	635a      	str	r2, [r3, #52]	; 0x34
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 c00095c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000960:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000964:	2200      	movs	r2, #0
 c000966:	639a      	str	r2, [r3, #56]	; 0x38
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c000968:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c00096c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000970:	2200      	movs	r2, #0
 c000972:	63da      	str	r2, [r3, #60]	; 0x3c
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 c000974:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000978:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c00097c:	2200      	movs	r2, #0
 c00097e:	641a      	str	r2, [r3, #64]	; 0x40
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c000980:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000984:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000988:	2200      	movs	r2, #0
 c00098a:	645a      	str	r2, [r3, #68]	; 0x44
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 c00098c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000990:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000994:	2200      	movs	r2, #0
 c000996:	649a      	str	r2, [r3, #72]	; 0x48
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c000998:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c00099c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0009a0:	2200      	movs	r2, #0
 c0009a2:	64da      	str	r2, [r3, #76]	; 0x4c
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 c0009a4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0009a8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0009ac:	2200      	movs	r2, #0
 c0009ae:	651a      	str	r2, [r3, #80]	; 0x50
  MPCBB_Area_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c0009b0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0009b4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0009b8:	2200      	movs	r2, #0
 c0009ba:	655a      	str	r2, [r3, #84]	; 0x54
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[0] =   0xFFFFFFFF;
 c0009bc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0009c0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0009c4:	f04f 32ff 	mov.w	r2, #4294967295
 c0009c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[1] =   0xFFFFFFFF;
 c0009cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0009d0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0009d4:	f04f 32ff 	mov.w	r2, #4294967295
 c0009d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[2] =   0xFFFFFFFF;
 c0009dc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0009e0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0009e4:	f04f 32ff 	mov.w	r2, #4294967295
 c0009e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[3] =   0xFFFFFFFF;
 c0009ec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c0009f0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c0009f4:	f04f 32ff 	mov.w	r2, #4294967295
 c0009f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[4] =   0xFFFFFFFF;
 c0009fc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a00:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a04:	f04f 32ff 	mov.w	r2, #4294967295
 c000a08:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[5] =   0xFFFFFFFF;
 c000a0c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a10:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a14:	f04f 32ff 	mov.w	r2, #4294967295
 c000a18:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[6] =   0xFFFFFFFF;
 c000a1c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a20:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a24:	f04f 32ff 	mov.w	r2, #4294967295
 c000a28:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[7] =   0xFFFFFFFF;
 c000a2c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a30:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a34:	f04f 32ff 	mov.w	r2, #4294967295
 c000a38:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[8] =   0xFFFFFFFF;
 c000a3c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a40:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a44:	f04f 32ff 	mov.w	r2, #4294967295
 c000a48:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[9] =   0xFFFFFFFF;
 c000a4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a50:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a54:	f04f 32ff 	mov.w	r2, #4294967295
 c000a58:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[10] =   0xFFFFFFFF;
 c000a5c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a60:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a64:	f04f 32ff 	mov.w	r2, #4294967295
 c000a68:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[11] =   0xFFFFFFFF;
 c000a6c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a70:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a74:	f04f 32ff 	mov.w	r2, #4294967295
 c000a78:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[12] =   0xFFFFFFFF;
 c000a7c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a80:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a84:	f04f 32ff 	mov.w	r2, #4294967295
 c000a88:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[13] =   0xFFFFFFFF;
 c000a8c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000a90:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000a94:	f04f 32ff 	mov.w	r2, #4294967295
 c000a98:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[14] =   0xFFFFFFFF;
 c000a9c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000aa0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000aa4:	f04f 32ff 	mov.w	r2, #4294967295
 c000aa8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[15] =   0xFFFFFFFF;
 c000aac:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000ab0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000ab4:	f04f 32ff 	mov.w	r2, #4294967295
 c000ab8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[16] =   0xFFFFFFFF;
 c000abc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000ac0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000ac4:	f04f 32ff 	mov.w	r2, #4294967295
 c000ac8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[17] =   0xFFFFFFFF;
 c000acc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000ad0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000ad4:	f04f 32ff 	mov.w	r2, #4294967295
 c000ad8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[18] =   0xFFFFFFFF;
 c000adc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000ae0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000ae4:	f04f 32ff 	mov.w	r2, #4294967295
 c000ae8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  MPCBB_Area_Desc.AttributeConfig.MPCBB_PrivConfig_array[19] =   0xFFFFFFFF;
 c000aec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000af0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000af4:	f04f 32ff 	mov.w	r2, #4294967295
 c000af8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  MPCBB_Area_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c000afc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 c000b00:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 c000b04:	2200      	movs	r2, #0
 c000b06:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM3_BASE, &MPCBB_Area_Desc) != HAL_OK)
 c000b0a:	1d3b      	adds	r3, r7, #4
 c000b0c:	4619      	mov	r1, r3
 c000b0e:	4806      	ldr	r0, [pc, #24]	; (c000b28 <MX_GTZC_S_Init+0x2a4>)
 c000b10:	f001 f916 	bl	c001d40 <HAL_GTZC_MPCBB_ConfigMem>
 c000b14:	4603      	mov	r3, r0
 c000b16:	2b00      	cmp	r3, #0
 c000b18:	d001      	beq.n	c000b1e <MX_GTZC_S_Init+0x29a>
  {
    Error_Handler();
 c000b1a:	f000 f8b1 	bl	c000c80 <Error_Handler>
  }
  /* USER CODE BEGIN GTZC_S_Init 2 */

  /* USER CODE END GTZC_S_Init 2 */

}
 c000b1e:	bf00      	nop
 c000b20:	f507 7788 	add.w	r7, r7, #272	; 0x110
 c000b24:	46bd      	mov	sp, r7
 c000b26:	bd80      	pop	{r7, pc}
 c000b28:	30050000 	.word	0x30050000

0c000b2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 c000b2c:	b580      	push	{r7, lr}
 c000b2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 c000b30:	4b1b      	ldr	r3, [pc, #108]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b32:	4a1c      	ldr	r2, [pc, #112]	; (c000ba4 <MX_I2C1_Init+0x78>)
 c000b34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 c000b36:	4b1a      	ldr	r3, [pc, #104]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b38:	4a1b      	ldr	r2, [pc, #108]	; (c000ba8 <MX_I2C1_Init+0x7c>)
 c000b3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 c000b3c:	4b18      	ldr	r3, [pc, #96]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b3e:	2200      	movs	r2, #0
 c000b40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 c000b42:	4b17      	ldr	r3, [pc, #92]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b44:	2201      	movs	r2, #1
 c000b46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 c000b48:	4b15      	ldr	r3, [pc, #84]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b4a:	2200      	movs	r2, #0
 c000b4c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 c000b4e:	4b14      	ldr	r3, [pc, #80]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b50:	2200      	movs	r2, #0
 c000b52:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 c000b54:	4b12      	ldr	r3, [pc, #72]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b56:	2200      	movs	r2, #0
 c000b58:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 c000b5a:	4b11      	ldr	r3, [pc, #68]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b5c:	2200      	movs	r2, #0
 c000b5e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 c000b60:	4b0f      	ldr	r3, [pc, #60]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b62:	2200      	movs	r2, #0
 c000b64:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 c000b66:	480e      	ldr	r0, [pc, #56]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b68:	f001 f9a4 	bl	c001eb4 <HAL_I2C_Init>
 c000b6c:	4603      	mov	r3, r0
 c000b6e:	2b00      	cmp	r3, #0
 c000b70:	d001      	beq.n	c000b76 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 c000b72:	f000 f885 	bl	c000c80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 c000b76:	2100      	movs	r1, #0
 c000b78:	4809      	ldr	r0, [pc, #36]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b7a:	f002 fb11 	bl	c0031a0 <HAL_I2CEx_ConfigAnalogFilter>
 c000b7e:	4603      	mov	r3, r0
 c000b80:	2b00      	cmp	r3, #0
 c000b82:	d001      	beq.n	c000b88 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 c000b84:	f000 f87c 	bl	c000c80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 c000b88:	2100      	movs	r1, #0
 c000b8a:	4805      	ldr	r0, [pc, #20]	; (c000ba0 <MX_I2C1_Init+0x74>)
 c000b8c:	f002 fb53 	bl	c003236 <HAL_I2CEx_ConfigDigitalFilter>
 c000b90:	4603      	mov	r3, r0
 c000b92:	2b00      	cmp	r3, #0
 c000b94:	d001      	beq.n	c000b9a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 c000b96:	f000 f873 	bl	c000c80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 c000b9a:	bf00      	nop
 c000b9c:	bd80      	pop	{r7, pc}
 c000b9e:	bf00      	nop
 c000ba0:	30000028 	.word	0x30000028
 c000ba4:	50005400 	.word	0x50005400
 c000ba8:	00707cbb 	.word	0x00707cbb

0c000bac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 c000bac:	b580      	push	{r7, lr}
 c000bae:	b088      	sub	sp, #32
 c000bb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c000bb2:	f107 030c 	add.w	r3, r7, #12
 c000bb6:	2200      	movs	r2, #0
 c000bb8:	601a      	str	r2, [r3, #0]
 c000bba:	605a      	str	r2, [r3, #4]
 c000bbc:	609a      	str	r2, [r3, #8]
 c000bbe:	60da      	str	r2, [r3, #12]
 c000bc0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c000bc2:	4b2c      	ldr	r3, [pc, #176]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000bc8:	4a2a      	ldr	r2, [pc, #168]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000bca:	f043 0302 	orr.w	r3, r3, #2
 c000bce:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 c000bd2:	4b28      	ldr	r3, [pc, #160]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000bd8:	f003 0302 	and.w	r3, r3, #2
 c000bdc:	60bb      	str	r3, [r7, #8]
 c000bde:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 c000be0:	4b24      	ldr	r3, [pc, #144]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000be6:	4a23      	ldr	r2, [pc, #140]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000be8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c000bec:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 c000bf0:	4b20      	ldr	r3, [pc, #128]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c000bfa:	607b      	str	r3, [r7, #4]
 c000bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 c000bfe:	4b1d      	ldr	r3, [pc, #116]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000c04:	4a1b      	ldr	r2, [pc, #108]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000c06:	f043 0320 	orr.w	r3, r3, #32
 c000c0a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 c000c0e:	4b19      	ldr	r3, [pc, #100]	; (c000c74 <MX_GPIO_Init+0xc8>)
 c000c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000c14:	f003 0320 	and.w	r3, r3, #32
 c000c18:	603b      	str	r3, [r7, #0]
 c000c1a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, LED1_Pin|LED2_Pin, OFF);
 c000c1c:	2201      	movs	r2, #1
 c000c1e:	f44f 7140 	mov.w	r1, #768	; 0x300
 c000c22:	4815      	ldr	r0, [pc, #84]	; (c000c78 <MX_GPIO_Init+0xcc>)
 c000c24:	f000 ff80 	bl	c001b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED3_Pin|LED4_Pin, OFF);
 c000c28:	2201      	movs	r2, #1
 c000c2a:	2112      	movs	r1, #18
 c000c2c:	4813      	ldr	r0, [pc, #76]	; (c000c7c <MX_GPIO_Init+0xd0>)
 c000c2e:	f000 ff7b 	bl	c001b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 c000c32:	f44f 7340 	mov.w	r3, #768	; 0x300
 c000c36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 c000c38:	2301      	movs	r3, #1
 c000c3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 c000c3c:	2300      	movs	r3, #0
 c000c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c000c40:	2300      	movs	r3, #0
 c000c42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 c000c44:	f107 030c 	add.w	r3, r7, #12
 c000c48:	4619      	mov	r1, r3
 c000c4a:	480b      	ldr	r0, [pc, #44]	; (c000c78 <MX_GPIO_Init+0xcc>)
 c000c4c:	f000 fe1a 	bl	c001884 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin;
 c000c50:	2312      	movs	r3, #18
 c000c52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 c000c54:	2301      	movs	r3, #1
 c000c56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 c000c58:	2300      	movs	r3, #0
 c000c5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c000c5c:	2300      	movs	r3, #0
 c000c5e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 c000c60:	f107 030c 	add.w	r3, r7, #12
 c000c64:	4619      	mov	r1, r3
 c000c66:	4805      	ldr	r0, [pc, #20]	; (c000c7c <MX_GPIO_Init+0xd0>)
 c000c68:	f000 fe0c 	bl	c001884 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 c000c6c:	bf00      	nop
 c000c6e:	3720      	adds	r7, #32
 c000c70:	46bd      	mov	sp, r7
 c000c72:	bd80      	pop	{r7, pc}
 c000c74:	54020c00 	.word	0x54020c00
 c000c78:	52022000 	.word	0x52022000
 c000c7c:	52021400 	.word	0x52021400

0c000c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 c000c80:	b480      	push	{r7}
 c000c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 c000c84:	b672      	cpsid	i
}
 c000c86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 c000c88:	e7fe      	b.n	c000c88 <Error_Handler+0x8>
	...

0c000c8c <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
 c000c8c:	b480      	push	{r7}
 c000c8e:	b083      	sub	sp, #12
 c000c90:	af00      	add	r7, sp, #0
 c000c92:	4603      	mov	r3, r0
 c000c94:	6039      	str	r1, [r7, #0]
 c000c96:	71fb      	strb	r3, [r7, #7]
  if(func != NULL)
 c000c98:	683b      	ldr	r3, [r7, #0]
 c000c9a:	2b00      	cmp	r3, #0
 c000c9c:	d00d      	beq.n	c000cba <__acle_se_SECURE_RegisterCallback+0x2e>
  {
    switch(CallbackId)
 c000c9e:	79fb      	ldrb	r3, [r7, #7]
 c000ca0:	2b00      	cmp	r3, #0
 c000ca2:	d002      	beq.n	c000caa <__acle_se_SECURE_RegisterCallback+0x1e>
 c000ca4:	2b01      	cmp	r3, #1
 c000ca6:	d004      	beq.n	c000cb2 <__acle_se_SECURE_RegisterCallback+0x26>
      case GTZC_ERROR_CB_ID:             /* GTZC Interrupt occurred */
        pSecureErrorCallback = func;
        break;
      default:
        /* unknown */
        break;
 c000ca8:	e007      	b.n	c000cba <__acle_se_SECURE_RegisterCallback+0x2e>
        pSecureFaultCallback = func;
 c000caa:	4a20      	ldr	r2, [pc, #128]	; (c000d2c <__acle_se_SECURE_RegisterCallback+0xa0>)
 c000cac:	683b      	ldr	r3, [r7, #0]
 c000cae:	6013      	str	r3, [r2, #0]
        break;
 c000cb0:	e003      	b.n	c000cba <__acle_se_SECURE_RegisterCallback+0x2e>
        pSecureErrorCallback = func;
 c000cb2:	4a1f      	ldr	r2, [pc, #124]	; (c000d30 <__acle_se_SECURE_RegisterCallback+0xa4>)
 c000cb4:	683b      	ldr	r3, [r7, #0]
 c000cb6:	6013      	str	r3, [r2, #0]
        break;
 c000cb8:	bf00      	nop
    }
  }
}
 c000cba:	bf00      	nop
 c000cbc:	370c      	adds	r7, #12
 c000cbe:	46bd      	mov	sp, r7
 c000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000cc4:	4670      	mov	r0, lr
 c000cc6:	4671      	mov	r1, lr
 c000cc8:	4672      	mov	r2, lr
 c000cca:	4673      	mov	r3, lr
 c000ccc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000cd0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000cd4:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000cd8:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000cdc:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000ce0:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000ce4:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c000ce8:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000cec:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000cf0:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000cf4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c000cf8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000cfc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000d00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000d04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c000d08:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000d0c:	f38e 8c00 	msr	CPSR_fs, lr
 c000d10:	b410      	push	{r4}
 c000d12:	eef1 ca10 	vmrs	ip, fpscr
 c000d16:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000d1a:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c000d1e:	ea0c 0c04 	and.w	ip, ip, r4
 c000d22:	eee1 ca10 	vmsr	fpscr, ip
 c000d26:	bc10      	pop	{r4}
 c000d28:	46f4      	mov	ip, lr
 c000d2a:	4774      	bxns	lr
 c000d2c:	3000007c 	.word	0x3000007c
 c000d30:	30000080 	.word	0x30000080

0c000d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c000d34:	b480      	push	{r7}
 c000d36:	b083      	sub	sp, #12
 c000d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_GTZC1_CLK_ENABLE();
 c000d3a:	4b0a      	ldr	r3, [pc, #40]	; (c000d64 <HAL_MspInit+0x30>)
 c000d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c000d40:	4a08      	ldr	r2, [pc, #32]	; (c000d64 <HAL_MspInit+0x30>)
 c000d42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c000d46:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 c000d4a:	4b06      	ldr	r3, [pc, #24]	; (c000d64 <HAL_MspInit+0x30>)
 c000d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c000d50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 c000d54:	607b      	str	r3, [r7, #4]
 c000d56:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c000d58:	bf00      	nop
 c000d5a:	370c      	adds	r7, #12
 c000d5c:	46bd      	mov	sp, r7
 c000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000d62:	4770      	bx	lr
 c000d64:	54020c00 	.word	0x54020c00

0c000d68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 c000d68:	b580      	push	{r7, lr}
 c000d6a:	b0cc      	sub	sp, #304	; 0x130
 c000d6c:	af00      	add	r7, sp, #0
 c000d6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000d72:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 c000d76:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c000d78:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 c000d7c:	2200      	movs	r2, #0
 c000d7e:	601a      	str	r2, [r3, #0]
 c000d80:	605a      	str	r2, [r3, #4]
 c000d82:	609a      	str	r2, [r3, #8]
 c000d84:	60da      	str	r2, [r3, #12]
 c000d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 c000d88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000d8c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 c000d90:	4618      	mov	r0, r3
 c000d92:	f44f 7384 	mov.w	r3, #264	; 0x108
 c000d96:	461a      	mov	r2, r3
 c000d98:	2100      	movs	r1, #0
 c000d9a:	f005 fba7 	bl	c0064ec <memset>
  if(hi2c->Instance==I2C1)
 c000d9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000da2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 c000da6:	681b      	ldr	r3, [r3, #0]
 c000da8:	681b      	ldr	r3, [r3, #0]
 c000daa:	4a3b      	ldr	r2, [pc, #236]	; (c000e98 <HAL_I2C_MspInit+0x130>)
 c000dac:	4293      	cmp	r3, r2
 c000dae:	d16d      	bne.n	c000e8c <HAL_I2C_MspInit+0x124>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 c000db0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000db4:	f5a3 7190 	sub.w	r1, r3, #288	; 0x120
 c000db8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 c000dbc:	f04f 0300 	mov.w	r3, #0
 c000dc0:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 c000dc4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000dc8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 c000dcc:	2200      	movs	r2, #0
 c000dce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 c000dd2:	f107 0310 	add.w	r3, r7, #16
 c000dd6:	4618      	mov	r0, r3
 c000dd8:	f003 face 	bl	c004378 <HAL_RCCEx_PeriphCLKConfig>
 c000ddc:	4603      	mov	r3, r0
 c000dde:	2b00      	cmp	r3, #0
 c000de0:	d001      	beq.n	c000de6 <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 c000de2:	f7ff ff4d 	bl	c000c80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 c000de6:	4b2d      	ldr	r3, [pc, #180]	; (c000e9c <HAL_I2C_MspInit+0x134>)
 c000de8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000dec:	4a2b      	ldr	r2, [pc, #172]	; (c000e9c <HAL_I2C_MspInit+0x134>)
 c000dee:	f043 0302 	orr.w	r3, r3, #2
 c000df2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 c000df6:	4b29      	ldr	r3, [pc, #164]	; (c000e9c <HAL_I2C_MspInit+0x134>)
 c000df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000dfc:	f003 0202 	and.w	r2, r3, #2
 c000e00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000e04:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 c000e08:	601a      	str	r2, [r3, #0]
 c000e0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000e0e:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 c000e12:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 c000e14:	23c0      	movs	r3, #192	; 0xc0
 c000e16:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 c000e1a:	2312      	movs	r3, #18
 c000e1c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 c000e20:	2300      	movs	r3, #0
 c000e22:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c000e26:	2300      	movs	r3, #0
 c000e28:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 c000e2c:	2304      	movs	r3, #4
 c000e2e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 c000e32:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 c000e36:	4619      	mov	r1, r3
 c000e38:	4819      	ldr	r0, [pc, #100]	; (c000ea0 <HAL_I2C_MspInit+0x138>)
 c000e3a:	f000 fd23 	bl	c001884 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 c000e3e:	4b17      	ldr	r3, [pc, #92]	; (c000e9c <HAL_I2C_MspInit+0x134>)
 c000e40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c000e44:	4a15      	ldr	r2, [pc, #84]	; (c000e9c <HAL_I2C_MspInit+0x134>)
 c000e46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 c000e4a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 c000e4e:	4b13      	ldr	r3, [pc, #76]	; (c000e9c <HAL_I2C_MspInit+0x134>)
 c000e50:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c000e54:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 c000e58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000e5c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 c000e60:	601a      	str	r2, [r3, #0]
 c000e62:	f507 7398 	add.w	r3, r7, #304	; 0x130
 c000e66:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 c000e6a:	681b      	ldr	r3, [r3, #0]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 c000e6c:	2200      	movs	r2, #0
 c000e6e:	2100      	movs	r1, #0
 c000e70:	2033      	movs	r0, #51	; 0x33
 c000e72:	f000 fc4c 	bl	c00170e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 c000e76:	2033      	movs	r0, #51	; 0x33
 c000e78:	f000 fc63 	bl	c001742 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 c000e7c:	2200      	movs	r2, #0
 c000e7e:	2100      	movs	r1, #0
 c000e80:	2034      	movs	r0, #52	; 0x34
 c000e82:	f000 fc44 	bl	c00170e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 c000e86:	2034      	movs	r0, #52	; 0x34
 c000e88:	f000 fc5b 	bl	c001742 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 c000e8c:	bf00      	nop
 c000e8e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 c000e92:	46bd      	mov	sp, r7
 c000e94:	bd80      	pop	{r7, pc}
 c000e96:	bf00      	nop
 c000e98:	50005400 	.word	0x50005400
 c000e9c:	54020c00 	.word	0x54020c00
 c000ea0:	52020400 	.word	0x52020400

0c000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 c000ea4:	b480      	push	{r7}
 c000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 c000ea8:	e7fe      	b.n	c000ea8 <NMI_Handler+0x4>

0c000eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 c000eaa:	b480      	push	{r7}
 c000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c000eae:	e7fe      	b.n	c000eae <HardFault_Handler+0x4>

0c000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 c000eb0:	b480      	push	{r7}
 c000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c000eb4:	e7fe      	b.n	c000eb4 <MemManage_Handler+0x4>

0c000eb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 c000eb6:	b480      	push	{r7}
 c000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c000eba:	e7fe      	b.n	c000eba <BusFault_Handler+0x4>

0c000ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 c000ebc:	b480      	push	{r7}
 c000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c000ec0:	e7fe      	b.n	c000ec0 <UsageFault_Handler+0x4>

0c000ec2 <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
 c000ec2:	b480      	push	{r7}
 c000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
 c000ec6:	e7fe      	b.n	c000ec6 <SecureFault_Handler+0x4>

0c000ec8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 c000ec8:	b480      	push	{r7}
 c000eca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c000ecc:	bf00      	nop
 c000ece:	46bd      	mov	sp, r7
 c000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000ed4:	4770      	bx	lr

0c000ed6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 c000ed6:	b480      	push	{r7}
 c000ed8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 c000eda:	bf00      	nop
 c000edc:	46bd      	mov	sp, r7
 c000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000ee2:	4770      	bx	lr

0c000ee4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 c000ee4:	b480      	push	{r7}
 c000ee6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 c000ee8:	bf00      	nop
 c000eea:	46bd      	mov	sp, r7
 c000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000ef0:	4770      	bx	lr

0c000ef2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 c000ef2:	b580      	push	{r7, lr}
 c000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c000ef6:	f000 faeb 	bl	c0014d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 c000efa:	bf00      	nop
 c000efc:	bd80      	pop	{r7, pc}
	...

0c000f00 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 c000f00:	b580      	push	{r7, lr}
 c000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 c000f04:	4802      	ldr	r0, [pc, #8]	; (c000f10 <I2C1_EV_IRQHandler+0x10>)
 c000f06:	f001 f967 	bl	c0021d8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 c000f0a:	bf00      	nop
 c000f0c:	bd80      	pop	{r7, pc}
 c000f0e:	bf00      	nop
 c000f10:	30000028 	.word	0x30000028

0c000f14 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 c000f14:	b580      	push	{r7, lr}
 c000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 c000f18:	4802      	ldr	r0, [pc, #8]	; (c000f24 <I2C1_ER_IRQHandler+0x10>)
 c000f1a:	f001 f977 	bl	c00220c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 c000f1e:	bf00      	nop
 c000f20:	bd80      	pop	{r7, pc}
 c000f22:	bf00      	nop
 c000f24:	30000028 	.word	0x30000028

0c000f28 <TZ_SAU_Setup>:
  \brief   Setup a SAU Region
  \details Writes the region information contained in SAU_Region to the
           registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
__STATIC_INLINE void TZ_SAU_Setup (void)
{
 c000f28:	b480      	push	{r7}
 c000f2a:	af00      	add	r7, sp, #0
  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c000f2c:	4b21      	ldr	r3, [pc, #132]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f2e:	2205      	movs	r2, #5
 c000f30:	609a      	str	r2, [r3, #8]
 c000f32:	4b20      	ldr	r3, [pc, #128]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f34:	4a20      	ldr	r2, [pc, #128]	; (c000fb8 <TZ_SAU_Setup+0x90>)
 c000f36:	60da      	str	r2, [r3, #12]
 c000f38:	4b1e      	ldr	r3, [pc, #120]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f3a:	4a20      	ldr	r2, [pc, #128]	; (c000fbc <TZ_SAU_Setup+0x94>)
 c000f3c:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION6) && (SAU_INIT_REGION6 == 1U)
    SAU_INIT_REGION(6);
 c000f3e:	4b1d      	ldr	r3, [pc, #116]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f40:	2206      	movs	r2, #6
 c000f42:	609a      	str	r2, [r3, #8]
 c000f44:	4b1b      	ldr	r3, [pc, #108]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f46:	2200      	movs	r2, #0
 c000f48:	60da      	str	r2, [r3, #12]
 c000f4a:	4b1a      	ldr	r3, [pc, #104]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f4c:	2201      	movs	r2, #1
 c000f4e:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION7) && (SAU_INIT_REGION7 == 1U)
    SAU_INIT_REGION(7);
 c000f50:	4b18      	ldr	r3, [pc, #96]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f52:	2207      	movs	r2, #7
 c000f54:	609a      	str	r2, [r3, #8]
 c000f56:	4b17      	ldr	r3, [pc, #92]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f58:	2200      	movs	r2, #0
 c000f5a:	60da      	str	r2, [r3, #12]
 c000f5c:	4b15      	ldr	r3, [pc, #84]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f5e:	2201      	movs	r2, #1
 c000f60:	611a      	str	r2, [r3, #16]
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c000f62:	4b14      	ldr	r3, [pc, #80]	; (c000fb4 <TZ_SAU_Setup+0x8c>)
 c000f64:	2202      	movs	r2, #2
 c000f66:	601a      	str	r2, [r3, #0]
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c000f68:	4b15      	ldr	r3, [pc, #84]	; (c000fc0 <TZ_SAU_Setup+0x98>)
 c000f6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000f6e:	4a14      	ldr	r2, [pc, #80]	; (c000fc0 <TZ_SAU_Setup+0x98>)
 c000f70:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 c000f74:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c000f78:	4b12      	ldr	r3, [pc, #72]	; (c000fc4 <TZ_SAU_Setup+0x9c>)
 c000f7a:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c000f7c:	f023 53e0 	bic.w	r3, r3, #469762048	; 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c000f80:	4a10      	ldr	r2, [pc, #64]	; (c000fc4 <TZ_SAU_Setup+0x9c>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c000f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c000f86:	6053      	str	r3, [r2, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c000f88:	4b0f      	ldr	r3, [pc, #60]	; (c000fc8 <TZ_SAU_Setup+0xa0>)
 c000f8a:	2200      	movs	r2, #0
 c000f8c:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c000f90:	4b0d      	ldr	r3, [pc, #52]	; (c000fc8 <TZ_SAU_Setup+0xa0>)
 c000f92:	2200      	movs	r2, #0
 c000f94:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c000f98:	4b0b      	ldr	r3, [pc, #44]	; (c000fc8 <TZ_SAU_Setup+0xa0>)
 c000f9a:	2200      	movs	r2, #0
 c000f9c:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c000fa0:	4b09      	ldr	r3, [pc, #36]	; (c000fc8 <TZ_SAU_Setup+0xa0>)
 c000fa2:	2200      	movs	r2, #0
 c000fa4:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  #endif

}
 c000fa8:	bf00      	nop
 c000faa:	46bd      	mov	sp, r7
 c000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000fb0:	4770      	bx	lr
 c000fb2:	bf00      	nop
 c000fb4:	e000edd0 	.word	0xe000edd0
 c000fb8:	0bf90000 	.word	0x0bf90000
 c000fbc:	0bfa8fe1 	.word	0x0bfa8fe1
 c000fc0:	e000ed00 	.word	0xe000ed00
 c000fc4:	e000ef30 	.word	0xe000ef30
 c000fc8:	e000e100 	.word	0xe000e100

0c000fcc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 c000fcc:	b580      	push	{r7, lr}
 c000fce:	b082      	sub	sp, #8
 c000fd0:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
  TZ_SAU_Setup();
 c000fd2:	f7ff ffa9 	bl	c000f28 <TZ_SAU_Setup>

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));     /* set CP10 and CP11 Full Access */
 c000fd6:	4b38      	ldr	r3, [pc, #224]	; (c0010b8 <SystemInit+0xec>)
 c000fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c000fdc:	4a36      	ldr	r2, [pc, #216]	; (c0010b8 <SystemInit+0xec>)
 c000fde:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c000fe2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c000fe6:	4b35      	ldr	r3, [pc, #212]	; (c0010bc <SystemInit+0xf0>)
 c000fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c000fec:	4a33      	ldr	r2, [pc, #204]	; (c0010bc <SystemInit+0xf0>)
 c000fee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c000ff2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 c000ff6:	4b32      	ldr	r3, [pc, #200]	; (c0010c0 <SystemInit+0xf4>)
 c000ff8:	2201      	movs	r2, #1
 c000ffa:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 c000ffc:	4b30      	ldr	r3, [pc, #192]	; (c0010c0 <SystemInit+0xf4>)
 c000ffe:	2200      	movs	r2, #0
 c001000:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 c001002:	4b2f      	ldr	r3, [pc, #188]	; (c0010c0 <SystemInit+0xf4>)
 c001004:	2200      	movs	r2, #0
 c001006:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 c001008:	4b2d      	ldr	r3, [pc, #180]	; (c0010c0 <SystemInit+0xf4>)
 c00100a:	681a      	ldr	r2, [r3, #0]
 c00100c:	492c      	ldr	r1, [pc, #176]	; (c0010c0 <SystemInit+0xf4>)
 c00100e:	4b2d      	ldr	r3, [pc, #180]	; (c0010c4 <SystemInit+0xf8>)
 c001010:	4013      	ands	r3, r2
 c001012:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 c001014:	4b2a      	ldr	r3, [pc, #168]	; (c0010c0 <SystemInit+0xf4>)
 c001016:	2200      	movs	r2, #0
 c001018:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->PLL2CFGR = 0U;
 c00101a:	4b29      	ldr	r3, [pc, #164]	; (c0010c0 <SystemInit+0xf4>)
 c00101c:	2200      	movs	r2, #0
 c00101e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->PLL3CFGR = 0U;
 c001020:	4b27      	ldr	r3, [pc, #156]	; (c0010c0 <SystemInit+0xf4>)
 c001022:	2200      	movs	r2, #0
 c001024:	631a      	str	r2, [r3, #48]	; 0x30

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 c001026:	4b26      	ldr	r3, [pc, #152]	; (c0010c0 <SystemInit+0xf4>)
 c001028:	4a27      	ldr	r2, [pc, #156]	; (c0010c8 <SystemInit+0xfc>)
 c00102a:	635a      	str	r2, [r3, #52]	; 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 c00102c:	4b24      	ldr	r3, [pc, #144]	; (c0010c0 <SystemInit+0xf4>)
 c00102e:	2200      	movs	r2, #0
 c001030:	639a      	str	r2, [r3, #56]	; 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 c001032:	4b23      	ldr	r3, [pc, #140]	; (c0010c0 <SystemInit+0xf4>)
 c001034:	4a24      	ldr	r2, [pc, #144]	; (c0010c8 <SystemInit+0xfc>)
 c001036:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 c001038:	4b21      	ldr	r3, [pc, #132]	; (c0010c0 <SystemInit+0xf4>)
 c00103a:	2200      	movs	r2, #0
 c00103c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 c00103e:	4b20      	ldr	r3, [pc, #128]	; (c0010c0 <SystemInit+0xf4>)
 c001040:	4a21      	ldr	r2, [pc, #132]	; (c0010c8 <SystemInit+0xfc>)
 c001042:	645a      	str	r2, [r3, #68]	; 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 c001044:	4b1e      	ldr	r3, [pc, #120]	; (c0010c0 <SystemInit+0xf4>)
 c001046:	2200      	movs	r2, #0
 c001048:	649a      	str	r2, [r3, #72]	; 0x48

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 c00104a:	4b1d      	ldr	r3, [pc, #116]	; (c0010c0 <SystemInit+0xf4>)
 c00104c:	681b      	ldr	r3, [r3, #0]
 c00104e:	4a1c      	ldr	r2, [pc, #112]	; (c0010c0 <SystemInit+0xf4>)
 c001050:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c001054:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 c001056:	4b1a      	ldr	r3, [pc, #104]	; (c0010c0 <SystemInit+0xf4>)
 c001058:	2200      	movs	r2, #0
 c00105a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 c00105c:	4b16      	ldr	r3, [pc, #88]	; (c0010b8 <SystemInit+0xec>)
 c00105e:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 c001062:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 c001064:	4b19      	ldr	r3, [pc, #100]	; (c0010cc <SystemInit+0x100>)
 c001066:	699b      	ldr	r3, [r3, #24]
 c001068:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 c00106c:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 c00106e:	687b      	ldr	r3, [r7, #4]
 c001070:	f1b3 4f60 	cmp.w	r3, #3758096384	; 0xe0000000
 c001074:	d003      	beq.n	c00107e <SystemInit+0xb2>
 c001076:	687b      	ldr	r3, [r7, #4]
 c001078:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 c00107c:	d117      	bne.n	c0010ae <SystemInit+0xe2>
  {
    /* Check FLASH Option Control Registers access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 c00107e:	4b13      	ldr	r3, [pc, #76]	; (c0010cc <SystemInit+0x100>)
 c001080:	69db      	ldr	r3, [r3, #28]
 c001082:	f003 0301 	and.w	r3, r3, #1
 c001086:	2b00      	cmp	r3, #0
 c001088:	d005      	beq.n	c001096 <SystemInit+0xca>
    {
      /* Authorizes the Option Byte register programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 c00108a:	4b10      	ldr	r3, [pc, #64]	; (c0010cc <SystemInit+0x100>)
 c00108c:	4a10      	ldr	r2, [pc, #64]	; (c0010d0 <SystemInit+0x104>)
 c00108e:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 c001090:	4b0e      	ldr	r3, [pc, #56]	; (c0010cc <SystemInit+0x100>)
 c001092:	4a10      	ldr	r2, [pc, #64]	; (c0010d4 <SystemInit+0x108>)
 c001094:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 c001096:	4b0d      	ldr	r3, [pc, #52]	; (c0010cc <SystemInit+0x100>)
 c001098:	69db      	ldr	r3, [r3, #28]
 c00109a:	4a0c      	ldr	r2, [pc, #48]	; (c0010cc <SystemInit+0x100>)
 c00109c:	f043 0302 	orr.w	r3, r3, #2
 c0010a0:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 c0010a2:	4b0a      	ldr	r3, [pc, #40]	; (c0010cc <SystemInit+0x100>)
 c0010a4:	69db      	ldr	r3, [r3, #28]
 c0010a6:	4a09      	ldr	r2, [pc, #36]	; (c0010cc <SystemInit+0x100>)
 c0010a8:	f043 0301 	orr.w	r3, r3, #1
 c0010ac:	61d3      	str	r3, [r2, #28]
  }
}
 c0010ae:	bf00      	nop
 c0010b0:	3708      	adds	r7, #8
 c0010b2:	46bd      	mov	sp, r7
 c0010b4:	bd80      	pop	{r7, pc}
 c0010b6:	bf00      	nop
 c0010b8:	e000ed00 	.word	0xe000ed00
 c0010bc:	e002ed00 	.word	0xe002ed00
 c0010c0:	54020c00 	.word	0x54020c00
 c0010c4:	eae2eae3 	.word	0xeae2eae3
 c0010c8:	01010280 	.word	0x01010280
 c0010cc:	50022000 	.word	0x50022000
 c0010d0:	08192a3b 	.word	0x08192a3b
 c0010d4:	4c5d6e7f 	.word	0x4c5d6e7f

0c0010d8 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 c0010d8:	b480      	push	{r7}
 c0010da:	b089      	sub	sp, #36	; 0x24
 c0010dc:	af00      	add	r7, sp, #0
  uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
  float_t fracn1, pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 c0010de:	4b90      	ldr	r3, [pc, #576]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c0010e0:	69db      	ldr	r3, [r3, #28]
 c0010e2:	f003 0318 	and.w	r3, r3, #24
 c0010e6:	2b18      	cmp	r3, #24
 c0010e8:	f200 8102 	bhi.w	c0012f0 <SystemCoreClockUpdate+0x218>
 c0010ec:	a201      	add	r2, pc, #4	; (adr r2, c0010f4 <SystemCoreClockUpdate+0x1c>)
 c0010ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c0010f2:	bf00      	nop
 c0010f4:	0c001159 	.word	0x0c001159
 c0010f8:	0c0012f1 	.word	0x0c0012f1
 c0010fc:	0c0012f1 	.word	0x0c0012f1
 c001100:	0c0012f1 	.word	0x0c0012f1
 c001104:	0c0012f1 	.word	0x0c0012f1
 c001108:	0c0012f1 	.word	0x0c0012f1
 c00110c:	0c0012f1 	.word	0x0c0012f1
 c001110:	0c0012f1 	.word	0x0c0012f1
 c001114:	0c00116f 	.word	0x0c00116f
 c001118:	0c0012f1 	.word	0x0c0012f1
 c00111c:	0c0012f1 	.word	0x0c0012f1
 c001120:	0c0012f1 	.word	0x0c0012f1
 c001124:	0c0012f1 	.word	0x0c0012f1
 c001128:	0c0012f1 	.word	0x0c0012f1
 c00112c:	0c0012f1 	.word	0x0c0012f1
 c001130:	0c0012f1 	.word	0x0c0012f1
 c001134:	0c001177 	.word	0x0c001177
 c001138:	0c0012f1 	.word	0x0c0012f1
 c00113c:	0c0012f1 	.word	0x0c0012f1
 c001140:	0c0012f1 	.word	0x0c0012f1
 c001144:	0c0012f1 	.word	0x0c0012f1
 c001148:	0c0012f1 	.word	0x0c0012f1
 c00114c:	0c0012f1 	.word	0x0c0012f1
 c001150:	0c0012f1 	.word	0x0c0012f1
 c001154:	0c00117f 	.word	0x0c00117f
  {
  case 0x00UL:  /* HSI used as system clock source */
    SystemCoreClock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 c001158:	4b71      	ldr	r3, [pc, #452]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c00115a:	681b      	ldr	r3, [r3, #0]
 c00115c:	08db      	lsrs	r3, r3, #3
 c00115e:	f003 0303 	and.w	r3, r3, #3
 c001162:	4a70      	ldr	r2, [pc, #448]	; (c001324 <SystemCoreClockUpdate+0x24c>)
 c001164:	fa22 f303 	lsr.w	r3, r2, r3
 c001168:	4a6f      	ldr	r2, [pc, #444]	; (c001328 <SystemCoreClockUpdate+0x250>)
 c00116a:	6013      	str	r3, [r2, #0]
    break;
 c00116c:	e0c4      	b.n	c0012f8 <SystemCoreClockUpdate+0x220>

  case 0x08UL:  /* CSI used as system clock  source */
    SystemCoreClock = CSI_VALUE;
 c00116e:	4b6e      	ldr	r3, [pc, #440]	; (c001328 <SystemCoreClockUpdate+0x250>)
 c001170:	4a6e      	ldr	r2, [pc, #440]	; (c00132c <SystemCoreClockUpdate+0x254>)
 c001172:	601a      	str	r2, [r3, #0]
    break;
 c001174:	e0c0      	b.n	c0012f8 <SystemCoreClockUpdate+0x220>

  case 0x10UL:  /* HSE used as system clock  source */
    SystemCoreClock = HSE_VALUE;
 c001176:	4b6c      	ldr	r3, [pc, #432]	; (c001328 <SystemCoreClockUpdate+0x250>)
 c001178:	4a6d      	ldr	r2, [pc, #436]	; (c001330 <SystemCoreClockUpdate+0x258>)
 c00117a:	601a      	str	r2, [r3, #0]
    break;
 c00117c:	e0bc      	b.n	c0012f8 <SystemCoreClockUpdate+0x220>

  case 0x18UL:  /* PLL1 used as system clock source */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 c00117e:	4b68      	ldr	r3, [pc, #416]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c001180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c001182:	f003 0303 	and.w	r3, r3, #3
 c001186:	61bb      	str	r3, [r7, #24]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M)>> RCC_PLL1CFGR_PLL1M_Pos);
 c001188:	4b65      	ldr	r3, [pc, #404]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c00118a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00118c:	0a1b      	lsrs	r3, r3, #8
 c00118e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 c001192:	617b      	str	r3, [r7, #20]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos);
 c001194:	4b62      	ldr	r3, [pc, #392]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c001196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c001198:	091b      	lsrs	r3, r3, #4
 c00119a:	f003 0301 	and.w	r3, r3, #1
 c00119e:	613b      	str	r3, [r7, #16]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN)>> RCC_PLL1FRACR_PLL1FRACN_Pos));
 c0011a0:	4b5f      	ldr	r3, [pc, #380]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c0011a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0011a4:	08db      	lsrs	r3, r3, #3
 c0011a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 c0011aa:	693a      	ldr	r2, [r7, #16]
 c0011ac:	fb02 f303 	mul.w	r3, r2, r3
 c0011b0:	ee07 3a90 	vmov	s15, r3
 c0011b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c0011b8:	edc7 7a03 	vstr	s15, [r7, #12]
 c0011bc:	69bb      	ldr	r3, [r7, #24]
 c0011be:	2b03      	cmp	r3, #3
 c0011c0:	d059      	beq.n	c001276 <SystemCoreClockUpdate+0x19e>
 c0011c2:	69bb      	ldr	r3, [r7, #24]
 c0011c4:	2b03      	cmp	r3, #3
 c0011c6:	d878      	bhi.n	c0012ba <SystemCoreClockUpdate+0x1e2>
 c0011c8:	69bb      	ldr	r3, [r7, #24]
 c0011ca:	2b01      	cmp	r3, #1
 c0011cc:	d003      	beq.n	c0011d6 <SystemCoreClockUpdate+0xfe>
 c0011ce:	69bb      	ldr	r3, [r7, #24]
 c0011d0:	2b02      	cmp	r3, #2
 c0011d2:	d02e      	beq.n	c001232 <SystemCoreClockUpdate+0x15a>
 c0011d4:	e071      	b.n	c0012ba <SystemCoreClockUpdate+0x1e2>

      switch (pllsource)
      {
      case 0x01UL:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 c0011d6:	4b52      	ldr	r3, [pc, #328]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c0011d8:	681b      	ldr	r3, [r3, #0]
 c0011da:	08db      	lsrs	r3, r3, #3
 c0011dc:	f003 0303 	and.w	r3, r3, #3
 c0011e0:	4a50      	ldr	r2, [pc, #320]	; (c001324 <SystemCoreClockUpdate+0x24c>)
 c0011e2:	fa22 f303 	lsr.w	r3, r2, r3
 c0011e6:	60bb      	str	r3, [r7, #8]
        pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c0011e8:	68bb      	ldr	r3, [r7, #8]
 c0011ea:	ee07 3a90 	vmov	s15, r3
 c0011ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 c0011f2:	697b      	ldr	r3, [r7, #20]
 c0011f4:	ee07 3a90 	vmov	s15, r3
 c0011f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c0011fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 c001200:	4b47      	ldr	r3, [pc, #284]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c001202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c001204:	f3c3 0308 	ubfx	r3, r3, #0, #9
 c001208:	ee07 3a90 	vmov	s15, r3
 c00120c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                  (fracn1/(float_t)0x2000) +(float_t)1 );
 c001210:	ed97 6a03 	vldr	s12, [r7, #12]
 c001214:	eddf 5a47 	vldr	s11, [pc, #284]	; c001334 <SystemCoreClockUpdate+0x25c>
 c001218:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c00121c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                  (fracn1/(float_t)0x2000) +(float_t)1 );
 c001220:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001224:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c001228:	ee67 7a27 	vmul.f32	s15, s14, s15
 c00122c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 c001230:	e047      	b.n	c0012c2 <SystemCoreClockUpdate+0x1ea>

      case 0x02UL:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c001232:	697b      	ldr	r3, [r7, #20]
 c001234:	ee07 3a90 	vmov	s15, r3
 c001238:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c00123c:	eddf 6a3e 	vldr	s13, [pc, #248]	; c001338 <SystemCoreClockUpdate+0x260>
 c001240:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 c001244:	4b36      	ldr	r3, [pc, #216]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c001246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c001248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 c00124c:	ee07 3a90 	vmov	s15, r3
 c001250:	eef8 6a67 	vcvt.f32.u32	s13, s15
                  (fracn1/(float_t)0x2000) +(float_t)1 );
 c001254:	ed97 6a03 	vldr	s12, [r7, #12]
 c001258:	eddf 5a36 	vldr	s11, [pc, #216]	; c001334 <SystemCoreClockUpdate+0x25c>
 c00125c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c001260:	ee76 7aa7 	vadd.f32	s15, s13, s15
                  (fracn1/(float_t)0x2000) +(float_t)1 );
 c001264:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001268:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c00126c:	ee67 7a27 	vmul.f32	s15, s14, s15
 c001270:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 c001274:	e025      	b.n	c0012c2 <SystemCoreClockUpdate+0x1ea>

      case 0x03UL:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c001276:	697b      	ldr	r3, [r7, #20]
 c001278:	ee07 3a90 	vmov	s15, r3
 c00127c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c001280:	eddf 6a2e 	vldr	s13, [pc, #184]	; c00133c <SystemCoreClockUpdate+0x264>
 c001284:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 c001288:	4b25      	ldr	r3, [pc, #148]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c00128a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c00128c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 c001290:	ee07 3a90 	vmov	s15, r3
 c001294:	eef8 6a67 	vcvt.f32.u32	s13, s15
                    (fracn1/(float_t)0x2000) +(float_t)1 );
 c001298:	ed97 6a03 	vldr	s12, [r7, #12]
 c00129c:	eddf 5a25 	vldr	s11, [pc, #148]	; c001334 <SystemCoreClockUpdate+0x25c>
 c0012a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c0012a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                    (fracn1/(float_t)0x2000) +(float_t)1 );
 c0012a8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0012ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c0012b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 c0012b4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 c0012b8:	e003      	b.n	c0012c2 <SystemCoreClockUpdate+0x1ea>

      default: /* No clock sent to PLL*/
          pllvco = (float_t) 0U;
 c0012ba:	f04f 0300 	mov.w	r3, #0
 c0012be:	61fb      	str	r3, [r7, #28]
        break;
 c0012c0:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >>RCC_PLL1DIVR_PLL1P_Pos) + 1U ) ;
 c0012c2:	4b17      	ldr	r3, [pc, #92]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c0012c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0012c6:	0a5b      	lsrs	r3, r3, #9
 c0012c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 c0012cc:	3301      	adds	r3, #1
 c0012ce:	607b      	str	r3, [r7, #4]
      SystemCoreClock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 c0012d0:	687b      	ldr	r3, [r7, #4]
 c0012d2:	ee07 3a90 	vmov	s15, r3
 c0012d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 c0012da:	edd7 6a07 	vldr	s13, [r7, #28]
 c0012de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 c0012e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 c0012e6:	ee17 2a90 	vmov	r2, s15
 c0012ea:	4b0f      	ldr	r3, [pc, #60]	; (c001328 <SystemCoreClockUpdate+0x250>)
 c0012ec:	601a      	str	r2, [r3, #0]

      break;
 c0012ee:	e003      	b.n	c0012f8 <SystemCoreClockUpdate+0x220>

  default:
    SystemCoreClock = HSI_VALUE;
 c0012f0:	4b0d      	ldr	r3, [pc, #52]	; (c001328 <SystemCoreClockUpdate+0x250>)
 c0012f2:	4a0c      	ldr	r2, [pc, #48]	; (c001324 <SystemCoreClockUpdate+0x24c>)
 c0012f4:	601a      	str	r2, [r3, #0]
    break;
 c0012f6:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
 c0012f8:	4b09      	ldr	r3, [pc, #36]	; (c001320 <SystemCoreClockUpdate+0x248>)
 c0012fa:	6a1b      	ldr	r3, [r3, #32]
 c0012fc:	f003 030f 	and.w	r3, r3, #15
 c001300:	4a0f      	ldr	r2, [pc, #60]	; (c001340 <SystemCoreClockUpdate+0x268>)
 c001302:	5cd3      	ldrb	r3, [r2, r3]
 c001304:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c001306:	4b08      	ldr	r3, [pc, #32]	; (c001328 <SystemCoreClockUpdate+0x250>)
 c001308:	681a      	ldr	r2, [r3, #0]
 c00130a:	683b      	ldr	r3, [r7, #0]
 c00130c:	fa22 f303 	lsr.w	r3, r2, r3
 c001310:	4a05      	ldr	r2, [pc, #20]	; (c001328 <SystemCoreClockUpdate+0x250>)
 c001312:	6013      	str	r3, [r2, #0]

}
 c001314:	bf00      	nop
 c001316:	3724      	adds	r7, #36	; 0x24
 c001318:	46bd      	mov	sp, r7
 c00131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00131e:	4770      	bx	lr
 c001320:	54020c00 	.word	0x54020c00
 c001324:	03d09000 	.word	0x03d09000
 c001328:	30000000 	.word	0x30000000
 c00132c:	003d0900 	.word	0x003d0900
 c001330:	017d7840 	.word	0x017d7840
 c001334:	46000000 	.word	0x46000000
 c001338:	4a742400 	.word	0x4a742400
 c00133c:	4bbebc20 	.word	0x4bbebc20
 c001340:	0c00655c 	.word	0x0c00655c

0c001344 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c001344:	b580      	push	{r7, lr}
 c001346:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
 c001348:	f7ff fec6 	bl	c0010d8 <SystemCoreClockUpdate>

  return SystemCoreClock;
 c00134c:	4b1c      	ldr	r3, [pc, #112]	; (c0013c0 <__acle_se_SECURE_SystemCoreClockUpdate+0x7c>)
 c00134e:	681b      	ldr	r3, [r3, #0]
}
 c001350:	4618      	mov	r0, r3
 c001352:	46bd      	mov	sp, r7
 c001354:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c001358:	4671      	mov	r1, lr
 c00135a:	4672      	mov	r2, lr
 c00135c:	4673      	mov	r3, lr
 c00135e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001362:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c001366:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00136a:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c00136e:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001372:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c001376:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00137a:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c00137e:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001382:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c001386:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00138a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c00138e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001392:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001396:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00139a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c00139e:	f38e 8c00 	msr	CPSR_fs, lr
 c0013a2:	b410      	push	{r4}
 c0013a4:	eef1 ca10 	vmrs	ip, fpscr
 c0013a8:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0013ac:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0013b0:	ea0c 0c04 	and.w	ip, ip, r4
 c0013b4:	eee1 ca10 	vmsr	fpscr, ip
 c0013b8:	bc10      	pop	{r4}
 c0013ba:	46f4      	mov	ip, lr
 c0013bc:	4774      	bxns	lr
 c0013be:	bf00      	nop
 c0013c0:	30000000 	.word	0x30000000

0c0013c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 c0013c4:	480d      	ldr	r0, [pc, #52]	; (c0013fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 c0013c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 c0013c8:	f7ff fe00 	bl	c000fcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 c0013cc:	480c      	ldr	r0, [pc, #48]	; (c001400 <LoopForever+0x6>)
  ldr r1, =_edata
 c0013ce:	490d      	ldr	r1, [pc, #52]	; (c001404 <LoopForever+0xa>)
  ldr r2, =_sidata
 c0013d0:	4a0d      	ldr	r2, [pc, #52]	; (c001408 <LoopForever+0xe>)
  movs r3, #0
 c0013d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 c0013d4:	e002      	b.n	c0013dc <LoopCopyDataInit>

0c0013d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 c0013d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 c0013d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 c0013da:	3304      	adds	r3, #4

0c0013dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 c0013dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 c0013de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 c0013e0:	d3f9      	bcc.n	c0013d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 c0013e2:	4a0a      	ldr	r2, [pc, #40]	; (c00140c <LoopForever+0x12>)
  ldr r4, =_ebss
 c0013e4:	4c0a      	ldr	r4, [pc, #40]	; (c001410 <LoopForever+0x16>)
  movs r3, #0
 c0013e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 c0013e8:	e001      	b.n	c0013ee <LoopFillZerobss>

0c0013ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 c0013ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 c0013ec:	3204      	adds	r2, #4

0c0013ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 c0013ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 c0013f0:	d3fb      	bcc.n	c0013ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 c0013f2:	f005 f883 	bl	c0064fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 c0013f6:	f7ff f9b1 	bl	c00075c <main>

0c0013fa <LoopForever>:

LoopForever:
    b LoopForever
 c0013fa:	e7fe      	b.n	c0013fa <LoopForever>
  ldr   r0, =_estack
 c0013fc:	30050000 	.word	0x30050000
  ldr r0, =_sdata
 c001400:	30000000 	.word	0x30000000
  ldr r1, =_edata
 c001404:	3000000c 	.word	0x3000000c
  ldr r2, =_sidata
 c001408:	0c006574 	.word	0x0c006574
  ldr r2, =_sbss
 c00140c:	3000000c 	.word	0x3000000c
  ldr r4, =_ebss
 c001410:	30000088 	.word	0x30000088

0c001414 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 c001414:	e7fe      	b.n	c001414 <ADC1_IRQHandler>
	...

0c001418 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 c001418:	b580      	push	{r7, lr}
 c00141a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 c00141c:	2003      	movs	r0, #3
 c00141e:	f000 f96b 	bl	c0016f8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 c001422:	f002 fe61 	bl	c0040e8 <HAL_RCC_GetSysClockFreq>
 c001426:	4602      	mov	r2, r0
 c001428:	4b0b      	ldr	r3, [pc, #44]	; (c001458 <HAL_Init+0x40>)
 c00142a:	6a1b      	ldr	r3, [r3, #32]
 c00142c:	f003 030f 	and.w	r3, r3, #15
 c001430:	490a      	ldr	r1, [pc, #40]	; (c00145c <HAL_Init+0x44>)
 c001432:	5ccb      	ldrb	r3, [r1, r3]
 c001434:	fa22 f303 	lsr.w	r3, r2, r3
 c001438:	4a09      	ldr	r2, [pc, #36]	; (c001460 <HAL_Init+0x48>)
 c00143a:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c00143c:	200f      	movs	r0, #15
 c00143e:	f000 f811 	bl	c001464 <HAL_InitTick>
 c001442:	4603      	mov	r3, r0
 c001444:	2b00      	cmp	r3, #0
 c001446:	d001      	beq.n	c00144c <HAL_Init+0x34>
  {
    return HAL_ERROR;
 c001448:	2301      	movs	r3, #1
 c00144a:	e002      	b.n	c001452 <HAL_Init+0x3a>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 c00144c:	f7ff fc72 	bl	c000d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 c001450:	2300      	movs	r3, #0
}
 c001452:	4618      	mov	r0, r3
 c001454:	bd80      	pop	{r7, pc}
 c001456:	bf00      	nop
 c001458:	54020c00 	.word	0x54020c00
 c00145c:	0c00655c 	.word	0x0c00655c
 c001460:	30000000 	.word	0x30000000

0c001464 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c001464:	b580      	push	{r7, lr}
 c001466:	b082      	sub	sp, #8
 c001468:	af00      	add	r7, sp, #0
 c00146a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 c00146c:	4b15      	ldr	r3, [pc, #84]	; (c0014c4 <HAL_InitTick+0x60>)
 c00146e:	781b      	ldrb	r3, [r3, #0]
 c001470:	2b00      	cmp	r3, #0
 c001472:	d101      	bne.n	c001478 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 c001474:	2301      	movs	r3, #1
 c001476:	e021      	b.n	c0014bc <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 c001478:	4b13      	ldr	r3, [pc, #76]	; (c0014c8 <HAL_InitTick+0x64>)
 c00147a:	681a      	ldr	r2, [r3, #0]
 c00147c:	4b11      	ldr	r3, [pc, #68]	; (c0014c4 <HAL_InitTick+0x60>)
 c00147e:	781b      	ldrb	r3, [r3, #0]
 c001480:	4619      	mov	r1, r3
 c001482:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 c001486:	fbb3 f3f1 	udiv	r3, r3, r1
 c00148a:	fbb2 f3f3 	udiv	r3, r2, r3
 c00148e:	4618      	mov	r0, r3
 c001490:	f000 f965 	bl	c00175e <HAL_SYSTICK_Config>
 c001494:	4603      	mov	r3, r0
 c001496:	2b00      	cmp	r3, #0
 c001498:	d001      	beq.n	c00149e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 c00149a:	2301      	movs	r3, #1
 c00149c:	e00e      	b.n	c0014bc <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c00149e:	687b      	ldr	r3, [r7, #4]
 c0014a0:	2b0f      	cmp	r3, #15
 c0014a2:	d80a      	bhi.n	c0014ba <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c0014a4:	2200      	movs	r2, #0
 c0014a6:	6879      	ldr	r1, [r7, #4]
 c0014a8:	f04f 30ff 	mov.w	r0, #4294967295
 c0014ac:	f000 f92f 	bl	c00170e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 c0014b0:	4a06      	ldr	r2, [pc, #24]	; (c0014cc <HAL_InitTick+0x68>)
 c0014b2:	687b      	ldr	r3, [r7, #4]
 c0014b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 c0014b6:	2300      	movs	r3, #0
 c0014b8:	e000      	b.n	c0014bc <HAL_InitTick+0x58>
    return HAL_ERROR;
 c0014ba:	2301      	movs	r3, #1
}
 c0014bc:	4618      	mov	r0, r3
 c0014be:	3708      	adds	r7, #8
 c0014c0:	46bd      	mov	sp, r7
 c0014c2:	bd80      	pop	{r7, pc}
 c0014c4:	30000008 	.word	0x30000008
 c0014c8:	30000000 	.word	0x30000000
 c0014cc:	30000004 	.word	0x30000004

0c0014d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 c0014d0:	b480      	push	{r7}
 c0014d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 c0014d4:	4b06      	ldr	r3, [pc, #24]	; (c0014f0 <HAL_IncTick+0x20>)
 c0014d6:	781b      	ldrb	r3, [r3, #0]
 c0014d8:	461a      	mov	r2, r3
 c0014da:	4b06      	ldr	r3, [pc, #24]	; (c0014f4 <HAL_IncTick+0x24>)
 c0014dc:	681b      	ldr	r3, [r3, #0]
 c0014de:	4413      	add	r3, r2
 c0014e0:	4a04      	ldr	r2, [pc, #16]	; (c0014f4 <HAL_IncTick+0x24>)
 c0014e2:	6013      	str	r3, [r2, #0]
}
 c0014e4:	bf00      	nop
 c0014e6:	46bd      	mov	sp, r7
 c0014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0014ec:	4770      	bx	lr
 c0014ee:	bf00      	nop
 c0014f0:	30000008 	.word	0x30000008
 c0014f4:	30000084 	.word	0x30000084

0c0014f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 c0014f8:	b480      	push	{r7}
 c0014fa:	af00      	add	r7, sp, #0
  return uwTick;
 c0014fc:	4b03      	ldr	r3, [pc, #12]	; (c00150c <HAL_GetTick+0x14>)
 c0014fe:	681b      	ldr	r3, [r3, #0]
}
 c001500:	4618      	mov	r0, r3
 c001502:	46bd      	mov	sp, r7
 c001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001508:	4770      	bx	lr
 c00150a:	bf00      	nop
 c00150c:	30000084 	.word	0x30000084

0c001510 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 c001510:	b580      	push	{r7, lr}
 c001512:	b084      	sub	sp, #16
 c001514:	af00      	add	r7, sp, #0
 c001516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 c001518:	f7ff ffee 	bl	c0014f8 <HAL_GetTick>
 c00151c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 c00151e:	687b      	ldr	r3, [r7, #4]
 c001520:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 c001522:	68fb      	ldr	r3, [r7, #12]
 c001524:	f1b3 3fff 	cmp.w	r3, #4294967295
 c001528:	d005      	beq.n	c001536 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 c00152a:	4b0a      	ldr	r3, [pc, #40]	; (c001554 <HAL_Delay+0x44>)
 c00152c:	781b      	ldrb	r3, [r3, #0]
 c00152e:	461a      	mov	r2, r3
 c001530:	68fb      	ldr	r3, [r7, #12]
 c001532:	4413      	add	r3, r2
 c001534:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 c001536:	bf00      	nop
 c001538:	f7ff ffde 	bl	c0014f8 <HAL_GetTick>
 c00153c:	4602      	mov	r2, r0
 c00153e:	68bb      	ldr	r3, [r7, #8]
 c001540:	1ad3      	subs	r3, r2, r3
 c001542:	68fa      	ldr	r2, [r7, #12]
 c001544:	429a      	cmp	r2, r3
 c001546:	d8f7      	bhi.n	c001538 <HAL_Delay+0x28>
  {
  }
}
 c001548:	bf00      	nop
 c00154a:	bf00      	nop
 c00154c:	3710      	adds	r7, #16
 c00154e:	46bd      	mov	sp, r7
 c001550:	bd80      	pop	{r7, pc}
 c001552:	bf00      	nop
 c001554:	30000008 	.word	0x30000008

0c001558 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c001558:	b480      	push	{r7}
 c00155a:	b085      	sub	sp, #20
 c00155c:	af00      	add	r7, sp, #0
 c00155e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 c001560:	687b      	ldr	r3, [r7, #4]
 c001562:	f003 0307 	and.w	r3, r3, #7
 c001566:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c001568:	4b0c      	ldr	r3, [pc, #48]	; (c00159c <__NVIC_SetPriorityGrouping+0x44>)
 c00156a:	68db      	ldr	r3, [r3, #12]
 c00156c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c00156e:	68ba      	ldr	r2, [r7, #8]
 c001570:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 c001574:	4013      	ands	r3, r2
 c001576:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c001578:	68fb      	ldr	r3, [r7, #12]
 c00157a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c00157c:	68bb      	ldr	r3, [r7, #8]
 c00157e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c001580:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 c001584:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c001588:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 c00158a:	4a04      	ldr	r2, [pc, #16]	; (c00159c <__NVIC_SetPriorityGrouping+0x44>)
 c00158c:	68bb      	ldr	r3, [r7, #8]
 c00158e:	60d3      	str	r3, [r2, #12]
}
 c001590:	bf00      	nop
 c001592:	3714      	adds	r7, #20
 c001594:	46bd      	mov	sp, r7
 c001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00159a:	4770      	bx	lr
 c00159c:	e000ed00 	.word	0xe000ed00

0c0015a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 c0015a0:	b480      	push	{r7}
 c0015a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c0015a4:	4b04      	ldr	r3, [pc, #16]	; (c0015b8 <__NVIC_GetPriorityGrouping+0x18>)
 c0015a6:	68db      	ldr	r3, [r3, #12]
 c0015a8:	0a1b      	lsrs	r3, r3, #8
 c0015aa:	f003 0307 	and.w	r3, r3, #7
}
 c0015ae:	4618      	mov	r0, r3
 c0015b0:	46bd      	mov	sp, r7
 c0015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0015b6:	4770      	bx	lr
 c0015b8:	e000ed00 	.word	0xe000ed00

0c0015bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c0015bc:	b480      	push	{r7}
 c0015be:	b083      	sub	sp, #12
 c0015c0:	af00      	add	r7, sp, #0
 c0015c2:	4603      	mov	r3, r0
 c0015c4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 c0015c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 c0015ca:	2b00      	cmp	r3, #0
 c0015cc:	db0b      	blt.n	c0015e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c0015ce:	88fb      	ldrh	r3, [r7, #6]
 c0015d0:	f003 021f 	and.w	r2, r3, #31
 c0015d4:	4907      	ldr	r1, [pc, #28]	; (c0015f4 <__NVIC_EnableIRQ+0x38>)
 c0015d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 c0015da:	095b      	lsrs	r3, r3, #5
 c0015dc:	2001      	movs	r0, #1
 c0015de:	fa00 f202 	lsl.w	r2, r0, r2
 c0015e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 c0015e6:	bf00      	nop
 c0015e8:	370c      	adds	r7, #12
 c0015ea:	46bd      	mov	sp, r7
 c0015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0015f0:	4770      	bx	lr
 c0015f2:	bf00      	nop
 c0015f4:	e000e100 	.word	0xe000e100

0c0015f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 c0015f8:	b480      	push	{r7}
 c0015fa:	b083      	sub	sp, #12
 c0015fc:	af00      	add	r7, sp, #0
 c0015fe:	4603      	mov	r3, r0
 c001600:	6039      	str	r1, [r7, #0]
 c001602:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 c001604:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 c001608:	2b00      	cmp	r3, #0
 c00160a:	db0a      	blt.n	c001622 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c00160c:	683b      	ldr	r3, [r7, #0]
 c00160e:	b2da      	uxtb	r2, r3
 c001610:	490c      	ldr	r1, [pc, #48]	; (c001644 <__NVIC_SetPriority+0x4c>)
 c001612:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 c001616:	0112      	lsls	r2, r2, #4
 c001618:	b2d2      	uxtb	r2, r2
 c00161a:	440b      	add	r3, r1
 c00161c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 c001620:	e00a      	b.n	c001638 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c001622:	683b      	ldr	r3, [r7, #0]
 c001624:	b2da      	uxtb	r2, r3
 c001626:	4908      	ldr	r1, [pc, #32]	; (c001648 <__NVIC_SetPriority+0x50>)
 c001628:	88fb      	ldrh	r3, [r7, #6]
 c00162a:	f003 030f 	and.w	r3, r3, #15
 c00162e:	3b04      	subs	r3, #4
 c001630:	0112      	lsls	r2, r2, #4
 c001632:	b2d2      	uxtb	r2, r2
 c001634:	440b      	add	r3, r1
 c001636:	761a      	strb	r2, [r3, #24]
}
 c001638:	bf00      	nop
 c00163a:	370c      	adds	r7, #12
 c00163c:	46bd      	mov	sp, r7
 c00163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001642:	4770      	bx	lr
 c001644:	e000e100 	.word	0xe000e100
 c001648:	e000ed00 	.word	0xe000ed00

0c00164c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c00164c:	b480      	push	{r7}
 c00164e:	b089      	sub	sp, #36	; 0x24
 c001650:	af00      	add	r7, sp, #0
 c001652:	60f8      	str	r0, [r7, #12]
 c001654:	60b9      	str	r1, [r7, #8]
 c001656:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c001658:	68fb      	ldr	r3, [r7, #12]
 c00165a:	f003 0307 	and.w	r3, r3, #7
 c00165e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c001660:	69fb      	ldr	r3, [r7, #28]
 c001662:	f1c3 0307 	rsb	r3, r3, #7
 c001666:	2b04      	cmp	r3, #4
 c001668:	bf28      	it	cs
 c00166a:	2304      	movcs	r3, #4
 c00166c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c00166e:	69fb      	ldr	r3, [r7, #28]
 c001670:	3304      	adds	r3, #4
 c001672:	2b06      	cmp	r3, #6
 c001674:	d902      	bls.n	c00167c <NVIC_EncodePriority+0x30>
 c001676:	69fb      	ldr	r3, [r7, #28]
 c001678:	3b03      	subs	r3, #3
 c00167a:	e000      	b.n	c00167e <NVIC_EncodePriority+0x32>
 c00167c:	2300      	movs	r3, #0
 c00167e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c001680:	f04f 32ff 	mov.w	r2, #4294967295
 c001684:	69bb      	ldr	r3, [r7, #24]
 c001686:	fa02 f303 	lsl.w	r3, r2, r3
 c00168a:	43da      	mvns	r2, r3
 c00168c:	68bb      	ldr	r3, [r7, #8]
 c00168e:	401a      	ands	r2, r3
 c001690:	697b      	ldr	r3, [r7, #20]
 c001692:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c001694:	f04f 31ff 	mov.w	r1, #4294967295
 c001698:	697b      	ldr	r3, [r7, #20]
 c00169a:	fa01 f303 	lsl.w	r3, r1, r3
 c00169e:	43d9      	mvns	r1, r3
 c0016a0:	687b      	ldr	r3, [r7, #4]
 c0016a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c0016a4:	4313      	orrs	r3, r2
         );
}
 c0016a6:	4618      	mov	r0, r3
 c0016a8:	3724      	adds	r7, #36	; 0x24
 c0016aa:	46bd      	mov	sp, r7
 c0016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0016b0:	4770      	bx	lr
	...

0c0016b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 c0016b4:	b580      	push	{r7, lr}
 c0016b6:	b082      	sub	sp, #8
 c0016b8:	af00      	add	r7, sp, #0
 c0016ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c0016bc:	687b      	ldr	r3, [r7, #4]
 c0016be:	3b01      	subs	r3, #1
 c0016c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c0016c4:	d301      	bcc.n	c0016ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 c0016c6:	2301      	movs	r3, #1
 c0016c8:	e00f      	b.n	c0016ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c0016ca:	4a0a      	ldr	r2, [pc, #40]	; (c0016f4 <SysTick_Config+0x40>)
 c0016cc:	687b      	ldr	r3, [r7, #4]
 c0016ce:	3b01      	subs	r3, #1
 c0016d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 c0016d2:	210f      	movs	r1, #15
 c0016d4:	f04f 30ff 	mov.w	r0, #4294967295
 c0016d8:	f7ff ff8e 	bl	c0015f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c0016dc:	4b05      	ldr	r3, [pc, #20]	; (c0016f4 <SysTick_Config+0x40>)
 c0016de:	2200      	movs	r2, #0
 c0016e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c0016e2:	4b04      	ldr	r3, [pc, #16]	; (c0016f4 <SysTick_Config+0x40>)
 c0016e4:	2207      	movs	r2, #7
 c0016e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c0016e8:	2300      	movs	r3, #0
}
 c0016ea:	4618      	mov	r0, r3
 c0016ec:	3708      	adds	r7, #8
 c0016ee:	46bd      	mov	sp, r7
 c0016f0:	bd80      	pop	{r7, pc}
 c0016f2:	bf00      	nop
 c0016f4:	e000e010 	.word	0xe000e010

0c0016f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c0016f8:	b580      	push	{r7, lr}
 c0016fa:	b082      	sub	sp, #8
 c0016fc:	af00      	add	r7, sp, #0
 c0016fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 c001700:	6878      	ldr	r0, [r7, #4]
 c001702:	f7ff ff29 	bl	c001558 <__NVIC_SetPriorityGrouping>
}
 c001706:	bf00      	nop
 c001708:	3708      	adds	r7, #8
 c00170a:	46bd      	mov	sp, r7
 c00170c:	bd80      	pop	{r7, pc}

0c00170e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c00170e:	b580      	push	{r7, lr}
 c001710:	b086      	sub	sp, #24
 c001712:	af00      	add	r7, sp, #0
 c001714:	4603      	mov	r3, r0
 c001716:	60b9      	str	r1, [r7, #8]
 c001718:	607a      	str	r2, [r7, #4]
 c00171a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 c00171c:	f7ff ff40 	bl	c0015a0 <__NVIC_GetPriorityGrouping>
 c001720:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 c001722:	687a      	ldr	r2, [r7, #4]
 c001724:	68b9      	ldr	r1, [r7, #8]
 c001726:	6978      	ldr	r0, [r7, #20]
 c001728:	f7ff ff90 	bl	c00164c <NVIC_EncodePriority>
 c00172c:	4602      	mov	r2, r0
 c00172e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 c001732:	4611      	mov	r1, r2
 c001734:	4618      	mov	r0, r3
 c001736:	f7ff ff5f 	bl	c0015f8 <__NVIC_SetPriority>
}
 c00173a:	bf00      	nop
 c00173c:	3718      	adds	r7, #24
 c00173e:	46bd      	mov	sp, r7
 c001740:	bd80      	pop	{r7, pc}

0c001742 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c001742:	b580      	push	{r7, lr}
 c001744:	b082      	sub	sp, #8
 c001746:	af00      	add	r7, sp, #0
 c001748:	4603      	mov	r3, r0
 c00174a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 c00174c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 c001750:	4618      	mov	r0, r3
 c001752:	f7ff ff33 	bl	c0015bc <__NVIC_EnableIRQ>
}
 c001756:	bf00      	nop
 c001758:	3708      	adds	r7, #8
 c00175a:	46bd      	mov	sp, r7
 c00175c:	bd80      	pop	{r7, pc}

0c00175e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 c00175e:	b580      	push	{r7, lr}
 c001760:	b082      	sub	sp, #8
 c001762:	af00      	add	r7, sp, #0
 c001764:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 c001766:	6878      	ldr	r0, [r7, #4]
 c001768:	f7ff ffa4 	bl	c0016b4 <SysTick_Config>
 c00176c:	4603      	mov	r3, r0
}
 c00176e:	4618      	mov	r0, r3
 c001770:	3708      	adds	r7, #8
 c001772:	46bd      	mov	sp, r7
 c001774:	bd80      	pop	{r7, pc}
	...

0c001778 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 c001778:	b480      	push	{r7}
 c00177a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 c00177c:	f3bf 8f5f 	dmb	sy
}
 c001780:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 c001782:	4b0b      	ldr	r3, [pc, #44]	; (c0017b0 <HAL_MPU_Disable+0x38>)
 c001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c001786:	4a0a      	ldr	r2, [pc, #40]	; (c0017b0 <HAL_MPU_Disable+0x38>)
 c001788:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c00178c:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU */
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 c00178e:	4b09      	ldr	r3, [pc, #36]	; (c0017b4 <HAL_MPU_Disable+0x3c>)
 c001790:	685b      	ldr	r3, [r3, #4]
 c001792:	4a08      	ldr	r2, [pc, #32]	; (c0017b4 <HAL_MPU_Disable+0x3c>)
 c001794:	f023 0301 	bic.w	r3, r3, #1
 c001798:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 c00179a:	f3bf 8f4f 	dsb	sy
}
 c00179e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 c0017a0:	f3bf 8f6f 	isb	sy
}
 c0017a4:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
 c0017a6:	bf00      	nop
 c0017a8:	46bd      	mov	sp, r7
 c0017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0017ae:	4770      	bx	lr
 c0017b0:	e000ed00 	.word	0xe000ed00
 c0017b4:	e000ed90 	.word	0xe000ed90

0c0017b8 <HAL_MPU_Disable_NS>:
/**
  * @brief  Disable the non-secure MPU.
  * @retval None
  */
void HAL_MPU_Disable_NS(void)
{
 c0017b8:	b480      	push	{r7}
 c0017ba:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 c0017bc:	f3bf 8f5f 	dmb	sy
}
 c0017c0:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable fault exceptions */
  SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 c0017c2:	4b0b      	ldr	r3, [pc, #44]	; (c0017f0 <HAL_MPU_Disable_NS+0x38>)
 c0017c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0017c6:	4a0a      	ldr	r2, [pc, #40]	; (c0017f0 <HAL_MPU_Disable_NS+0x38>)
 c0017c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c0017cc:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU */
  MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 c0017ce:	4b09      	ldr	r3, [pc, #36]	; (c0017f4 <HAL_MPU_Disable_NS+0x3c>)
 c0017d0:	685b      	ldr	r3, [r3, #4]
 c0017d2:	4a08      	ldr	r2, [pc, #32]	; (c0017f4 <HAL_MPU_Disable_NS+0x3c>)
 c0017d4:	f023 0301 	bic.w	r3, r3, #1
 c0017d8:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 c0017da:	f3bf 8f4f 	dsb	sy
}
 c0017de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 c0017e0:	f3bf 8f6f 	isb	sy
}
 c0017e4:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
 c0017e6:	bf00      	nop
 c0017e8:	46bd      	mov	sp, r7
 c0017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0017ee:	4770      	bx	lr
 c0017f0:	e002ed00 	.word	0xe002ed00
 c0017f4:	e002ed90 	.word	0xe002ed90

0c0017f8 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 c0017f8:	b480      	push	{r7}
 c0017fa:	b083      	sub	sp, #12
 c0017fc:	af00      	add	r7, sp, #0
 c0017fe:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 c001800:	687b      	ldr	r3, [r7, #4]
 c001802:	2b00      	cmp	r3, #0
 c001804:	d101      	bne.n	c00180a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 c001806:	2301      	movs	r3, #1
 c001808:	e019      	b.n	c00183e <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 c00180a:	687b      	ldr	r3, [r7, #4]
 c00180c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 c001810:	b2db      	uxtb	r3, r3
 c001812:	2b02      	cmp	r3, #2
 c001814:	d004      	beq.n	c001820 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c001816:	687b      	ldr	r3, [r7, #4]
 c001818:	2220      	movs	r2, #32
 c00181a:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 c00181c:	2301      	movs	r3, #1
 c00181e:	e00e      	b.n	c00183e <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 c001820:	687b      	ldr	r3, [r7, #4]
 c001822:	2204      	movs	r2, #4
 c001824:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 c001828:	687b      	ldr	r3, [r7, #4]
 c00182a:	681b      	ldr	r3, [r3, #0]
 c00182c:	695b      	ldr	r3, [r3, #20]
 c00182e:	687a      	ldr	r2, [r7, #4]
 c001830:	6812      	ldr	r2, [r2, #0]
 c001832:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 c001836:	f043 0304 	orr.w	r3, r3, #4
 c00183a:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 c00183c:	2300      	movs	r3, #0
}
 c00183e:	4618      	mov	r0, r3
 c001840:	370c      	adds	r7, #12
 c001842:	46bd      	mov	sp, r7
 c001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001848:	4770      	bx	lr

0c00184a <HAL_DMA_GetState>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA state.
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef const *const hdma)
{
 c00184a:	b480      	push	{r7}
 c00184c:	b083      	sub	sp, #12
 c00184e:	af00      	add	r7, sp, #0
 c001850:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel state */
  return hdma->State;
 c001852:	687b      	ldr	r3, [r7, #4]
 c001854:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 c001858:	b2db      	uxtb	r3, r3
}
 c00185a:	4618      	mov	r0, r3
 c00185c:	370c      	adds	r7, #12
 c00185e:	46bd      	mov	sp, r7
 c001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001864:	4770      	bx	lr

0c001866 <HAL_DMAEx_GetFifoLevel>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval Returns the number of available beats in FIFO.
  */
uint32_t HAL_DMAEx_GetFifoLevel(DMA_HandleTypeDef const *const hdma)
{
 c001866:	b480      	push	{r7}
 c001868:	b083      	sub	sp, #12
 c00186a:	af00      	add	r7, sp, #0
 c00186c:	6078      	str	r0, [r7, #4]
  return ((hdma->Instance->CSR & DMA_CSR_FIFOL) >> DMA_CSR_FIFOL_Pos);
 c00186e:	687b      	ldr	r3, [r7, #4]
 c001870:	681b      	ldr	r3, [r3, #0]
 c001872:	691b      	ldr	r3, [r3, #16]
 c001874:	0c1b      	lsrs	r3, r3, #16
 c001876:	b2db      	uxtb	r3, r3
}
 c001878:	4618      	mov	r0, r3
 c00187a:	370c      	adds	r7, #12
 c00187c:	46bd      	mov	sp, r7
 c00187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001882:	4770      	bx	lr

0c001884 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 c001884:	b480      	push	{r7}
 c001886:	b087      	sub	sp, #28
 c001888:	af00      	add	r7, sp, #0
 c00188a:	6078      	str	r0, [r7, #4]
 c00188c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 c00188e:	2300      	movs	r3, #0
 c001890:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 c001892:	e136      	b.n	c001b02 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 c001894:	683b      	ldr	r3, [r7, #0]
 c001896:	681a      	ldr	r2, [r3, #0]
 c001898:	2101      	movs	r1, #1
 c00189a:	693b      	ldr	r3, [r7, #16]
 c00189c:	fa01 f303 	lsl.w	r3, r1, r3
 c0018a0:	4013      	ands	r3, r2
 c0018a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 c0018a4:	68fb      	ldr	r3, [r7, #12]
 c0018a6:	2b00      	cmp	r3, #0
 c0018a8:	f000 8128 	beq.w	c001afc <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 c0018ac:	683b      	ldr	r3, [r7, #0]
 c0018ae:	685b      	ldr	r3, [r3, #4]
 c0018b0:	2b02      	cmp	r3, #2
 c0018b2:	d003      	beq.n	c0018bc <HAL_GPIO_Init+0x38>
 c0018b4:	683b      	ldr	r3, [r7, #0]
 c0018b6:	685b      	ldr	r3, [r3, #4]
 c0018b8:	2b12      	cmp	r3, #18
 c0018ba:	d125      	bne.n	c001908 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 c0018bc:	693b      	ldr	r3, [r7, #16]
 c0018be:	08da      	lsrs	r2, r3, #3
 c0018c0:	687b      	ldr	r3, [r7, #4]
 c0018c2:	3208      	adds	r2, #8
 c0018c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c0018c8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 c0018ca:	693b      	ldr	r3, [r7, #16]
 c0018cc:	f003 0307 	and.w	r3, r3, #7
 c0018d0:	009b      	lsls	r3, r3, #2
 c0018d2:	220f      	movs	r2, #15
 c0018d4:	fa02 f303 	lsl.w	r3, r2, r3
 c0018d8:	43db      	mvns	r3, r3
 c0018da:	697a      	ldr	r2, [r7, #20]
 c0018dc:	4013      	ands	r3, r2
 c0018de:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 c0018e0:	683b      	ldr	r3, [r7, #0]
 c0018e2:	691b      	ldr	r3, [r3, #16]
 c0018e4:	f003 020f 	and.w	r2, r3, #15
 c0018e8:	693b      	ldr	r3, [r7, #16]
 c0018ea:	f003 0307 	and.w	r3, r3, #7
 c0018ee:	009b      	lsls	r3, r3, #2
 c0018f0:	fa02 f303 	lsl.w	r3, r2, r3
 c0018f4:	697a      	ldr	r2, [r7, #20]
 c0018f6:	4313      	orrs	r3, r2
 c0018f8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 c0018fa:	693b      	ldr	r3, [r7, #16]
 c0018fc:	08da      	lsrs	r2, r3, #3
 c0018fe:	687b      	ldr	r3, [r7, #4]
 c001900:	3208      	adds	r2, #8
 c001902:	6979      	ldr	r1, [r7, #20]
 c001904:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 c001908:	687b      	ldr	r3, [r7, #4]
 c00190a:	681b      	ldr	r3, [r3, #0]
 c00190c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c00190e:	693b      	ldr	r3, [r7, #16]
 c001910:	005b      	lsls	r3, r3, #1
 c001912:	2203      	movs	r2, #3
 c001914:	fa02 f303 	lsl.w	r3, r2, r3
 c001918:	43db      	mvns	r3, r3
 c00191a:	697a      	ldr	r2, [r7, #20]
 c00191c:	4013      	ands	r3, r2
 c00191e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c001920:	683b      	ldr	r3, [r7, #0]
 c001922:	685b      	ldr	r3, [r3, #4]
 c001924:	f003 0203 	and.w	r2, r3, #3
 c001928:	693b      	ldr	r3, [r7, #16]
 c00192a:	005b      	lsls	r3, r3, #1
 c00192c:	fa02 f303 	lsl.w	r3, r2, r3
 c001930:	697a      	ldr	r2, [r7, #20]
 c001932:	4313      	orrs	r3, r2
 c001934:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 c001936:	687b      	ldr	r3, [r7, #4]
 c001938:	697a      	ldr	r2, [r7, #20]
 c00193a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c00193c:	683b      	ldr	r3, [r7, #0]
 c00193e:	685b      	ldr	r3, [r3, #4]
 c001940:	2b01      	cmp	r3, #1
 c001942:	d00b      	beq.n	c00195c <HAL_GPIO_Init+0xd8>
 c001944:	683b      	ldr	r3, [r7, #0]
 c001946:	685b      	ldr	r3, [r3, #4]
 c001948:	2b02      	cmp	r3, #2
 c00194a:	d007      	beq.n	c00195c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 c00194c:	683b      	ldr	r3, [r7, #0]
 c00194e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c001950:	2b11      	cmp	r3, #17
 c001952:	d003      	beq.n	c00195c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 c001954:	683b      	ldr	r3, [r7, #0]
 c001956:	685b      	ldr	r3, [r3, #4]
 c001958:	2b12      	cmp	r3, #18
 c00195a:	d130      	bne.n	c0019be <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 c00195c:	687b      	ldr	r3, [r7, #4]
 c00195e:	689b      	ldr	r3, [r3, #8]
 c001960:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c001962:	693b      	ldr	r3, [r7, #16]
 c001964:	005b      	lsls	r3, r3, #1
 c001966:	2203      	movs	r2, #3
 c001968:	fa02 f303 	lsl.w	r3, r2, r3
 c00196c:	43db      	mvns	r3, r3
 c00196e:	697a      	ldr	r2, [r7, #20]
 c001970:	4013      	ands	r3, r2
 c001972:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 c001974:	683b      	ldr	r3, [r7, #0]
 c001976:	68da      	ldr	r2, [r3, #12]
 c001978:	693b      	ldr	r3, [r7, #16]
 c00197a:	005b      	lsls	r3, r3, #1
 c00197c:	fa02 f303 	lsl.w	r3, r2, r3
 c001980:	697a      	ldr	r2, [r7, #20]
 c001982:	4313      	orrs	r3, r2
 c001984:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 c001986:	687b      	ldr	r3, [r7, #4]
 c001988:	697a      	ldr	r2, [r7, #20]
 c00198a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 c00198c:	687b      	ldr	r3, [r7, #4]
 c00198e:	685b      	ldr	r3, [r3, #4]
 c001990:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 c001992:	2201      	movs	r2, #1
 c001994:	693b      	ldr	r3, [r7, #16]
 c001996:	fa02 f303 	lsl.w	r3, r2, r3
 c00199a:	43db      	mvns	r3, r3
 c00199c:	697a      	ldr	r2, [r7, #20]
 c00199e:	4013      	ands	r3, r2
 c0019a0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 c0019a2:	683b      	ldr	r3, [r7, #0]
 c0019a4:	685b      	ldr	r3, [r3, #4]
 c0019a6:	091b      	lsrs	r3, r3, #4
 c0019a8:	f003 0201 	and.w	r2, r3, #1
 c0019ac:	693b      	ldr	r3, [r7, #16]
 c0019ae:	fa02 f303 	lsl.w	r3, r2, r3
 c0019b2:	697a      	ldr	r2, [r7, #20]
 c0019b4:	4313      	orrs	r3, r2
 c0019b6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 c0019b8:	687b      	ldr	r3, [r7, #4]
 c0019ba:	697a      	ldr	r2, [r7, #20]
 c0019bc:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 c0019be:	683b      	ldr	r3, [r7, #0]
 c0019c0:	685b      	ldr	r3, [r3, #4]
 c0019c2:	2b03      	cmp	r3, #3
 c0019c4:	d017      	beq.n	c0019f6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 c0019c6:	687b      	ldr	r3, [r7, #4]
 c0019c8:	68db      	ldr	r3, [r3, #12]
 c0019ca:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c0019cc:	693b      	ldr	r3, [r7, #16]
 c0019ce:	005b      	lsls	r3, r3, #1
 c0019d0:	2203      	movs	r2, #3
 c0019d2:	fa02 f303 	lsl.w	r3, r2, r3
 c0019d6:	43db      	mvns	r3, r3
 c0019d8:	697a      	ldr	r2, [r7, #20]
 c0019da:	4013      	ands	r3, r2
 c0019dc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 c0019de:	683b      	ldr	r3, [r7, #0]
 c0019e0:	689a      	ldr	r2, [r3, #8]
 c0019e2:	693b      	ldr	r3, [r7, #16]
 c0019e4:	005b      	lsls	r3, r3, #1
 c0019e6:	fa02 f303 	lsl.w	r3, r2, r3
 c0019ea:	697a      	ldr	r2, [r7, #20]
 c0019ec:	4313      	orrs	r3, r2
 c0019ee:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 c0019f0:	687b      	ldr	r3, [r7, #4]
 c0019f2:	697a      	ldr	r2, [r7, #20]
 c0019f4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 c0019f6:	683b      	ldr	r3, [r7, #0]
 c0019f8:	685b      	ldr	r3, [r3, #4]
 c0019fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c0019fe:	2b00      	cmp	r3, #0
 c001a00:	d07c      	beq.n	c001afc <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 c001a02:	4a47      	ldr	r2, [pc, #284]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001a04:	693b      	ldr	r3, [r7, #16]
 c001a06:	089b      	lsrs	r3, r3, #2
 c001a08:	3318      	adds	r3, #24
 c001a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c001a0e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 c001a10:	693b      	ldr	r3, [r7, #16]
 c001a12:	f003 0303 	and.w	r3, r3, #3
 c001a16:	00db      	lsls	r3, r3, #3
 c001a18:	220f      	movs	r2, #15
 c001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 c001a1e:	43db      	mvns	r3, r3
 c001a20:	697a      	ldr	r2, [r7, #20]
 c001a22:	4013      	ands	r3, r2
 c001a24:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c001a26:	687b      	ldr	r3, [r7, #4]
 c001a28:	0a9a      	lsrs	r2, r3, #10
 c001a2a:	4b3e      	ldr	r3, [pc, #248]	; (c001b24 <HAL_GPIO_Init+0x2a0>)
 c001a2c:	4013      	ands	r3, r2
 c001a2e:	693a      	ldr	r2, [r7, #16]
 c001a30:	f002 0203 	and.w	r2, r2, #3
 c001a34:	00d2      	lsls	r2, r2, #3
 c001a36:	4093      	lsls	r3, r2
 c001a38:	697a      	ldr	r2, [r7, #20]
 c001a3a:	4313      	orrs	r3, r2
 c001a3c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 c001a3e:	4938      	ldr	r1, [pc, #224]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001a40:	693b      	ldr	r3, [r7, #16]
 c001a42:	089b      	lsrs	r3, r3, #2
 c001a44:	3318      	adds	r3, #24
 c001a46:	697a      	ldr	r2, [r7, #20]
 c001a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 c001a4c:	4b34      	ldr	r3, [pc, #208]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001a4e:	681b      	ldr	r3, [r3, #0]
 c001a50:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 c001a52:	68fb      	ldr	r3, [r7, #12]
 c001a54:	43db      	mvns	r3, r3
 c001a56:	697a      	ldr	r2, [r7, #20]
 c001a58:	4013      	ands	r3, r2
 c001a5a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 c001a5c:	683b      	ldr	r3, [r7, #0]
 c001a5e:	685b      	ldr	r3, [r3, #4]
 c001a60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c001a64:	2b00      	cmp	r3, #0
 c001a66:	d003      	beq.n	c001a70 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 c001a68:	697a      	ldr	r2, [r7, #20]
 c001a6a:	68fb      	ldr	r3, [r7, #12]
 c001a6c:	4313      	orrs	r3, r2
 c001a6e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 c001a70:	4a2b      	ldr	r2, [pc, #172]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001a72:	697b      	ldr	r3, [r7, #20]
 c001a74:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 c001a76:	4b2a      	ldr	r3, [pc, #168]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001a78:	685b      	ldr	r3, [r3, #4]
 c001a7a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 c001a7c:	68fb      	ldr	r3, [r7, #12]
 c001a7e:	43db      	mvns	r3, r3
 c001a80:	697a      	ldr	r2, [r7, #20]
 c001a82:	4013      	ands	r3, r2
 c001a84:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 c001a86:	683b      	ldr	r3, [r7, #0]
 c001a88:	685b      	ldr	r3, [r3, #4]
 c001a8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c001a8e:	2b00      	cmp	r3, #0
 c001a90:	d003      	beq.n	c001a9a <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 c001a92:	697a      	ldr	r2, [r7, #20]
 c001a94:	68fb      	ldr	r3, [r7, #12]
 c001a96:	4313      	orrs	r3, r2
 c001a98:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 c001a9a:	4a21      	ldr	r2, [pc, #132]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001a9c:	697b      	ldr	r3, [r7, #20]
 c001a9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 c001aa0:	4b1f      	ldr	r3, [pc, #124]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001aa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c001aa6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 c001aa8:	68fb      	ldr	r3, [r7, #12]
 c001aaa:	43db      	mvns	r3, r3
 c001aac:	697a      	ldr	r2, [r7, #20]
 c001aae:	4013      	ands	r3, r2
 c001ab0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 c001ab2:	683b      	ldr	r3, [r7, #0]
 c001ab4:	685b      	ldr	r3, [r3, #4]
 c001ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c001aba:	2b00      	cmp	r3, #0
 c001abc:	d003      	beq.n	c001ac6 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 c001abe:	697a      	ldr	r2, [r7, #20]
 c001ac0:	68fb      	ldr	r3, [r7, #12]
 c001ac2:	4313      	orrs	r3, r2
 c001ac4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 c001ac6:	4a16      	ldr	r2, [pc, #88]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001ac8:	697b      	ldr	r3, [r7, #20]
 c001aca:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 c001ace:	4b14      	ldr	r3, [pc, #80]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c001ad4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 c001ad6:	68fb      	ldr	r3, [r7, #12]
 c001ad8:	43db      	mvns	r3, r3
 c001ada:	697a      	ldr	r2, [r7, #20]
 c001adc:	4013      	ands	r3, r2
 c001ade:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 c001ae0:	683b      	ldr	r3, [r7, #0]
 c001ae2:	685b      	ldr	r3, [r3, #4]
 c001ae4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c001ae8:	2b00      	cmp	r3, #0
 c001aea:	d003      	beq.n	c001af4 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 c001aec:	697a      	ldr	r2, [r7, #20]
 c001aee:	68fb      	ldr	r3, [r7, #12]
 c001af0:	4313      	orrs	r3, r2
 c001af2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 c001af4:	4a0a      	ldr	r2, [pc, #40]	; (c001b20 <HAL_GPIO_Init+0x29c>)
 c001af6:	697b      	ldr	r3, [r7, #20]
 c001af8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 c001afc:	693b      	ldr	r3, [r7, #16]
 c001afe:	3301      	adds	r3, #1
 c001b00:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 c001b02:	683b      	ldr	r3, [r7, #0]
 c001b04:	681a      	ldr	r2, [r3, #0]
 c001b06:	693b      	ldr	r3, [r7, #16]
 c001b08:	fa22 f303 	lsr.w	r3, r2, r3
 c001b0c:	2b00      	cmp	r3, #0
 c001b0e:	f47f aec1 	bne.w	c001894 <HAL_GPIO_Init+0x10>
  }
}
 c001b12:	bf00      	nop
 c001b14:	bf00      	nop
 c001b16:	371c      	adds	r7, #28
 c001b18:	46bd      	mov	sp, r7
 c001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001b1e:	4770      	bx	lr
 c001b20:	54022000 	.word	0x54022000
 c001b24:	002b7f7f 	.word	0x002b7f7f

0c001b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 c001b28:	b480      	push	{r7}
 c001b2a:	b083      	sub	sp, #12
 c001b2c:	af00      	add	r7, sp, #0
 c001b2e:	6078      	str	r0, [r7, #4]
 c001b30:	460b      	mov	r3, r1
 c001b32:	807b      	strh	r3, [r7, #2]
 c001b34:	4613      	mov	r3, r2
 c001b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 c001b38:	787b      	ldrb	r3, [r7, #1]
 c001b3a:	2b00      	cmp	r3, #0
 c001b3c:	d003      	beq.n	c001b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 c001b3e:	887a      	ldrh	r2, [r7, #2]
 c001b40:	687b      	ldr	r3, [r7, #4]
 c001b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 c001b44:	e002      	b.n	c001b4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 c001b46:	887a      	ldrh	r2, [r7, #2]
 c001b48:	687b      	ldr	r3, [r7, #4]
 c001b4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 c001b4c:	bf00      	nop
 c001b4e:	370c      	adds	r7, #12
 c001b50:	46bd      	mov	sp, r7
 c001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001b56:	4770      	bx	lr

0c001b58 <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
  * @param  PeriphAttributes Peripheral attributes, see @ref GTZC_TZSC_PeriphAttributes.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_ConfigPeriphAttributes(uint32_t PeriphId,
                                                       uint32_t PeriphAttributes)
{
 c001b58:	b480      	push	{r7}
 c001b5a:	b085      	sub	sp, #20
 c001b5c:	af00      	add	r7, sp, #0
 c001b5e:	6078      	str	r0, [r7, #4]
 c001b60:	6039      	str	r1, [r7, #0]
  uint32_t register_address;

  /* check entry parameters */
#if defined (GTZC_TZIC1)
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c001b62:	683b      	ldr	r3, [r7, #0]
 c001b64:	f5b3 7f41 	cmp.w	r3, #772	; 0x304
 c001b68:	d216      	bcs.n	c001b98 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c001b6a:	687b      	ldr	r3, [r7, #4]
 c001b6c:	0f1b      	lsrs	r3, r3, #28
 c001b6e:	015a      	lsls	r2, r3, #5
 c001b70:	687b      	ldr	r3, [r7, #4]
 c001b72:	f003 031f 	and.w	r3, r3, #31
 c001b76:	4413      	add	r3, r2
 c001b78:	2b5a      	cmp	r3, #90	; 0x5a
 c001b7a:	d80d      	bhi.n	c001b98 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c001b7c:	687b      	ldr	r3, [r7, #4]
 c001b7e:	f003 0320 	and.w	r3, r3, #32
 c001b82:	2b00      	cmp	r3, #0
 c001b84:	d00a      	beq.n	c001b9c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
          && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c001b86:	687b      	ldr	r3, [r7, #4]
 c001b88:	0f1b      	lsrs	r3, r3, #28
 c001b8a:	015a      	lsls	r2, r3, #5
 c001b8c:	687b      	ldr	r3, [r7, #4]
 c001b8e:	f003 031f 	and.w	r3, r3, #31
 c001b92:	4413      	add	r3, r2
 c001b94:	2b00      	cmp	r3, #0
 c001b96:	d001      	beq.n	c001b9c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U)
          && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
#endif /* defined (GTZC_TZIC1) */
  {
    return HAL_ERROR;
 c001b98:	2301      	movs	r3, #1
 c001b9a:	e0bc      	b.n	c001d16 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1be>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c001b9c:	687b      	ldr	r3, [r7, #4]
 c001b9e:	f003 0320 	and.w	r3, r3, #32
 c001ba2:	2b00      	cmp	r3, #0
 c001ba4:	d062      	beq.n	c001c6c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x114>
  {
    /* special case where same attributes are applied to all peripherals */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c001ba6:	683a      	ldr	r2, [r7, #0]
 c001ba8:	f240 1301 	movw	r3, #257	; 0x101
 c001bac:	4013      	ands	r3, r2
 c001bae:	f240 1201 	movw	r2, #257	; 0x101
 c001bb2:	4293      	cmp	r3, r2
 c001bb4:	d112      	bne.n	c001bdc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x84>
    {
      SET_BIT(GTZC_TZSC1->SECCFGR1, TZSC1_SECCFGR1_ALL);
 c001bb6:	4b5b      	ldr	r3, [pc, #364]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bb8:	691b      	ldr	r3, [r3, #16]
 c001bba:	4b5a      	ldr	r3, [pc, #360]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bbc:	f04f 32ff 	mov.w	r2, #4294967295
 c001bc0:	611a      	str	r2, [r3, #16]
      SET_BIT(GTZC_TZSC1->SECCFGR2, TZSC1_SECCFGR2_ALL);
 c001bc2:	4b58      	ldr	r3, [pc, #352]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bc4:	695a      	ldr	r2, [r3, #20]
 c001bc6:	4957      	ldr	r1, [pc, #348]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bc8:	4b57      	ldr	r3, [pc, #348]	; (c001d28 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1d0>)
 c001bca:	4313      	orrs	r3, r2
 c001bcc:	614b      	str	r3, [r1, #20]
      SET_BIT(GTZC_TZSC1->SECCFGR3, TZSC1_SECCFGR3_ALL);
 c001bce:	4b55      	ldr	r3, [pc, #340]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bd0:	699a      	ldr	r2, [r3, #24]
 c001bd2:	4954      	ldr	r1, [pc, #336]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bd4:	4b55      	ldr	r3, [pc, #340]	; (c001d2c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1d4>)
 c001bd6:	4313      	orrs	r3, r2
 c001bd8:	618b      	str	r3, [r1, #24]
 c001bda:	e015      	b.n	c001c08 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xb0>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c001bdc:	683b      	ldr	r3, [r7, #0]
 c001bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c001be2:	2b00      	cmp	r3, #0
 c001be4:	d010      	beq.n	c001c08 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xb0>
    {
      CLEAR_BIT(GTZC_TZSC1->SECCFGR1, TZSC1_SECCFGR1_ALL);
 c001be6:	4b4f      	ldr	r3, [pc, #316]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001be8:	691b      	ldr	r3, [r3, #16]
 c001bea:	4b4e      	ldr	r3, [pc, #312]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bec:	2200      	movs	r2, #0
 c001bee:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(GTZC_TZSC1->SECCFGR2, TZSC1_SECCFGR2_ALL);
 c001bf0:	4b4c      	ldr	r3, [pc, #304]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bf2:	695a      	ldr	r2, [r3, #20]
 c001bf4:	494b      	ldr	r1, [pc, #300]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bf6:	4b4e      	ldr	r3, [pc, #312]	; (c001d30 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1d8>)
 c001bf8:	4013      	ands	r3, r2
 c001bfa:	614b      	str	r3, [r1, #20]
      CLEAR_BIT(GTZC_TZSC1->SECCFGR3, TZSC1_SECCFGR3_ALL);
 c001bfc:	4b49      	ldr	r3, [pc, #292]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001bfe:	699a      	ldr	r2, [r3, #24]
 c001c00:	4948      	ldr	r1, [pc, #288]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c02:	4b4c      	ldr	r3, [pc, #304]	; (c001d34 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1dc>)
 c001c04:	4013      	ands	r3, r2
 c001c06:	618b      	str	r3, [r1, #24]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c001c08:	683a      	ldr	r2, [r7, #0]
 c001c0a:	f240 2302 	movw	r3, #514	; 0x202
 c001c0e:	4013      	ands	r3, r2
 c001c10:	f240 2202 	movw	r2, #514	; 0x202
 c001c14:	4293      	cmp	r3, r2
 c001c16:	d112      	bne.n	c001c3e <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xe6>
    {
      SET_BIT(GTZC_TZSC1->PRIVCFGR1, TZSC1_PRIVCFGR1_ALL);
 c001c18:	4b42      	ldr	r3, [pc, #264]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c1a:	6a1b      	ldr	r3, [r3, #32]
 c001c1c:	4b41      	ldr	r3, [pc, #260]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c1e:	f04f 32ff 	mov.w	r2, #4294967295
 c001c22:	621a      	str	r2, [r3, #32]
      SET_BIT(GTZC_TZSC1->PRIVCFGR2, TZSC1_PRIVCFGR2_ALL);
 c001c24:	4b3f      	ldr	r3, [pc, #252]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c001c28:	493e      	ldr	r1, [pc, #248]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c2a:	4b3f      	ldr	r3, [pc, #252]	; (c001d28 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1d0>)
 c001c2c:	4313      	orrs	r3, r2
 c001c2e:	624b      	str	r3, [r1, #36]	; 0x24
      SET_BIT(GTZC_TZSC1->PRIVCFGR3, TZSC1_PRIVCFGR3_ALL);
 c001c30:	4b3c      	ldr	r3, [pc, #240]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 c001c34:	493b      	ldr	r1, [pc, #236]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c36:	4b3d      	ldr	r3, [pc, #244]	; (c001d2c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1d4>)
 c001c38:	4313      	orrs	r3, r2
 c001c3a:	628b      	str	r3, [r1, #40]	; 0x28
 c001c3c:	e06a      	b.n	c001d14 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1bc>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c001c3e:	683b      	ldr	r3, [r7, #0]
 c001c40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c001c44:	2b00      	cmp	r3, #0
 c001c46:	d065      	beq.n	c001d14 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1bc>
    {
      CLEAR_BIT(GTZC_TZSC1->PRIVCFGR1, TZSC1_PRIVCFGR1_ALL);
 c001c48:	4b36      	ldr	r3, [pc, #216]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c4a:	6a1b      	ldr	r3, [r3, #32]
 c001c4c:	4b35      	ldr	r3, [pc, #212]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c4e:	2200      	movs	r2, #0
 c001c50:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(GTZC_TZSC1->PRIVCFGR2, TZSC1_PRIVCFGR2_ALL);
 c001c52:	4b34      	ldr	r3, [pc, #208]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c001c56:	4933      	ldr	r1, [pc, #204]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c58:	4b35      	ldr	r3, [pc, #212]	; (c001d30 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1d8>)
 c001c5a:	4013      	ands	r3, r2
 c001c5c:	624b      	str	r3, [r1, #36]	; 0x24
      CLEAR_BIT(GTZC_TZSC1->PRIVCFGR3, TZSC1_PRIVCFGR3_ALL);
 c001c5e:	4b31      	ldr	r3, [pc, #196]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 c001c62:	4930      	ldr	r1, [pc, #192]	; (c001d24 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1cc>)
 c001c64:	4b33      	ldr	r3, [pc, #204]	; (c001d34 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1dc>)
 c001c66:	4013      	ands	r3, r2
 c001c68:	628b      	str	r3, [r1, #40]	; 0x28
 c001c6a:	e053      	b.n	c001d14 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1bc>
    /* common case where only one peripheral is configured */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    register_address = (uint32_t) &(GTZC_TZSC1->SECCFGR1)
                       + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c001c6c:	687b      	ldr	r3, [r7, #4]
 c001c6e:	0f1a      	lsrs	r2, r3, #28
 c001c70:	4b31      	ldr	r3, [pc, #196]	; (c001d38 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1e0>)
 c001c72:	4413      	add	r3, r2
    register_address = (uint32_t) &(GTZC_TZSC1->SECCFGR1)
 c001c74:	009b      	lsls	r3, r3, #2
 c001c76:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c001c78:	683a      	ldr	r2, [r7, #0]
 c001c7a:	f240 1301 	movw	r3, #257	; 0x101
 c001c7e:	4013      	ands	r3, r2
 c001c80:	f240 1201 	movw	r2, #257	; 0x101
 c001c84:	4293      	cmp	r3, r2
 c001c86:	d10a      	bne.n	c001c9e <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x146>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c001c88:	68fb      	ldr	r3, [r7, #12]
 c001c8a:	6819      	ldr	r1, [r3, #0]
 c001c8c:	687b      	ldr	r3, [r7, #4]
 c001c8e:	f003 031f 	and.w	r3, r3, #31
 c001c92:	2201      	movs	r2, #1
 c001c94:	409a      	lsls	r2, r3
 c001c96:	68fb      	ldr	r3, [r7, #12]
 c001c98:	430a      	orrs	r2, r1
 c001c9a:	601a      	str	r2, [r3, #0]
 c001c9c:	e010      	b.n	c001cc0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x168>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c001c9e:	683b      	ldr	r3, [r7, #0]
 c001ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c001ca4:	2b00      	cmp	r3, #0
 c001ca6:	d00b      	beq.n	c001cc0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x168>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c001ca8:	68fb      	ldr	r3, [r7, #12]
 c001caa:	6819      	ldr	r1, [r3, #0]
 c001cac:	687b      	ldr	r3, [r7, #4]
 c001cae:	f003 031f 	and.w	r3, r3, #31
 c001cb2:	2201      	movs	r2, #1
 c001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 c001cb8:	43da      	mvns	r2, r3
 c001cba:	68fb      	ldr	r3, [r7, #12]
 c001cbc:	400a      	ands	r2, r1
 c001cbe:	601a      	str	r2, [r3, #0]
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    register_address = (uint32_t) &(GTZC_TZSC1->PRIVCFGR1)
                       + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c001cc0:	687b      	ldr	r3, [r7, #4]
 c001cc2:	0f1a      	lsrs	r2, r3, #28
 c001cc4:	4b1d      	ldr	r3, [pc, #116]	; (c001d3c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1e4>)
 c001cc6:	4413      	add	r3, r2
    register_address = (uint32_t) &(GTZC_TZSC1->PRIVCFGR1)
 c001cc8:	009b      	lsls	r3, r3, #2
 c001cca:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c001ccc:	683a      	ldr	r2, [r7, #0]
 c001cce:	f240 2302 	movw	r3, #514	; 0x202
 c001cd2:	4013      	ands	r3, r2
 c001cd4:	f240 2202 	movw	r2, #514	; 0x202
 c001cd8:	4293      	cmp	r3, r2
 c001cda:	d10a      	bne.n	c001cf2 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19a>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c001cdc:	68fb      	ldr	r3, [r7, #12]
 c001cde:	6819      	ldr	r1, [r3, #0]
 c001ce0:	687b      	ldr	r3, [r7, #4]
 c001ce2:	f003 031f 	and.w	r3, r3, #31
 c001ce6:	2201      	movs	r2, #1
 c001ce8:	409a      	lsls	r2, r3
 c001cea:	68fb      	ldr	r3, [r7, #12]
 c001cec:	430a      	orrs	r2, r1
 c001cee:	601a      	str	r2, [r3, #0]
 c001cf0:	e010      	b.n	c001d14 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1bc>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c001cf2:	683b      	ldr	r3, [r7, #0]
 c001cf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c001cf8:	2b00      	cmp	r3, #0
 c001cfa:	d00b      	beq.n	c001d14 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1bc>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c001cfc:	68fb      	ldr	r3, [r7, #12]
 c001cfe:	6819      	ldr	r1, [r3, #0]
 c001d00:	687b      	ldr	r3, [r7, #4]
 c001d02:	f003 031f 	and.w	r3, r3, #31
 c001d06:	2201      	movs	r2, #1
 c001d08:	fa02 f303 	lsl.w	r3, r2, r3
 c001d0c:	43da      	mvns	r2, r3
 c001d0e:	68fb      	ldr	r3, [r7, #12]
 c001d10:	400a      	ands	r2, r1
 c001d12:	601a      	str	r2, [r3, #0]
    else
    {
      /* do nothing */
    }
  }
  return HAL_OK;
 c001d14:	2300      	movs	r3, #0
}
 c001d16:	4618      	mov	r0, r3
 c001d18:	3714      	adds	r7, #20
 c001d1a:	46bd      	mov	sp, r7
 c001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001d20:	4770      	bx	lr
 c001d22:	bf00      	nop
 c001d24:	50032400 	.word	0x50032400
 c001d28:	ff0fff07 	.word	0xff0fff07
 c001d2c:	05ffff03 	.word	0x05ffff03
 c001d30:	00f000f8 	.word	0x00f000f8
 c001d34:	fa0000fc 	.word	0xfa0000fc
 c001d38:	1400c904 	.word	0x1400c904
 c001d3c:	1400c908 	.word	0x1400c908

0c001d40 <HAL_GTZC_MPCBB_ConfigMem>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_ConfigMem(uint32_t MemBaseAddress,
                                           const MPCBB_ConfigTypeDef *pMPCBB_desc)
{
 c001d40:	b480      	push	{r7}
 c001d42:	b089      	sub	sp, #36	; 0x24
 c001d44:	af00      	add	r7, sp, #0
 c001d46:	6078      	str	r0, [r7, #4]
 c001d48:	6039      	str	r1, [r7, #0]
  uint32_t size_in_superblocks;
  uint32_t i;

#if defined (GTZC_MPCBB3)
  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c001d4a:	687b      	ldr	r3, [r7, #4]
 c001d4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c001d50:	d013      	beq.n	c001d7a <HAL_GTZC_MPCBB_ConfigMem+0x3a>
 c001d52:	687b      	ldr	r3, [r7, #4]
 c001d54:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c001d58:	d00f      	beq.n	c001d7a <HAL_GTZC_MPCBB_ConfigMem+0x3a>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress))
 c001d5a:	687b      	ldr	r3, [r7, #4]
 c001d5c:	4a4e      	ldr	r2, [pc, #312]	; (c001e98 <HAL_GTZC_MPCBB_ConfigMem+0x158>)
 c001d5e:	4293      	cmp	r3, r2
 c001d60:	d00b      	beq.n	c001d7a <HAL_GTZC_MPCBB_ConfigMem+0x3a>
 c001d62:	687b      	ldr	r3, [r7, #4]
 c001d64:	4a4d      	ldr	r2, [pc, #308]	; (c001e9c <HAL_GTZC_MPCBB_ConfigMem+0x15c>)
 c001d66:	4293      	cmp	r3, r2
 c001d68:	d007      	beq.n	c001d7a <HAL_GTZC_MPCBB_ConfigMem+0x3a>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM3, MemBaseAddress)))
 c001d6a:	687b      	ldr	r3, [r7, #4]
 c001d6c:	4a4c      	ldr	r2, [pc, #304]	; (c001ea0 <HAL_GTZC_MPCBB_ConfigMem+0x160>)
 c001d6e:	4293      	cmp	r3, r2
 c001d70:	d003      	beq.n	c001d7a <HAL_GTZC_MPCBB_ConfigMem+0x3a>
 c001d72:	687b      	ldr	r3, [r7, #4]
 c001d74:	4a4b      	ldr	r2, [pc, #300]	; (c001ea4 <HAL_GTZC_MPCBB_ConfigMem+0x164>)
 c001d76:	4293      	cmp	r3, r2
 c001d78:	d111      	bne.n	c001d9e <HAL_GTZC_MPCBB_ConfigMem+0x5e>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c001d7a:	683b      	ldr	r3, [r7, #0]
 c001d7c:	681b      	ldr	r3, [r3, #0]
 c001d7e:	2b00      	cmp	r3, #0
 c001d80:	d004      	beq.n	c001d8c <HAL_GTZC_MPCBB_ConfigMem+0x4c>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
 c001d82:	683b      	ldr	r3, [r7, #0]
 c001d84:	681b      	ldr	r3, [r3, #0]
 c001d86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 c001d8a:	d108      	bne.n	c001d9e <HAL_GTZC_MPCBB_ConfigMem+0x5e>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c001d8c:	683b      	ldr	r3, [r7, #0]
 c001d8e:	685b      	ldr	r3, [r3, #4]
 c001d90:	2b00      	cmp	r3, #0
 c001d92:	d006      	beq.n	c001da2 <HAL_GTZC_MPCBB_ConfigMem+0x62>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c001d94:	683b      	ldr	r3, [r7, #0]
 c001d96:	685b      	ldr	r3, [r3, #4]
 c001d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 c001d9c:	d001      	beq.n	c001da2 <HAL_GTZC_MPCBB_ConfigMem+0x62>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
#endif /* defined (GTZC_MPCBB3) */
  {
    return HAL_ERROR;
 c001d9e:	2301      	movs	r3, #1
 c001da0:	e074      	b.n	c001e8c <HAL_GTZC_MPCBB_ConfigMem+0x14c>
  }

  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c001da2:	687b      	ldr	r3, [r7, #4]
 c001da4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c001da8:	d003      	beq.n	c001db2 <HAL_GTZC_MPCBB_ConfigMem+0x72>
 c001daa:	687b      	ldr	r3, [r7, #4]
 c001dac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c001db0:	d105      	bne.n	c001dbe <HAL_GTZC_MPCBB_ConfigMem+0x7e>
  {
    mpcbb_ptr = GTZC_MPCBB1;
 c001db2:	4b3d      	ldr	r3, [pc, #244]	; (c001ea8 <HAL_GTZC_MPCBB_ConfigMem+0x168>)
 c001db4:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c001db6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 c001dba:	61bb      	str	r3, [r7, #24]
 c001dbc:	e012      	b.n	c001de4 <HAL_GTZC_MPCBB_ConfigMem+0xa4>
  }
#if defined (GTZC_MPCBB3)
  else if (IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress))
 c001dbe:	687b      	ldr	r3, [r7, #4]
 c001dc0:	4a35      	ldr	r2, [pc, #212]	; (c001e98 <HAL_GTZC_MPCBB_ConfigMem+0x158>)
 c001dc2:	4293      	cmp	r3, r2
 c001dc4:	d003      	beq.n	c001dce <HAL_GTZC_MPCBB_ConfigMem+0x8e>
 c001dc6:	687b      	ldr	r3, [r7, #4]
 c001dc8:	4a34      	ldr	r2, [pc, #208]	; (c001e9c <HAL_GTZC_MPCBB_ConfigMem+0x15c>)
 c001dca:	4293      	cmp	r3, r2
 c001dcc:	d105      	bne.n	c001dda <HAL_GTZC_MPCBB_ConfigMem+0x9a>
  {
    mpcbb_ptr = GTZC_MPCBB2;
 c001dce:	4b37      	ldr	r3, [pc, #220]	; (c001eac <HAL_GTZC_MPCBB_ConfigMem+0x16c>)
 c001dd0:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c001dd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 c001dd6:	61bb      	str	r3, [r7, #24]
 c001dd8:	e004      	b.n	c001de4 <HAL_GTZC_MPCBB_ConfigMem+0xa4>
  }
  else
  {
    mpcbb_ptr = GTZC_MPCBB3;
 c001dda:	4b35      	ldr	r3, [pc, #212]	; (c001eb0 <HAL_GTZC_MPCBB_ConfigMem+0x170>)
 c001ddc:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM3);
 c001dde:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 c001de2:	61bb      	str	r3, [r7, #24]
    mem_size = GTZC_MEM_SIZE(SRAM2);
  }
#endif /* defined (GTZC_MPCBB3) */

  /* translate mem_size in number of super-blocks  */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c001de4:	69bb      	ldr	r3, [r7, #24]
 c001de6:	0b9b      	lsrs	r3, r3, #14
 c001de8:	60fb      	str	r3, [r7, #12]

  /* write PRIVCFGR register information */
  for (i = 0U; i < size_in_superblocks; i++)
 c001dea:	2300      	movs	r3, #0
 c001dec:	617b      	str	r3, [r7, #20]
 c001dee:	e00c      	b.n	c001e0a <HAL_GTZC_MPCBB_ConfigMem+0xca>
  {
    WRITE_REG(mpcbb_ptr->PRIVCFGR[i],
 c001df0:	683b      	ldr	r3, [r7, #0]
 c001df2:	697a      	ldr	r2, [r7, #20]
 c001df4:	3222      	adds	r2, #34	; 0x22
 c001df6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c001dfa:	69fb      	ldr	r3, [r7, #28]
 c001dfc:	697a      	ldr	r2, [r7, #20]
 c001dfe:	3280      	adds	r2, #128	; 0x80
 c001e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c001e04:	697b      	ldr	r3, [r7, #20]
 c001e06:	3301      	adds	r3, #1
 c001e08:	617b      	str	r3, [r7, #20]
 c001e0a:	697a      	ldr	r2, [r7, #20]
 c001e0c:	68fb      	ldr	r3, [r7, #12]
 c001e0e:	429a      	cmp	r2, r3
 c001e10:	d3ee      	bcc.n	c001df0 <HAL_GTZC_MPCBB_ConfigMem+0xb0>
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  uint32_t size_mask;
  uint32_t reg_value;

  /* write InvertSecureState and SecureRWIllegalMode properties */
  reg_value = pMPCBB_desc->InvertSecureState;
 c001e12:	683b      	ldr	r3, [r7, #0]
 c001e14:	685b      	ldr	r3, [r3, #4]
 c001e16:	60bb      	str	r3, [r7, #8]
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c001e18:	683b      	ldr	r3, [r7, #0]
 c001e1a:	681b      	ldr	r3, [r3, #0]
 c001e1c:	68ba      	ldr	r2, [r7, #8]
 c001e1e:	4313      	orrs	r3, r2
 c001e20:	60bb      	str	r3, [r7, #8]

  /* write SECCFGR register information */
  for (i = 0U; i < size_in_superblocks; i++)
 c001e22:	2300      	movs	r3, #0
 c001e24:	617b      	str	r3, [r7, #20]
 c001e26:	e00c      	b.n	c001e42 <HAL_GTZC_MPCBB_ConfigMem+0x102>
  {
    WRITE_REG(mpcbb_ptr->SECCFGR[i],
 c001e28:	683b      	ldr	r3, [r7, #0]
 c001e2a:	697a      	ldr	r2, [r7, #20]
 c001e2c:	3202      	adds	r2, #2
 c001e2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c001e32:	69fb      	ldr	r3, [r7, #28]
 c001e34:	697a      	ldr	r2, [r7, #20]
 c001e36:	3240      	adds	r2, #64	; 0x40
 c001e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c001e3c:	697b      	ldr	r3, [r7, #20]
 c001e3e:	3301      	adds	r3, #1
 c001e40:	617b      	str	r3, [r7, #20]
 c001e42:	697a      	ldr	r2, [r7, #20]
 c001e44:	68fb      	ldr	r3, [r7, #12]
 c001e46:	429a      	cmp	r2, r3
 c001e48:	d3ee      	bcc.n	c001e28 <HAL_GTZC_MPCBB_ConfigMem+0xe8>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  if (size_in_superblocks == 32U)
 c001e4a:	68fb      	ldr	r3, [r7, #12]
 c001e4c:	2b20      	cmp	r3, #32
 c001e4e:	d103      	bne.n	c001e58 <HAL_GTZC_MPCBB_ConfigMem+0x118>
  {
    size_mask = 0xFFFFFFFFU;
 c001e50:	f04f 33ff 	mov.w	r3, #4294967295
 c001e54:	613b      	str	r3, [r7, #16]
 c001e56:	e005      	b.n	c001e64 <HAL_GTZC_MPCBB_ConfigMem+0x124>
  }
  else
  {
    size_mask = (1UL << size_in_superblocks) - 1U;
 c001e58:	2201      	movs	r2, #1
 c001e5a:	68fb      	ldr	r3, [r7, #12]
 c001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 c001e60:	3b01      	subs	r3, #1
 c001e62:	613b      	str	r3, [r7, #16]
  }
  /* limitation: code not portable with memory > 512K */
  MODIFY_REG(mpcbb_ptr->CFGLOCKR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c001e64:	69fb      	ldr	r3, [r7, #28]
 c001e66:	691a      	ldr	r2, [r3, #16]
 c001e68:	693b      	ldr	r3, [r7, #16]
 c001e6a:	43db      	mvns	r3, r3
 c001e6c:	401a      	ands	r2, r3
 c001e6e:	683b      	ldr	r3, [r7, #0]
 c001e70:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 c001e74:	431a      	orrs	r2, r3
 c001e76:	69fb      	ldr	r3, [r7, #28]
 c001e78:	611a      	str	r2, [r3, #16]

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c001e7a:	69fb      	ldr	r3, [r7, #28]
 c001e7c:	681b      	ldr	r3, [r3, #0]
 c001e7e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 c001e82:	68bb      	ldr	r3, [r7, #8]
 c001e84:	431a      	orrs	r2, r3
 c001e86:	69fb      	ldr	r3, [r7, #28]
 c001e88:	601a      	str	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);

#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 c001e8a:	2300      	movs	r3, #0
}
 c001e8c:	4618      	mov	r0, r3
 c001e8e:	3724      	adds	r7, #36	; 0x24
 c001e90:	46bd      	mov	sp, r7
 c001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001e96:	4770      	bx	lr
 c001e98:	20040000 	.word	0x20040000
 c001e9c:	30040000 	.word	0x30040000
 c001ea0:	20050000 	.word	0x20050000
 c001ea4:	30050000 	.word	0x30050000
 c001ea8:	50032c00 	.word	0x50032c00
 c001eac:	50033000 	.word	0x50033000
 c001eb0:	50033400 	.word	0x50033400

0c001eb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 c001eb4:	b580      	push	{r7, lr}
 c001eb6:	b082      	sub	sp, #8
 c001eb8:	af00      	add	r7, sp, #0
 c001eba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 c001ebc:	687b      	ldr	r3, [r7, #4]
 c001ebe:	2b00      	cmp	r3, #0
 c001ec0:	d101      	bne.n	c001ec6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 c001ec2:	2301      	movs	r3, #1
 c001ec4:	e08d      	b.n	c001fe2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 c001ec6:	687b      	ldr	r3, [r7, #4]
 c001ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c001ecc:	b2db      	uxtb	r3, r3
 c001ece:	2b00      	cmp	r3, #0
 c001ed0:	d106      	bne.n	c001ee0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 c001ed2:	687b      	ldr	r3, [r7, #4]
 c001ed4:	2200      	movs	r2, #0
 c001ed6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 c001eda:	6878      	ldr	r0, [r7, #4]
 c001edc:	f7fe ff44 	bl	c000d68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 c001ee0:	687b      	ldr	r3, [r7, #4]
 c001ee2:	2224      	movs	r2, #36	; 0x24
 c001ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 c001ee8:	687b      	ldr	r3, [r7, #4]
 c001eea:	681b      	ldr	r3, [r3, #0]
 c001eec:	681a      	ldr	r2, [r3, #0]
 c001eee:	687b      	ldr	r3, [r7, #4]
 c001ef0:	681b      	ldr	r3, [r3, #0]
 c001ef2:	f022 0201 	bic.w	r2, r2, #1
 c001ef6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 c001ef8:	687b      	ldr	r3, [r7, #4]
 c001efa:	685a      	ldr	r2, [r3, #4]
 c001efc:	687b      	ldr	r3, [r7, #4]
 c001efe:	681b      	ldr	r3, [r3, #0]
 c001f00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 c001f04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 c001f06:	687b      	ldr	r3, [r7, #4]
 c001f08:	681b      	ldr	r3, [r3, #0]
 c001f0a:	689a      	ldr	r2, [r3, #8]
 c001f0c:	687b      	ldr	r3, [r7, #4]
 c001f0e:	681b      	ldr	r3, [r3, #0]
 c001f10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 c001f14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 c001f16:	687b      	ldr	r3, [r7, #4]
 c001f18:	68db      	ldr	r3, [r3, #12]
 c001f1a:	2b01      	cmp	r3, #1
 c001f1c:	d107      	bne.n	c001f2e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 c001f1e:	687b      	ldr	r3, [r7, #4]
 c001f20:	689a      	ldr	r2, [r3, #8]
 c001f22:	687b      	ldr	r3, [r7, #4]
 c001f24:	681b      	ldr	r3, [r3, #0]
 c001f26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 c001f2a:	609a      	str	r2, [r3, #8]
 c001f2c:	e006      	b.n	c001f3c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 c001f2e:	687b      	ldr	r3, [r7, #4]
 c001f30:	689a      	ldr	r2, [r3, #8]
 c001f32:	687b      	ldr	r3, [r7, #4]
 c001f34:	681b      	ldr	r3, [r3, #0]
 c001f36:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 c001f3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 c001f3c:	687b      	ldr	r3, [r7, #4]
 c001f3e:	68db      	ldr	r3, [r3, #12]
 c001f40:	2b02      	cmp	r3, #2
 c001f42:	d108      	bne.n	c001f56 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 c001f44:	687b      	ldr	r3, [r7, #4]
 c001f46:	681b      	ldr	r3, [r3, #0]
 c001f48:	685a      	ldr	r2, [r3, #4]
 c001f4a:	687b      	ldr	r3, [r7, #4]
 c001f4c:	681b      	ldr	r3, [r3, #0]
 c001f4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 c001f52:	605a      	str	r2, [r3, #4]
 c001f54:	e007      	b.n	c001f66 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 c001f56:	687b      	ldr	r3, [r7, #4]
 c001f58:	681b      	ldr	r3, [r3, #0]
 c001f5a:	685a      	ldr	r2, [r3, #4]
 c001f5c:	687b      	ldr	r3, [r7, #4]
 c001f5e:	681b      	ldr	r3, [r3, #0]
 c001f60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 c001f64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 c001f66:	687b      	ldr	r3, [r7, #4]
 c001f68:	681b      	ldr	r3, [r3, #0]
 c001f6a:	685b      	ldr	r3, [r3, #4]
 c001f6c:	687a      	ldr	r2, [r7, #4]
 c001f6e:	6812      	ldr	r2, [r2, #0]
 c001f70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 c001f74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 c001f78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 c001f7a:	687b      	ldr	r3, [r7, #4]
 c001f7c:	681b      	ldr	r3, [r3, #0]
 c001f7e:	68da      	ldr	r2, [r3, #12]
 c001f80:	687b      	ldr	r3, [r7, #4]
 c001f82:	681b      	ldr	r3, [r3, #0]
 c001f84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 c001f88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 c001f8a:	687b      	ldr	r3, [r7, #4]
 c001f8c:	691a      	ldr	r2, [r3, #16]
 c001f8e:	687b      	ldr	r3, [r7, #4]
 c001f90:	695b      	ldr	r3, [r3, #20]
 c001f92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 c001f96:	687b      	ldr	r3, [r7, #4]
 c001f98:	699b      	ldr	r3, [r3, #24]
 c001f9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 c001f9c:	687b      	ldr	r3, [r7, #4]
 c001f9e:	681b      	ldr	r3, [r3, #0]
 c001fa0:	430a      	orrs	r2, r1
 c001fa2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 c001fa4:	687b      	ldr	r3, [r7, #4]
 c001fa6:	69d9      	ldr	r1, [r3, #28]
 c001fa8:	687b      	ldr	r3, [r7, #4]
 c001faa:	6a1a      	ldr	r2, [r3, #32]
 c001fac:	687b      	ldr	r3, [r7, #4]
 c001fae:	681b      	ldr	r3, [r3, #0]
 c001fb0:	430a      	orrs	r2, r1
 c001fb2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 c001fb4:	687b      	ldr	r3, [r7, #4]
 c001fb6:	681b      	ldr	r3, [r3, #0]
 c001fb8:	681a      	ldr	r2, [r3, #0]
 c001fba:	687b      	ldr	r3, [r7, #4]
 c001fbc:	681b      	ldr	r3, [r3, #0]
 c001fbe:	f042 0201 	orr.w	r2, r2, #1
 c001fc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 c001fc4:	687b      	ldr	r3, [r7, #4]
 c001fc6:	2200      	movs	r2, #0
 c001fc8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 c001fca:	687b      	ldr	r3, [r7, #4]
 c001fcc:	2220      	movs	r2, #32
 c001fce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 c001fd2:	687b      	ldr	r3, [r7, #4]
 c001fd4:	2200      	movs	r2, #0
 c001fd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 c001fd8:	687b      	ldr	r3, [r7, #4]
 c001fda:	2200      	movs	r2, #0
 c001fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 c001fe0:	2300      	movs	r3, #0
}
 c001fe2:	4618      	mov	r0, r3
 c001fe4:	3708      	adds	r7, #8
 c001fe6:	46bd      	mov	sp, r7
 c001fe8:	bd80      	pop	{r7, pc}
	...

0c001fec <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 c001fec:	b580      	push	{r7, lr}
 c001fee:	b088      	sub	sp, #32
 c001ff0:	af02      	add	r7, sp, #8
 c001ff2:	60f8      	str	r0, [r7, #12]
 c001ff4:	607a      	str	r2, [r7, #4]
 c001ff6:	461a      	mov	r2, r3
 c001ff8:	460b      	mov	r3, r1
 c001ffa:	817b      	strh	r3, [r7, #10]
 c001ffc:	4613      	mov	r3, r2
 c001ffe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 c002000:	68fb      	ldr	r3, [r7, #12]
 c002002:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c002006:	b2db      	uxtb	r3, r3
 c002008:	2b20      	cmp	r3, #32
 c00200a:	f040 80db 	bne.w	c0021c4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 c00200e:	68fb      	ldr	r3, [r7, #12]
 c002010:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 c002014:	2b01      	cmp	r3, #1
 c002016:	d101      	bne.n	c00201c <HAL_I2C_Master_Receive+0x30>
 c002018:	2302      	movs	r3, #2
 c00201a:	e0d4      	b.n	c0021c6 <HAL_I2C_Master_Receive+0x1da>
 c00201c:	68fb      	ldr	r3, [r7, #12]
 c00201e:	2201      	movs	r2, #1
 c002020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 c002024:	f7ff fa68 	bl	c0014f8 <HAL_GetTick>
 c002028:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 c00202a:	697b      	ldr	r3, [r7, #20]
 c00202c:	9300      	str	r3, [sp, #0]
 c00202e:	2319      	movs	r3, #25
 c002030:	2201      	movs	r2, #1
 c002032:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 c002036:	68f8      	ldr	r0, [r7, #12]
 c002038:	f000 fe2d 	bl	c002c96 <I2C_WaitOnFlagUntilTimeout>
 c00203c:	4603      	mov	r3, r0
 c00203e:	2b00      	cmp	r3, #0
 c002040:	d001      	beq.n	c002046 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 c002042:	2301      	movs	r3, #1
 c002044:	e0bf      	b.n	c0021c6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 c002046:	68fb      	ldr	r3, [r7, #12]
 c002048:	2222      	movs	r2, #34	; 0x22
 c00204a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 c00204e:	68fb      	ldr	r3, [r7, #12]
 c002050:	2210      	movs	r2, #16
 c002052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 c002056:	68fb      	ldr	r3, [r7, #12]
 c002058:	2200      	movs	r2, #0
 c00205a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 c00205c:	68fb      	ldr	r3, [r7, #12]
 c00205e:	687a      	ldr	r2, [r7, #4]
 c002060:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 c002062:	68fb      	ldr	r3, [r7, #12]
 c002064:	893a      	ldrh	r2, [r7, #8]
 c002066:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 c002068:	68fb      	ldr	r3, [r7, #12]
 c00206a:	2200      	movs	r2, #0
 c00206c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 c00206e:	68fb      	ldr	r3, [r7, #12]
 c002070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c002072:	b29b      	uxth	r3, r3
 c002074:	2bff      	cmp	r3, #255	; 0xff
 c002076:	d90e      	bls.n	c002096 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 c002078:	68fb      	ldr	r3, [r7, #12]
 c00207a:	22ff      	movs	r2, #255	; 0xff
 c00207c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 c00207e:	68fb      	ldr	r3, [r7, #12]
 c002080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c002082:	b2da      	uxtb	r2, r3
 c002084:	8979      	ldrh	r1, [r7, #10]
 c002086:	4b52      	ldr	r3, [pc, #328]	; (c0021d0 <HAL_I2C_Master_Receive+0x1e4>)
 c002088:	9300      	str	r3, [sp, #0]
 c00208a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 c00208e:	68f8      	ldr	r0, [r7, #12]
 c002090:	f000 fff6 	bl	c003080 <I2C_TransferConfig>
 c002094:	e06d      	b.n	c002172 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 c002096:	68fb      	ldr	r3, [r7, #12]
 c002098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c00209a:	b29a      	uxth	r2, r3
 c00209c:	68fb      	ldr	r3, [r7, #12]
 c00209e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 c0020a0:	68fb      	ldr	r3, [r7, #12]
 c0020a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c0020a4:	b2da      	uxtb	r2, r3
 c0020a6:	8979      	ldrh	r1, [r7, #10]
 c0020a8:	4b49      	ldr	r3, [pc, #292]	; (c0021d0 <HAL_I2C_Master_Receive+0x1e4>)
 c0020aa:	9300      	str	r3, [sp, #0]
 c0020ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 c0020b0:	68f8      	ldr	r0, [r7, #12]
 c0020b2:	f000 ffe5 	bl	c003080 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 c0020b6:	e05c      	b.n	c002172 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 c0020b8:	697a      	ldr	r2, [r7, #20]
 c0020ba:	6a39      	ldr	r1, [r7, #32]
 c0020bc:	68f8      	ldr	r0, [r7, #12]
 c0020be:	f000 fe7d 	bl	c002dbc <I2C_WaitOnRXNEFlagUntilTimeout>
 c0020c2:	4603      	mov	r3, r0
 c0020c4:	2b00      	cmp	r3, #0
 c0020c6:	d001      	beq.n	c0020cc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 c0020c8:	2301      	movs	r3, #1
 c0020ca:	e07c      	b.n	c0021c6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 c0020cc:	68fb      	ldr	r3, [r7, #12]
 c0020ce:	681b      	ldr	r3, [r3, #0]
 c0020d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c0020d2:	68fb      	ldr	r3, [r7, #12]
 c0020d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0020d6:	b2d2      	uxtb	r2, r2
 c0020d8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 c0020da:	68fb      	ldr	r3, [r7, #12]
 c0020dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0020de:	1c5a      	adds	r2, r3, #1
 c0020e0:	68fb      	ldr	r3, [r7, #12]
 c0020e2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 c0020e4:	68fb      	ldr	r3, [r7, #12]
 c0020e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c0020e8:	3b01      	subs	r3, #1
 c0020ea:	b29a      	uxth	r2, r3
 c0020ec:	68fb      	ldr	r3, [r7, #12]
 c0020ee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 c0020f0:	68fb      	ldr	r3, [r7, #12]
 c0020f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c0020f4:	b29b      	uxth	r3, r3
 c0020f6:	3b01      	subs	r3, #1
 c0020f8:	b29a      	uxth	r2, r3
 c0020fa:	68fb      	ldr	r3, [r7, #12]
 c0020fc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 c0020fe:	68fb      	ldr	r3, [r7, #12]
 c002100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c002102:	b29b      	uxth	r3, r3
 c002104:	2b00      	cmp	r3, #0
 c002106:	d034      	beq.n	c002172 <HAL_I2C_Master_Receive+0x186>
 c002108:	68fb      	ldr	r3, [r7, #12]
 c00210a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c00210c:	2b00      	cmp	r3, #0
 c00210e:	d130      	bne.n	c002172 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 c002110:	697b      	ldr	r3, [r7, #20]
 c002112:	9300      	str	r3, [sp, #0]
 c002114:	6a3b      	ldr	r3, [r7, #32]
 c002116:	2200      	movs	r2, #0
 c002118:	2180      	movs	r1, #128	; 0x80
 c00211a:	68f8      	ldr	r0, [r7, #12]
 c00211c:	f000 fdbb 	bl	c002c96 <I2C_WaitOnFlagUntilTimeout>
 c002120:	4603      	mov	r3, r0
 c002122:	2b00      	cmp	r3, #0
 c002124:	d001      	beq.n	c00212a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 c002126:	2301      	movs	r3, #1
 c002128:	e04d      	b.n	c0021c6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 c00212a:	68fb      	ldr	r3, [r7, #12]
 c00212c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c00212e:	b29b      	uxth	r3, r3
 c002130:	2bff      	cmp	r3, #255	; 0xff
 c002132:	d90e      	bls.n	c002152 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 c002134:	68fb      	ldr	r3, [r7, #12]
 c002136:	22ff      	movs	r2, #255	; 0xff
 c002138:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 c00213a:	68fb      	ldr	r3, [r7, #12]
 c00213c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c00213e:	b2da      	uxtb	r2, r3
 c002140:	8979      	ldrh	r1, [r7, #10]
 c002142:	2300      	movs	r3, #0
 c002144:	9300      	str	r3, [sp, #0]
 c002146:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 c00214a:	68f8      	ldr	r0, [r7, #12]
 c00214c:	f000 ff98 	bl	c003080 <I2C_TransferConfig>
 c002150:	e00f      	b.n	c002172 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 c002152:	68fb      	ldr	r3, [r7, #12]
 c002154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c002156:	b29a      	uxth	r2, r3
 c002158:	68fb      	ldr	r3, [r7, #12]
 c00215a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 c00215c:	68fb      	ldr	r3, [r7, #12]
 c00215e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c002160:	b2da      	uxtb	r2, r3
 c002162:	8979      	ldrh	r1, [r7, #10]
 c002164:	2300      	movs	r3, #0
 c002166:	9300      	str	r3, [sp, #0]
 c002168:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 c00216c:	68f8      	ldr	r0, [r7, #12]
 c00216e:	f000 ff87 	bl	c003080 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 c002172:	68fb      	ldr	r3, [r7, #12]
 c002174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c002176:	b29b      	uxth	r3, r3
 c002178:	2b00      	cmp	r3, #0
 c00217a:	d19d      	bne.n	c0020b8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 c00217c:	697a      	ldr	r2, [r7, #20]
 c00217e:	6a39      	ldr	r1, [r7, #32]
 c002180:	68f8      	ldr	r0, [r7, #12]
 c002182:	f000 fdd7 	bl	c002d34 <I2C_WaitOnSTOPFlagUntilTimeout>
 c002186:	4603      	mov	r3, r0
 c002188:	2b00      	cmp	r3, #0
 c00218a:	d001      	beq.n	c002190 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 c00218c:	2301      	movs	r3, #1
 c00218e:	e01a      	b.n	c0021c6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 c002190:	68fb      	ldr	r3, [r7, #12]
 c002192:	681b      	ldr	r3, [r3, #0]
 c002194:	2220      	movs	r2, #32
 c002196:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 c002198:	68fb      	ldr	r3, [r7, #12]
 c00219a:	681b      	ldr	r3, [r3, #0]
 c00219c:	6859      	ldr	r1, [r3, #4]
 c00219e:	68fb      	ldr	r3, [r7, #12]
 c0021a0:	681a      	ldr	r2, [r3, #0]
 c0021a2:	4b0c      	ldr	r3, [pc, #48]	; (c0021d4 <HAL_I2C_Master_Receive+0x1e8>)
 c0021a4:	400b      	ands	r3, r1
 c0021a6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 c0021a8:	68fb      	ldr	r3, [r7, #12]
 c0021aa:	2220      	movs	r2, #32
 c0021ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 c0021b0:	68fb      	ldr	r3, [r7, #12]
 c0021b2:	2200      	movs	r2, #0
 c0021b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 c0021b8:	68fb      	ldr	r3, [r7, #12]
 c0021ba:	2200      	movs	r2, #0
 c0021bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 c0021c0:	2300      	movs	r3, #0
 c0021c2:	e000      	b.n	c0021c6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 c0021c4:	2302      	movs	r3, #2
  }
}
 c0021c6:	4618      	mov	r0, r3
 c0021c8:	3718      	adds	r7, #24
 c0021ca:	46bd      	mov	sp, r7
 c0021cc:	bd80      	pop	{r7, pc}
 c0021ce:	bf00      	nop
 c0021d0:	80002400 	.word	0x80002400
 c0021d4:	fe00e800 	.word	0xfe00e800

0c0021d8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 c0021d8:	b580      	push	{r7, lr}
 c0021da:	b084      	sub	sp, #16
 c0021dc:	af00      	add	r7, sp, #0
 c0021de:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 c0021e0:	687b      	ldr	r3, [r7, #4]
 c0021e2:	681b      	ldr	r3, [r3, #0]
 c0021e4:	699b      	ldr	r3, [r3, #24]
 c0021e6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 c0021e8:	687b      	ldr	r3, [r7, #4]
 c0021ea:	681b      	ldr	r3, [r3, #0]
 c0021ec:	681b      	ldr	r3, [r3, #0]
 c0021ee:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 c0021f0:	687b      	ldr	r3, [r7, #4]
 c0021f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0021f4:	2b00      	cmp	r3, #0
 c0021f6:	d005      	beq.n	c002204 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 c0021f8:	687b      	ldr	r3, [r7, #4]
 c0021fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0021fc:	68ba      	ldr	r2, [r7, #8]
 c0021fe:	68f9      	ldr	r1, [r7, #12]
 c002200:	6878      	ldr	r0, [r7, #4]
 c002202:	4798      	blx	r3
  }
}
 c002204:	bf00      	nop
 c002206:	3710      	adds	r7, #16
 c002208:	46bd      	mov	sp, r7
 c00220a:	bd80      	pop	{r7, pc}

0c00220c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 c00220c:	b580      	push	{r7, lr}
 c00220e:	b086      	sub	sp, #24
 c002210:	af00      	add	r7, sp, #0
 c002212:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 c002214:	687b      	ldr	r3, [r7, #4]
 c002216:	681b      	ldr	r3, [r3, #0]
 c002218:	699b      	ldr	r3, [r3, #24]
 c00221a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 c00221c:	687b      	ldr	r3, [r7, #4]
 c00221e:	681b      	ldr	r3, [r3, #0]
 c002220:	681b      	ldr	r3, [r3, #0]
 c002222:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 c002224:	697b      	ldr	r3, [r7, #20]
 c002226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00222a:	2b00      	cmp	r3, #0
 c00222c:	d00f      	beq.n	c00224e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 c00222e:	693b      	ldr	r3, [r7, #16]
 c002230:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 c002234:	2b00      	cmp	r3, #0
 c002236:	d00a      	beq.n	c00224e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 c002238:	687b      	ldr	r3, [r7, #4]
 c00223a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c00223c:	f043 0201 	orr.w	r2, r3, #1
 c002240:	687b      	ldr	r3, [r7, #4]
 c002242:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 c002244:	687b      	ldr	r3, [r7, #4]
 c002246:	681b      	ldr	r3, [r3, #0]
 c002248:	f44f 7280 	mov.w	r2, #256	; 0x100
 c00224c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 c00224e:	697b      	ldr	r3, [r7, #20]
 c002250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c002254:	2b00      	cmp	r3, #0
 c002256:	d00f      	beq.n	c002278 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 c002258:	693b      	ldr	r3, [r7, #16]
 c00225a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 c00225e:	2b00      	cmp	r3, #0
 c002260:	d00a      	beq.n	c002278 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 c002262:	687b      	ldr	r3, [r7, #4]
 c002264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002266:	f043 0208 	orr.w	r2, r3, #8
 c00226a:	687b      	ldr	r3, [r7, #4]
 c00226c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 c00226e:	687b      	ldr	r3, [r7, #4]
 c002270:	681b      	ldr	r3, [r3, #0]
 c002272:	f44f 6280 	mov.w	r2, #1024	; 0x400
 c002276:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 c002278:	697b      	ldr	r3, [r7, #20]
 c00227a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c00227e:	2b00      	cmp	r3, #0
 c002280:	d00f      	beq.n	c0022a2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 c002282:	693b      	ldr	r3, [r7, #16]
 c002284:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 c002288:	2b00      	cmp	r3, #0
 c00228a:	d00a      	beq.n	c0022a2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 c00228c:	687b      	ldr	r3, [r7, #4]
 c00228e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002290:	f043 0202 	orr.w	r2, r3, #2
 c002294:	687b      	ldr	r3, [r7, #4]
 c002296:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 c002298:	687b      	ldr	r3, [r7, #4]
 c00229a:	681b      	ldr	r3, [r3, #0]
 c00229c:	f44f 7200 	mov.w	r2, #512	; 0x200
 c0022a0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 c0022a2:	687b      	ldr	r3, [r7, #4]
 c0022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c0022a6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 c0022a8:	68fb      	ldr	r3, [r7, #12]
 c0022aa:	f003 030b 	and.w	r3, r3, #11
 c0022ae:	2b00      	cmp	r3, #0
 c0022b0:	d003      	beq.n	c0022ba <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 c0022b2:	68f9      	ldr	r1, [r7, #12]
 c0022b4:	6878      	ldr	r0, [r7, #4]
 c0022b6:	f000 fb95 	bl	c0029e4 <I2C_ITError>
  }
}
 c0022ba:	bf00      	nop
 c0022bc:	3718      	adds	r7, #24
 c0022be:	46bd      	mov	sp, r7
 c0022c0:	bd80      	pop	{r7, pc}

0c0022c2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 c0022c2:	b480      	push	{r7}
 c0022c4:	b083      	sub	sp, #12
 c0022c6:	af00      	add	r7, sp, #0
 c0022c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 c0022ca:	bf00      	nop
 c0022cc:	370c      	adds	r7, #12
 c0022ce:	46bd      	mov	sp, r7
 c0022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0022d4:	4770      	bx	lr

0c0022d6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 c0022d6:	b480      	push	{r7}
 c0022d8:	b083      	sub	sp, #12
 c0022da:	af00      	add	r7, sp, #0
 c0022dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 c0022de:	bf00      	nop
 c0022e0:	370c      	adds	r7, #12
 c0022e2:	46bd      	mov	sp, r7
 c0022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0022e8:	4770      	bx	lr

0c0022ea <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 c0022ea:	b480      	push	{r7}
 c0022ec:	b083      	sub	sp, #12
 c0022ee:	af00      	add	r7, sp, #0
 c0022f0:	6078      	str	r0, [r7, #4]
 c0022f2:	460b      	mov	r3, r1
 c0022f4:	70fb      	strb	r3, [r7, #3]
 c0022f6:	4613      	mov	r3, r2
 c0022f8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 c0022fa:	bf00      	nop
 c0022fc:	370c      	adds	r7, #12
 c0022fe:	46bd      	mov	sp, r7
 c002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002304:	4770      	bx	lr

0c002306 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 c002306:	b480      	push	{r7}
 c002308:	b083      	sub	sp, #12
 c00230a:	af00      	add	r7, sp, #0
 c00230c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 c00230e:	bf00      	nop
 c002310:	370c      	adds	r7, #12
 c002312:	46bd      	mov	sp, r7
 c002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002318:	4770      	bx	lr

0c00231a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 c00231a:	b480      	push	{r7}
 c00231c:	b083      	sub	sp, #12
 c00231e:	af00      	add	r7, sp, #0
 c002320:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 c002322:	bf00      	nop
 c002324:	370c      	adds	r7, #12
 c002326:	46bd      	mov	sp, r7
 c002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00232c:	4770      	bx	lr

0c00232e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 c00232e:	b480      	push	{r7}
 c002330:	b083      	sub	sp, #12
 c002332:	af00      	add	r7, sp, #0
 c002334:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 c002336:	bf00      	nop
 c002338:	370c      	adds	r7, #12
 c00233a:	46bd      	mov	sp, r7
 c00233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002340:	4770      	bx	lr

0c002342 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 c002342:	b580      	push	{r7, lr}
 c002344:	b086      	sub	sp, #24
 c002346:	af00      	add	r7, sp, #0
 c002348:	60f8      	str	r0, [r7, #12]
 c00234a:	60b9      	str	r1, [r7, #8]
 c00234c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 c00234e:	68fb      	ldr	r3, [r7, #12]
 c002350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c002352:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 c002354:	68bb      	ldr	r3, [r7, #8]
 c002356:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 c002358:	68fb      	ldr	r3, [r7, #12]
 c00235a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 c00235e:	2b01      	cmp	r3, #1
 c002360:	d101      	bne.n	c002366 <I2C_Slave_ISR_IT+0x24>
 c002362:	2302      	movs	r3, #2
 c002364:	e0e1      	b.n	c00252a <I2C_Slave_ISR_IT+0x1e8>
 c002366:	68fb      	ldr	r3, [r7, #12]
 c002368:	2201      	movs	r2, #1
 c00236a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 c00236e:	693b      	ldr	r3, [r7, #16]
 c002370:	f003 0320 	and.w	r3, r3, #32
 c002374:	2b00      	cmp	r3, #0
 c002376:	d008      	beq.n	c00238a <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 c002378:	687b      	ldr	r3, [r7, #4]
 c00237a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 c00237e:	2b00      	cmp	r3, #0
 c002380:	d003      	beq.n	c00238a <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 c002382:	6939      	ldr	r1, [r7, #16]
 c002384:	68f8      	ldr	r0, [r7, #12]
 c002386:	f000 f9b5 	bl	c0026f4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 c00238a:	693b      	ldr	r3, [r7, #16]
 c00238c:	f003 0310 	and.w	r3, r3, #16
 c002390:	2b00      	cmp	r3, #0
 c002392:	d04b      	beq.n	c00242c <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 c002394:	687b      	ldr	r3, [r7, #4]
 c002396:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 c00239a:	2b00      	cmp	r3, #0
 c00239c:	d046      	beq.n	c00242c <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 c00239e:	68fb      	ldr	r3, [r7, #12]
 c0023a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c0023a2:	b29b      	uxth	r3, r3
 c0023a4:	2b00      	cmp	r3, #0
 c0023a6:	d128      	bne.n	c0023fa <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 c0023a8:	68fb      	ldr	r3, [r7, #12]
 c0023aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c0023ae:	b2db      	uxtb	r3, r3
 c0023b0:	2b28      	cmp	r3, #40	; 0x28
 c0023b2:	d108      	bne.n	c0023c6 <I2C_Slave_ISR_IT+0x84>
 c0023b4:	697b      	ldr	r3, [r7, #20]
 c0023b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c0023ba:	d104      	bne.n	c0023c6 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 c0023bc:	6939      	ldr	r1, [r7, #16]
 c0023be:	68f8      	ldr	r0, [r7, #12]
 c0023c0:	f000 fabc 	bl	c00293c <I2C_ITListenCplt>
 c0023c4:	e031      	b.n	c00242a <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 c0023c6:	68fb      	ldr	r3, [r7, #12]
 c0023c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c0023cc:	b2db      	uxtb	r3, r3
 c0023ce:	2b29      	cmp	r3, #41	; 0x29
 c0023d0:	d10e      	bne.n	c0023f0 <I2C_Slave_ISR_IT+0xae>
 c0023d2:	697b      	ldr	r3, [r7, #20]
 c0023d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 c0023d8:	d00a      	beq.n	c0023f0 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 c0023da:	68fb      	ldr	r3, [r7, #12]
 c0023dc:	681b      	ldr	r3, [r3, #0]
 c0023de:	2210      	movs	r2, #16
 c0023e0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 c0023e2:	68f8      	ldr	r0, [r7, #12]
 c0023e4:	f000 fc15 	bl	c002c12 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 c0023e8:	68f8      	ldr	r0, [r7, #12]
 c0023ea:	f000 f926 	bl	c00263a <I2C_ITSlaveSeqCplt>
 c0023ee:	e01c      	b.n	c00242a <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 c0023f0:	68fb      	ldr	r3, [r7, #12]
 c0023f2:	681b      	ldr	r3, [r3, #0]
 c0023f4:	2210      	movs	r2, #16
 c0023f6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 c0023f8:	e08f      	b.n	c00251a <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 c0023fa:	68fb      	ldr	r3, [r7, #12]
 c0023fc:	681b      	ldr	r3, [r3, #0]
 c0023fe:	2210      	movs	r2, #16
 c002400:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 c002402:	68fb      	ldr	r3, [r7, #12]
 c002404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002406:	f043 0204 	orr.w	r2, r3, #4
 c00240a:	68fb      	ldr	r3, [r7, #12]
 c00240c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 c00240e:	697b      	ldr	r3, [r7, #20]
 c002410:	2b00      	cmp	r3, #0
 c002412:	d003      	beq.n	c00241c <I2C_Slave_ISR_IT+0xda>
 c002414:	697b      	ldr	r3, [r7, #20]
 c002416:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c00241a:	d17e      	bne.n	c00251a <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 c00241c:	68fb      	ldr	r3, [r7, #12]
 c00241e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002420:	4619      	mov	r1, r3
 c002422:	68f8      	ldr	r0, [r7, #12]
 c002424:	f000 fade 	bl	c0029e4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 c002428:	e077      	b.n	c00251a <I2C_Slave_ISR_IT+0x1d8>
 c00242a:	e076      	b.n	c00251a <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 c00242c:	693b      	ldr	r3, [r7, #16]
 c00242e:	f003 0304 	and.w	r3, r3, #4
 c002432:	2b00      	cmp	r3, #0
 c002434:	d02f      	beq.n	c002496 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 c002436:	687b      	ldr	r3, [r7, #4]
 c002438:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 c00243c:	2b00      	cmp	r3, #0
 c00243e:	d02a      	beq.n	c002496 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 c002440:	68fb      	ldr	r3, [r7, #12]
 c002442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c002444:	b29b      	uxth	r3, r3
 c002446:	2b00      	cmp	r3, #0
 c002448:	d018      	beq.n	c00247c <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 c00244a:	68fb      	ldr	r3, [r7, #12]
 c00244c:	681b      	ldr	r3, [r3, #0]
 c00244e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c002450:	68fb      	ldr	r3, [r7, #12]
 c002452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c002454:	b2d2      	uxtb	r2, r2
 c002456:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 c002458:	68fb      	ldr	r3, [r7, #12]
 c00245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00245c:	1c5a      	adds	r2, r3, #1
 c00245e:	68fb      	ldr	r3, [r7, #12]
 c002460:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 c002462:	68fb      	ldr	r3, [r7, #12]
 c002464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c002466:	3b01      	subs	r3, #1
 c002468:	b29a      	uxth	r2, r3
 c00246a:	68fb      	ldr	r3, [r7, #12]
 c00246c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 c00246e:	68fb      	ldr	r3, [r7, #12]
 c002470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c002472:	b29b      	uxth	r3, r3
 c002474:	3b01      	subs	r3, #1
 c002476:	b29a      	uxth	r2, r3
 c002478:	68fb      	ldr	r3, [r7, #12]
 c00247a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 c00247c:	68fb      	ldr	r3, [r7, #12]
 c00247e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c002480:	b29b      	uxth	r3, r3
 c002482:	2b00      	cmp	r3, #0
 c002484:	d14b      	bne.n	c00251e <I2C_Slave_ISR_IT+0x1dc>
 c002486:	697b      	ldr	r3, [r7, #20]
 c002488:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 c00248c:	d047      	beq.n	c00251e <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 c00248e:	68f8      	ldr	r0, [r7, #12]
 c002490:	f000 f8d3 	bl	c00263a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 c002494:	e043      	b.n	c00251e <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 c002496:	693b      	ldr	r3, [r7, #16]
 c002498:	f003 0308 	and.w	r3, r3, #8
 c00249c:	2b00      	cmp	r3, #0
 c00249e:	d009      	beq.n	c0024b4 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 c0024a0:	687b      	ldr	r3, [r7, #4]
 c0024a2:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 c0024a6:	2b00      	cmp	r3, #0
 c0024a8:	d004      	beq.n	c0024b4 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 c0024aa:	6939      	ldr	r1, [r7, #16]
 c0024ac:	68f8      	ldr	r0, [r7, #12]
 c0024ae:	f000 f840 	bl	c002532 <I2C_ITAddrCplt>
 c0024b2:	e035      	b.n	c002520 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 c0024b4:	693b      	ldr	r3, [r7, #16]
 c0024b6:	f003 0302 	and.w	r3, r3, #2
 c0024ba:	2b00      	cmp	r3, #0
 c0024bc:	d030      	beq.n	c002520 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 c0024be:	687b      	ldr	r3, [r7, #4]
 c0024c0:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 c0024c4:	2b00      	cmp	r3, #0
 c0024c6:	d02b      	beq.n	c002520 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 c0024c8:	68fb      	ldr	r3, [r7, #12]
 c0024ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c0024cc:	b29b      	uxth	r3, r3
 c0024ce:	2b00      	cmp	r3, #0
 c0024d0:	d018      	beq.n	c002504 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 c0024d2:	68fb      	ldr	r3, [r7, #12]
 c0024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0024d6:	781a      	ldrb	r2, [r3, #0]
 c0024d8:	68fb      	ldr	r3, [r7, #12]
 c0024da:	681b      	ldr	r3, [r3, #0]
 c0024dc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 c0024de:	68fb      	ldr	r3, [r7, #12]
 c0024e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0024e2:	1c5a      	adds	r2, r3, #1
 c0024e4:	68fb      	ldr	r3, [r7, #12]
 c0024e6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 c0024e8:	68fb      	ldr	r3, [r7, #12]
 c0024ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c0024ec:	b29b      	uxth	r3, r3
 c0024ee:	3b01      	subs	r3, #1
 c0024f0:	b29a      	uxth	r2, r3
 c0024f2:	68fb      	ldr	r3, [r7, #12]
 c0024f4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 c0024f6:	68fb      	ldr	r3, [r7, #12]
 c0024f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c0024fa:	3b01      	subs	r3, #1
 c0024fc:	b29a      	uxth	r2, r3
 c0024fe:	68fb      	ldr	r3, [r7, #12]
 c002500:	851a      	strh	r2, [r3, #40]	; 0x28
 c002502:	e00d      	b.n	c002520 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 c002504:	697b      	ldr	r3, [r7, #20]
 c002506:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c00250a:	d002      	beq.n	c002512 <I2C_Slave_ISR_IT+0x1d0>
 c00250c:	697b      	ldr	r3, [r7, #20]
 c00250e:	2b00      	cmp	r3, #0
 c002510:	d106      	bne.n	c002520 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 c002512:	68f8      	ldr	r0, [r7, #12]
 c002514:	f000 f891 	bl	c00263a <I2C_ITSlaveSeqCplt>
 c002518:	e002      	b.n	c002520 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 c00251a:	bf00      	nop
 c00251c:	e000      	b.n	c002520 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 c00251e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 c002520:	68fb      	ldr	r3, [r7, #12]
 c002522:	2200      	movs	r2, #0
 c002524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 c002528:	2300      	movs	r3, #0
}
 c00252a:	4618      	mov	r0, r3
 c00252c:	3718      	adds	r7, #24
 c00252e:	46bd      	mov	sp, r7
 c002530:	bd80      	pop	{r7, pc}

0c002532 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 c002532:	b580      	push	{r7, lr}
 c002534:	b084      	sub	sp, #16
 c002536:	af00      	add	r7, sp, #0
 c002538:	6078      	str	r0, [r7, #4]
 c00253a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 c00253c:	687b      	ldr	r3, [r7, #4]
 c00253e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c002542:	b2db      	uxtb	r3, r3
 c002544:	f003 0328 	and.w	r3, r3, #40	; 0x28
 c002548:	2b28      	cmp	r3, #40	; 0x28
 c00254a:	d16a      	bne.n	c002622 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 c00254c:	687b      	ldr	r3, [r7, #4]
 c00254e:	681b      	ldr	r3, [r3, #0]
 c002550:	699b      	ldr	r3, [r3, #24]
 c002552:	0c1b      	lsrs	r3, r3, #16
 c002554:	b2db      	uxtb	r3, r3
 c002556:	f003 0301 	and.w	r3, r3, #1
 c00255a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 c00255c:	687b      	ldr	r3, [r7, #4]
 c00255e:	681b      	ldr	r3, [r3, #0]
 c002560:	699b      	ldr	r3, [r3, #24]
 c002562:	0c1b      	lsrs	r3, r3, #16
 c002564:	b29b      	uxth	r3, r3
 c002566:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 c00256a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 c00256c:	687b      	ldr	r3, [r7, #4]
 c00256e:	681b      	ldr	r3, [r3, #0]
 c002570:	689b      	ldr	r3, [r3, #8]
 c002572:	b29b      	uxth	r3, r3
 c002574:	f3c3 0309 	ubfx	r3, r3, #0, #10
 c002578:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 c00257a:	687b      	ldr	r3, [r7, #4]
 c00257c:	681b      	ldr	r3, [r3, #0]
 c00257e:	68db      	ldr	r3, [r3, #12]
 c002580:	b29b      	uxth	r3, r3
 c002582:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 c002586:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 c002588:	687b      	ldr	r3, [r7, #4]
 c00258a:	68db      	ldr	r3, [r3, #12]
 c00258c:	2b02      	cmp	r3, #2
 c00258e:	d138      	bne.n	c002602 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 c002590:	897b      	ldrh	r3, [r7, #10]
 c002592:	09db      	lsrs	r3, r3, #7
 c002594:	b29a      	uxth	r2, r3
 c002596:	89bb      	ldrh	r3, [r7, #12]
 c002598:	4053      	eors	r3, r2
 c00259a:	b29b      	uxth	r3, r3
 c00259c:	f003 0306 	and.w	r3, r3, #6
 c0025a0:	2b00      	cmp	r3, #0
 c0025a2:	d11c      	bne.n	c0025de <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 c0025a4:	897b      	ldrh	r3, [r7, #10]
 c0025a6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 c0025a8:	687b      	ldr	r3, [r7, #4]
 c0025aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0025ac:	1c5a      	adds	r2, r3, #1
 c0025ae:	687b      	ldr	r3, [r7, #4]
 c0025b0:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 c0025b2:	687b      	ldr	r3, [r7, #4]
 c0025b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0025b6:	2b02      	cmp	r3, #2
 c0025b8:	d13b      	bne.n	c002632 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 c0025ba:	687b      	ldr	r3, [r7, #4]
 c0025bc:	2200      	movs	r2, #0
 c0025be:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 c0025c0:	687b      	ldr	r3, [r7, #4]
 c0025c2:	681b      	ldr	r3, [r3, #0]
 c0025c4:	2208      	movs	r2, #8
 c0025c6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 c0025c8:	687b      	ldr	r3, [r7, #4]
 c0025ca:	2200      	movs	r2, #0
 c0025cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 c0025d0:	89ba      	ldrh	r2, [r7, #12]
 c0025d2:	7bfb      	ldrb	r3, [r7, #15]
 c0025d4:	4619      	mov	r1, r3
 c0025d6:	6878      	ldr	r0, [r7, #4]
 c0025d8:	f7ff fe87 	bl	c0022ea <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 c0025dc:	e029      	b.n	c002632 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 c0025de:	893b      	ldrh	r3, [r7, #8]
 c0025e0:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 c0025e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 c0025e6:	6878      	ldr	r0, [r7, #4]
 c0025e8:	f000 fd7c 	bl	c0030e4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 c0025ec:	687b      	ldr	r3, [r7, #4]
 c0025ee:	2200      	movs	r2, #0
 c0025f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 c0025f4:	89ba      	ldrh	r2, [r7, #12]
 c0025f6:	7bfb      	ldrb	r3, [r7, #15]
 c0025f8:	4619      	mov	r1, r3
 c0025fa:	6878      	ldr	r0, [r7, #4]
 c0025fc:	f7ff fe75 	bl	c0022ea <HAL_I2C_AddrCallback>
}
 c002600:	e017      	b.n	c002632 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 c002602:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 c002606:	6878      	ldr	r0, [r7, #4]
 c002608:	f000 fd6c 	bl	c0030e4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 c00260c:	687b      	ldr	r3, [r7, #4]
 c00260e:	2200      	movs	r2, #0
 c002610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 c002614:	89ba      	ldrh	r2, [r7, #12]
 c002616:	7bfb      	ldrb	r3, [r7, #15]
 c002618:	4619      	mov	r1, r3
 c00261a:	6878      	ldr	r0, [r7, #4]
 c00261c:	f7ff fe65 	bl	c0022ea <HAL_I2C_AddrCallback>
}
 c002620:	e007      	b.n	c002632 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 c002622:	687b      	ldr	r3, [r7, #4]
 c002624:	681b      	ldr	r3, [r3, #0]
 c002626:	2208      	movs	r2, #8
 c002628:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 c00262a:	687b      	ldr	r3, [r7, #4]
 c00262c:	2200      	movs	r2, #0
 c00262e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 c002632:	bf00      	nop
 c002634:	3710      	adds	r7, #16
 c002636:	46bd      	mov	sp, r7
 c002638:	bd80      	pop	{r7, pc}

0c00263a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 c00263a:	b580      	push	{r7, lr}
 c00263c:	b084      	sub	sp, #16
 c00263e:	af00      	add	r7, sp, #0
 c002640:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 c002642:	687b      	ldr	r3, [r7, #4]
 c002644:	681b      	ldr	r3, [r3, #0]
 c002646:	681b      	ldr	r3, [r3, #0]
 c002648:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 c00264a:	687b      	ldr	r3, [r7, #4]
 c00264c:	2200      	movs	r2, #0
 c00264e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 c002652:	68fb      	ldr	r3, [r7, #12]
 c002654:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c002658:	2b00      	cmp	r3, #0
 c00265a:	d008      	beq.n	c00266e <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 c00265c:	687b      	ldr	r3, [r7, #4]
 c00265e:	681b      	ldr	r3, [r3, #0]
 c002660:	681a      	ldr	r2, [r3, #0]
 c002662:	687b      	ldr	r3, [r7, #4]
 c002664:	681b      	ldr	r3, [r3, #0]
 c002666:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 c00266a:	601a      	str	r2, [r3, #0]
 c00266c:	e00c      	b.n	c002688 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 c00266e:	68fb      	ldr	r3, [r7, #12]
 c002670:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c002674:	2b00      	cmp	r3, #0
 c002676:	d007      	beq.n	c002688 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 c002678:	687b      	ldr	r3, [r7, #4]
 c00267a:	681b      	ldr	r3, [r3, #0]
 c00267c:	681a      	ldr	r2, [r3, #0]
 c00267e:	687b      	ldr	r3, [r7, #4]
 c002680:	681b      	ldr	r3, [r3, #0]
 c002682:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 c002686:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 c002688:	687b      	ldr	r3, [r7, #4]
 c00268a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c00268e:	b2db      	uxtb	r3, r3
 c002690:	2b29      	cmp	r3, #41	; 0x29
 c002692:	d112      	bne.n	c0026ba <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 c002694:	687b      	ldr	r3, [r7, #4]
 c002696:	2228      	movs	r2, #40	; 0x28
 c002698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 c00269c:	687b      	ldr	r3, [r7, #4]
 c00269e:	2221      	movs	r2, #33	; 0x21
 c0026a0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 c0026a2:	2101      	movs	r1, #1
 c0026a4:	6878      	ldr	r0, [r7, #4]
 c0026a6:	f000 fd1d 	bl	c0030e4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 c0026aa:	687b      	ldr	r3, [r7, #4]
 c0026ac:	2200      	movs	r2, #0
 c0026ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 c0026b2:	6878      	ldr	r0, [r7, #4]
 c0026b4:	f7ff fe05 	bl	c0022c2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 c0026b8:	e017      	b.n	c0026ea <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 c0026ba:	687b      	ldr	r3, [r7, #4]
 c0026bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c0026c0:	b2db      	uxtb	r3, r3
 c0026c2:	2b2a      	cmp	r3, #42	; 0x2a
 c0026c4:	d111      	bne.n	c0026ea <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 c0026c6:	687b      	ldr	r3, [r7, #4]
 c0026c8:	2228      	movs	r2, #40	; 0x28
 c0026ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 c0026ce:	687b      	ldr	r3, [r7, #4]
 c0026d0:	2222      	movs	r2, #34	; 0x22
 c0026d2:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 c0026d4:	2102      	movs	r1, #2
 c0026d6:	6878      	ldr	r0, [r7, #4]
 c0026d8:	f000 fd04 	bl	c0030e4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 c0026dc:	687b      	ldr	r3, [r7, #4]
 c0026de:	2200      	movs	r2, #0
 c0026e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 c0026e4:	6878      	ldr	r0, [r7, #4]
 c0026e6:	f7ff fdf6 	bl	c0022d6 <HAL_I2C_SlaveRxCpltCallback>
}
 c0026ea:	bf00      	nop
 c0026ec:	3710      	adds	r7, #16
 c0026ee:	46bd      	mov	sp, r7
 c0026f0:	bd80      	pop	{r7, pc}
	...

0c0026f4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 c0026f4:	b590      	push	{r4, r7, lr}
 c0026f6:	b087      	sub	sp, #28
 c0026f8:	af00      	add	r7, sp, #0
 c0026fa:	6078      	str	r0, [r7, #4]
 c0026fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 c0026fe:	687b      	ldr	r3, [r7, #4]
 c002700:	681b      	ldr	r3, [r3, #0]
 c002702:	681b      	ldr	r3, [r3, #0]
 c002704:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 c002706:	683b      	ldr	r3, [r7, #0]
 c002708:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 c00270a:	687b      	ldr	r3, [r7, #4]
 c00270c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c002710:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 c002712:	687b      	ldr	r3, [r7, #4]
 c002714:	681b      	ldr	r3, [r3, #0]
 c002716:	2220      	movs	r2, #32
 c002718:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 c00271a:	7bfb      	ldrb	r3, [r7, #15]
 c00271c:	2b21      	cmp	r3, #33	; 0x21
 c00271e:	d002      	beq.n	c002726 <I2C_ITSlaveCplt+0x32>
 c002720:	7bfb      	ldrb	r3, [r7, #15]
 c002722:	2b29      	cmp	r3, #41	; 0x29
 c002724:	d108      	bne.n	c002738 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 c002726:	f248 0101 	movw	r1, #32769	; 0x8001
 c00272a:	6878      	ldr	r0, [r7, #4]
 c00272c:	f000 fcda 	bl	c0030e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 c002730:	687b      	ldr	r3, [r7, #4]
 c002732:	2221      	movs	r2, #33	; 0x21
 c002734:	631a      	str	r2, [r3, #48]	; 0x30
 c002736:	e019      	b.n	c00276c <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 c002738:	7bfb      	ldrb	r3, [r7, #15]
 c00273a:	2b22      	cmp	r3, #34	; 0x22
 c00273c:	d002      	beq.n	c002744 <I2C_ITSlaveCplt+0x50>
 c00273e:	7bfb      	ldrb	r3, [r7, #15]
 c002740:	2b2a      	cmp	r3, #42	; 0x2a
 c002742:	d108      	bne.n	c002756 <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 c002744:	f248 0102 	movw	r1, #32770	; 0x8002
 c002748:	6878      	ldr	r0, [r7, #4]
 c00274a:	f000 fccb 	bl	c0030e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 c00274e:	687b      	ldr	r3, [r7, #4]
 c002750:	2222      	movs	r2, #34	; 0x22
 c002752:	631a      	str	r2, [r3, #48]	; 0x30
 c002754:	e00a      	b.n	c00276c <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 c002756:	7bfb      	ldrb	r3, [r7, #15]
 c002758:	2b28      	cmp	r3, #40	; 0x28
 c00275a:	d107      	bne.n	c00276c <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 c00275c:	f248 0103 	movw	r1, #32771	; 0x8003
 c002760:	6878      	ldr	r0, [r7, #4]
 c002762:	f000 fcbf 	bl	c0030e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 c002766:	687b      	ldr	r3, [r7, #4]
 c002768:	2200      	movs	r2, #0
 c00276a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 c00276c:	687b      	ldr	r3, [r7, #4]
 c00276e:	681b      	ldr	r3, [r3, #0]
 c002770:	685a      	ldr	r2, [r3, #4]
 c002772:	687b      	ldr	r3, [r7, #4]
 c002774:	681b      	ldr	r3, [r3, #0]
 c002776:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 c00277a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 c00277c:	687b      	ldr	r3, [r7, #4]
 c00277e:	681b      	ldr	r3, [r3, #0]
 c002780:	6859      	ldr	r1, [r3, #4]
 c002782:	687b      	ldr	r3, [r7, #4]
 c002784:	681a      	ldr	r2, [r3, #0]
 c002786:	4b6b      	ldr	r3, [pc, #428]	; (c002934 <I2C_ITSlaveCplt+0x240>)
 c002788:	400b      	ands	r3, r1
 c00278a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 c00278c:	6878      	ldr	r0, [r7, #4]
 c00278e:	f000 fa40 	bl	c002c12 <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 c002792:	693b      	ldr	r3, [r7, #16]
 c002794:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c002798:	2b00      	cmp	r3, #0
 c00279a:	d01c      	beq.n	c0027d6 <I2C_ITSlaveCplt+0xe2>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 c00279c:	687b      	ldr	r3, [r7, #4]
 c00279e:	681b      	ldr	r3, [r3, #0]
 c0027a0:	681a      	ldr	r2, [r3, #0]
 c0027a2:	687b      	ldr	r3, [r7, #4]
 c0027a4:	681b      	ldr	r3, [r3, #0]
 c0027a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 c0027aa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 c0027ac:	687b      	ldr	r3, [r7, #4]
 c0027ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0027b0:	2b00      	cmp	r3, #0
 c0027b2:	d031      	beq.n	c002818 <I2C_ITSlaveCplt+0x124>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 c0027b4:	687b      	ldr	r3, [r7, #4]
 c0027b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0027b8:	681b      	ldr	r3, [r3, #0]
 c0027ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0027bc:	b29c      	uxth	r4, r3
 c0027be:	687b      	ldr	r3, [r7, #4]
 c0027c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0027c2:	4618      	mov	r0, r3
 c0027c4:	f7ff f84f 	bl	c001866 <HAL_DMAEx_GetFifoLevel>
 c0027c8:	4603      	mov	r3, r0
 c0027ca:	b29b      	uxth	r3, r3
 c0027cc:	4423      	add	r3, r4
 c0027ce:	b29a      	uxth	r2, r3
 c0027d0:	687b      	ldr	r3, [r7, #4]
 c0027d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 c0027d4:	e020      	b.n	c002818 <I2C_ITSlaveCplt+0x124>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 c0027d6:	693b      	ldr	r3, [r7, #16]
 c0027d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c0027dc:	2b00      	cmp	r3, #0
 c0027de:	d01b      	beq.n	c002818 <I2C_ITSlaveCplt+0x124>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 c0027e0:	687b      	ldr	r3, [r7, #4]
 c0027e2:	681b      	ldr	r3, [r3, #0]
 c0027e4:	681a      	ldr	r2, [r3, #0]
 c0027e6:	687b      	ldr	r3, [r7, #4]
 c0027e8:	681b      	ldr	r3, [r3, #0]
 c0027ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 c0027ee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 c0027f0:	687b      	ldr	r3, [r7, #4]
 c0027f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c0027f4:	2b00      	cmp	r3, #0
 c0027f6:	d00f      	beq.n	c002818 <I2C_ITSlaveCplt+0x124>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 c0027f8:	687b      	ldr	r3, [r7, #4]
 c0027fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c0027fc:	681b      	ldr	r3, [r3, #0]
 c0027fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002800:	b29c      	uxth	r4, r3
 c002802:	687b      	ldr	r3, [r7, #4]
 c002804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002806:	4618      	mov	r0, r3
 c002808:	f7ff f82d 	bl	c001866 <HAL_DMAEx_GetFifoLevel>
 c00280c:	4603      	mov	r3, r0
 c00280e:	b29b      	uxth	r3, r3
 c002810:	4423      	add	r3, r4
 c002812:	b29a      	uxth	r2, r3
 c002814:	687b      	ldr	r3, [r7, #4]
 c002816:	855a      	strh	r2, [r3, #42]	; 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 c002818:	697b      	ldr	r3, [r7, #20]
 c00281a:	f003 0304 	and.w	r3, r3, #4
 c00281e:	2b00      	cmp	r3, #0
 c002820:	d020      	beq.n	c002864 <I2C_ITSlaveCplt+0x170>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 c002822:	697b      	ldr	r3, [r7, #20]
 c002824:	f023 0304 	bic.w	r3, r3, #4
 c002828:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 c00282a:	687b      	ldr	r3, [r7, #4]
 c00282c:	681b      	ldr	r3, [r3, #0]
 c00282e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c002830:	687b      	ldr	r3, [r7, #4]
 c002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c002834:	b2d2      	uxtb	r2, r2
 c002836:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 c002838:	687b      	ldr	r3, [r7, #4]
 c00283a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00283c:	1c5a      	adds	r2, r3, #1
 c00283e:	687b      	ldr	r3, [r7, #4]
 c002840:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 c002842:	687b      	ldr	r3, [r7, #4]
 c002844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c002846:	2b00      	cmp	r3, #0
 c002848:	d00c      	beq.n	c002864 <I2C_ITSlaveCplt+0x170>
    {
      hi2c->XferSize--;
 c00284a:	687b      	ldr	r3, [r7, #4]
 c00284c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c00284e:	3b01      	subs	r3, #1
 c002850:	b29a      	uxth	r2, r3
 c002852:	687b      	ldr	r3, [r7, #4]
 c002854:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 c002856:	687b      	ldr	r3, [r7, #4]
 c002858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c00285a:	b29b      	uxth	r3, r3
 c00285c:	3b01      	subs	r3, #1
 c00285e:	b29a      	uxth	r2, r3
 c002860:	687b      	ldr	r3, [r7, #4]
 c002862:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 c002864:	687b      	ldr	r3, [r7, #4]
 c002866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c002868:	b29b      	uxth	r3, r3
 c00286a:	2b00      	cmp	r3, #0
 c00286c:	d005      	beq.n	c00287a <I2C_ITSlaveCplt+0x186>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 c00286e:	687b      	ldr	r3, [r7, #4]
 c002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002872:	f043 0204 	orr.w	r2, r3, #4
 c002876:	687b      	ldr	r3, [r7, #4]
 c002878:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 c00287a:	687b      	ldr	r3, [r7, #4]
 c00287c:	2200      	movs	r2, #0
 c00287e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 c002882:	687b      	ldr	r3, [r7, #4]
 c002884:	2200      	movs	r2, #0
 c002886:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 c002888:	687b      	ldr	r3, [r7, #4]
 c00288a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c00288c:	2b00      	cmp	r3, #0
 c00288e:	d010      	beq.n	c0028b2 <I2C_ITSlaveCplt+0x1be>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 c002890:	687b      	ldr	r3, [r7, #4]
 c002892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002894:	4619      	mov	r1, r3
 c002896:	6878      	ldr	r0, [r7, #4]
 c002898:	f000 f8a4 	bl	c0029e4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 c00289c:	687b      	ldr	r3, [r7, #4]
 c00289e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c0028a2:	b2db      	uxtb	r3, r3
 c0028a4:	2b28      	cmp	r3, #40	; 0x28
 c0028a6:	d141      	bne.n	c00292c <I2C_ITSlaveCplt+0x238>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 c0028a8:	6979      	ldr	r1, [r7, #20]
 c0028aa:	6878      	ldr	r0, [r7, #4]
 c0028ac:	f000 f846 	bl	c00293c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 c0028b0:	e03c      	b.n	c00292c <I2C_ITSlaveCplt+0x238>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 c0028b2:	687b      	ldr	r3, [r7, #4]
 c0028b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0028b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 c0028ba:	d014      	beq.n	c0028e6 <I2C_ITSlaveCplt+0x1f2>
    I2C_ITSlaveSeqCplt(hi2c);
 c0028bc:	6878      	ldr	r0, [r7, #4]
 c0028be:	f7ff febc 	bl	c00263a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 c0028c2:	687b      	ldr	r3, [r7, #4]
 c0028c4:	4a1c      	ldr	r2, [pc, #112]	; (c002938 <I2C_ITSlaveCplt+0x244>)
 c0028c6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 c0028c8:	687b      	ldr	r3, [r7, #4]
 c0028ca:	2220      	movs	r2, #32
 c0028cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 c0028d0:	687b      	ldr	r3, [r7, #4]
 c0028d2:	2200      	movs	r2, #0
 c0028d4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 c0028d6:	687b      	ldr	r3, [r7, #4]
 c0028d8:	2200      	movs	r2, #0
 c0028da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 c0028de:	6878      	ldr	r0, [r7, #4]
 c0028e0:	f7ff fd11 	bl	c002306 <HAL_I2C_ListenCpltCallback>
}
 c0028e4:	e022      	b.n	c00292c <I2C_ITSlaveCplt+0x238>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 c0028e6:	687b      	ldr	r3, [r7, #4]
 c0028e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c0028ec:	b2db      	uxtb	r3, r3
 c0028ee:	2b22      	cmp	r3, #34	; 0x22
 c0028f0:	d10e      	bne.n	c002910 <I2C_ITSlaveCplt+0x21c>
    hi2c->State = HAL_I2C_STATE_READY;
 c0028f2:	687b      	ldr	r3, [r7, #4]
 c0028f4:	2220      	movs	r2, #32
 c0028f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 c0028fa:	687b      	ldr	r3, [r7, #4]
 c0028fc:	2200      	movs	r2, #0
 c0028fe:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 c002900:	687b      	ldr	r3, [r7, #4]
 c002902:	2200      	movs	r2, #0
 c002904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 c002908:	6878      	ldr	r0, [r7, #4]
 c00290a:	f7ff fce4 	bl	c0022d6 <HAL_I2C_SlaveRxCpltCallback>
}
 c00290e:	e00d      	b.n	c00292c <I2C_ITSlaveCplt+0x238>
    hi2c->State = HAL_I2C_STATE_READY;
 c002910:	687b      	ldr	r3, [r7, #4]
 c002912:	2220      	movs	r2, #32
 c002914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 c002918:	687b      	ldr	r3, [r7, #4]
 c00291a:	2200      	movs	r2, #0
 c00291c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 c00291e:	687b      	ldr	r3, [r7, #4]
 c002920:	2200      	movs	r2, #0
 c002922:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 c002926:	6878      	ldr	r0, [r7, #4]
 c002928:	f7ff fccb 	bl	c0022c2 <HAL_I2C_SlaveTxCpltCallback>
}
 c00292c:	bf00      	nop
 c00292e:	371c      	adds	r7, #28
 c002930:	46bd      	mov	sp, r7
 c002932:	bd90      	pop	{r4, r7, pc}
 c002934:	fe00e800 	.word	0xfe00e800
 c002938:	ffff0000 	.word	0xffff0000

0c00293c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 c00293c:	b580      	push	{r7, lr}
 c00293e:	b082      	sub	sp, #8
 c002940:	af00      	add	r7, sp, #0
 c002942:	6078      	str	r0, [r7, #4]
 c002944:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 c002946:	687b      	ldr	r3, [r7, #4]
 c002948:	4a25      	ldr	r2, [pc, #148]	; (c0029e0 <I2C_ITListenCplt+0xa4>)
 c00294a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 c00294c:	687b      	ldr	r3, [r7, #4]
 c00294e:	2200      	movs	r2, #0
 c002950:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 c002952:	687b      	ldr	r3, [r7, #4]
 c002954:	2220      	movs	r2, #32
 c002956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 c00295a:	687b      	ldr	r3, [r7, #4]
 c00295c:	2200      	movs	r2, #0
 c00295e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 c002962:	687b      	ldr	r3, [r7, #4]
 c002964:	2200      	movs	r2, #0
 c002966:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 c002968:	683b      	ldr	r3, [r7, #0]
 c00296a:	f003 0304 	and.w	r3, r3, #4
 c00296e:	2b00      	cmp	r3, #0
 c002970:	d022      	beq.n	c0029b8 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 c002972:	687b      	ldr	r3, [r7, #4]
 c002974:	681b      	ldr	r3, [r3, #0]
 c002976:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c002978:	687b      	ldr	r3, [r7, #4]
 c00297a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00297c:	b2d2      	uxtb	r2, r2
 c00297e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 c002980:	687b      	ldr	r3, [r7, #4]
 c002982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c002984:	1c5a      	adds	r2, r3, #1
 c002986:	687b      	ldr	r3, [r7, #4]
 c002988:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 c00298a:	687b      	ldr	r3, [r7, #4]
 c00298c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c00298e:	2b00      	cmp	r3, #0
 c002990:	d012      	beq.n	c0029b8 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 c002992:	687b      	ldr	r3, [r7, #4]
 c002994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c002996:	3b01      	subs	r3, #1
 c002998:	b29a      	uxth	r2, r3
 c00299a:	687b      	ldr	r3, [r7, #4]
 c00299c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 c00299e:	687b      	ldr	r3, [r7, #4]
 c0029a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 c0029a2:	b29b      	uxth	r3, r3
 c0029a4:	3b01      	subs	r3, #1
 c0029a6:	b29a      	uxth	r2, r3
 c0029a8:	687b      	ldr	r3, [r7, #4]
 c0029aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 c0029ac:	687b      	ldr	r3, [r7, #4]
 c0029ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c0029b0:	f043 0204 	orr.w	r2, r3, #4
 c0029b4:	687b      	ldr	r3, [r7, #4]
 c0029b6:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 c0029b8:	f248 0103 	movw	r1, #32771	; 0x8003
 c0029bc:	6878      	ldr	r0, [r7, #4]
 c0029be:	f000 fb91 	bl	c0030e4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 c0029c2:	687b      	ldr	r3, [r7, #4]
 c0029c4:	681b      	ldr	r3, [r3, #0]
 c0029c6:	2210      	movs	r2, #16
 c0029c8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 c0029ca:	687b      	ldr	r3, [r7, #4]
 c0029cc:	2200      	movs	r2, #0
 c0029ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 c0029d2:	6878      	ldr	r0, [r7, #4]
 c0029d4:	f7ff fc97 	bl	c002306 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 c0029d8:	bf00      	nop
 c0029da:	3708      	adds	r7, #8
 c0029dc:	46bd      	mov	sp, r7
 c0029de:	bd80      	pop	{r7, pc}
 c0029e0:	ffff0000 	.word	0xffff0000

0c0029e4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 c0029e4:	b580      	push	{r7, lr}
 c0029e6:	b084      	sub	sp, #16
 c0029e8:	af00      	add	r7, sp, #0
 c0029ea:	6078      	str	r0, [r7, #4]
 c0029ec:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 c0029ee:	687b      	ldr	r3, [r7, #4]
 c0029f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c0029f4:	73fb      	strb	r3, [r7, #15]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 c0029f6:	687b      	ldr	r3, [r7, #4]
 c0029f8:	2200      	movs	r2, #0
 c0029fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 c0029fe:	687b      	ldr	r3, [r7, #4]
 c002a00:	4a6d      	ldr	r2, [pc, #436]	; (c002bb8 <I2C_ITError+0x1d4>)
 c002a02:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 c002a04:	687b      	ldr	r3, [r7, #4]
 c002a06:	2200      	movs	r2, #0
 c002a08:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 c002a0a:	687b      	ldr	r3, [r7, #4]
 c002a0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 c002a0e:	683b      	ldr	r3, [r7, #0]
 c002a10:	431a      	orrs	r2, r3
 c002a12:	687b      	ldr	r3, [r7, #4]
 c002a14:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 c002a16:	7bfb      	ldrb	r3, [r7, #15]
 c002a18:	2b28      	cmp	r3, #40	; 0x28
 c002a1a:	d005      	beq.n	c002a28 <I2C_ITError+0x44>
 c002a1c:	7bfb      	ldrb	r3, [r7, #15]
 c002a1e:	2b29      	cmp	r3, #41	; 0x29
 c002a20:	d002      	beq.n	c002a28 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 c002a22:	7bfb      	ldrb	r3, [r7, #15]
 c002a24:	2b2a      	cmp	r3, #42	; 0x2a
 c002a26:	d10b      	bne.n	c002a40 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 c002a28:	2103      	movs	r1, #3
 c002a2a:	6878      	ldr	r0, [r7, #4]
 c002a2c:	f000 fb5a 	bl	c0030e4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 c002a30:	687b      	ldr	r3, [r7, #4]
 c002a32:	2228      	movs	r2, #40	; 0x28
 c002a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 c002a38:	687b      	ldr	r3, [r7, #4]
 c002a3a:	4a60      	ldr	r2, [pc, #384]	; (c002bbc <I2C_ITError+0x1d8>)
 c002a3c:	635a      	str	r2, [r3, #52]	; 0x34
 c002a3e:	e030      	b.n	c002aa2 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 c002a40:	f248 0103 	movw	r1, #32771	; 0x8003
 c002a44:	6878      	ldr	r0, [r7, #4]
 c002a46:	f000 fb4d 	bl	c0030e4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 c002a4a:	6878      	ldr	r0, [r7, #4]
 c002a4c:	f000 f8e1 	bl	c002c12 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 c002a50:	687b      	ldr	r3, [r7, #4]
 c002a52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c002a56:	b2db      	uxtb	r3, r3
 c002a58:	2b60      	cmp	r3, #96	; 0x60
 c002a5a:	d01f      	beq.n	c002a9c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 c002a5c:	687b      	ldr	r3, [r7, #4]
 c002a5e:	2220      	movs	r2, #32
 c002a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 c002a64:	687b      	ldr	r3, [r7, #4]
 c002a66:	681b      	ldr	r3, [r3, #0]
 c002a68:	699b      	ldr	r3, [r3, #24]
 c002a6a:	f003 0320 	and.w	r3, r3, #32
 c002a6e:	2b20      	cmp	r3, #32
 c002a70:	d114      	bne.n	c002a9c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 c002a72:	687b      	ldr	r3, [r7, #4]
 c002a74:	681b      	ldr	r3, [r3, #0]
 c002a76:	699b      	ldr	r3, [r3, #24]
 c002a78:	f003 0310 	and.w	r3, r3, #16
 c002a7c:	2b10      	cmp	r3, #16
 c002a7e:	d109      	bne.n	c002a94 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 c002a80:	687b      	ldr	r3, [r7, #4]
 c002a82:	681b      	ldr	r3, [r3, #0]
 c002a84:	2210      	movs	r2, #16
 c002a86:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 c002a88:	687b      	ldr	r3, [r7, #4]
 c002a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002a8c:	f043 0204 	orr.w	r2, r3, #4
 c002a90:	687b      	ldr	r3, [r7, #4]
 c002a92:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 c002a94:	687b      	ldr	r3, [r7, #4]
 c002a96:	681b      	ldr	r3, [r3, #0]
 c002a98:	2220      	movs	r2, #32
 c002a9a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 c002a9c:	687b      	ldr	r3, [r7, #4]
 c002a9e:	2200      	movs	r2, #0
 c002aa0:	635a      	str	r2, [r3, #52]	; 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 c002aa2:	687b      	ldr	r3, [r7, #4]
 c002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c002aa6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 c002aa8:	687b      	ldr	r3, [r7, #4]
 c002aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002aac:	2b00      	cmp	r3, #0
 c002aae:	d039      	beq.n	c002b24 <I2C_ITError+0x140>
 c002ab0:	68bb      	ldr	r3, [r7, #8]
 c002ab2:	2b11      	cmp	r3, #17
 c002ab4:	d002      	beq.n	c002abc <I2C_ITError+0xd8>
 c002ab6:	68bb      	ldr	r3, [r7, #8]
 c002ab8:	2b21      	cmp	r3, #33	; 0x21
 c002aba:	d133      	bne.n	c002b24 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 c002abc:	687b      	ldr	r3, [r7, #4]
 c002abe:	681b      	ldr	r3, [r3, #0]
 c002ac0:	681b      	ldr	r3, [r3, #0]
 c002ac2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c002ac6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c002aca:	d107      	bne.n	c002adc <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 c002acc:	687b      	ldr	r3, [r7, #4]
 c002ace:	681b      	ldr	r3, [r3, #0]
 c002ad0:	681a      	ldr	r2, [r3, #0]
 c002ad2:	687b      	ldr	r3, [r7, #4]
 c002ad4:	681b      	ldr	r3, [r3, #0]
 c002ad6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 c002ada:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 c002adc:	687b      	ldr	r3, [r7, #4]
 c002ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002ae0:	4618      	mov	r0, r3
 c002ae2:	f7fe feb2 	bl	c00184a <HAL_DMA_GetState>
 c002ae6:	4603      	mov	r3, r0
 c002ae8:	2b01      	cmp	r3, #1
 c002aea:	d017      	beq.n	c002b1c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 c002aec:	687b      	ldr	r3, [r7, #4]
 c002aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002af0:	4a33      	ldr	r2, [pc, #204]	; (c002bc0 <I2C_ITError+0x1dc>)
 c002af2:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 c002af4:	687b      	ldr	r3, [r7, #4]
 c002af6:	2200      	movs	r2, #0
 c002af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 c002afc:	687b      	ldr	r3, [r7, #4]
 c002afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002b00:	4618      	mov	r0, r3
 c002b02:	f7fe fe79 	bl	c0017f8 <HAL_DMA_Abort_IT>
 c002b06:	4603      	mov	r3, r0
 c002b08:	2b00      	cmp	r3, #0
 c002b0a:	d04d      	beq.n	c002ba8 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 c002b0c:	687b      	ldr	r3, [r7, #4]
 c002b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002b10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c002b12:	687a      	ldr	r2, [r7, #4]
 c002b14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 c002b16:	4610      	mov	r0, r2
 c002b18:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 c002b1a:	e045      	b.n	c002ba8 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 c002b1c:	6878      	ldr	r0, [r7, #4]
 c002b1e:	f000 f851 	bl	c002bc4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 c002b22:	e041      	b.n	c002ba8 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 c002b24:	687b      	ldr	r3, [r7, #4]
 c002b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002b28:	2b00      	cmp	r3, #0
 c002b2a:	d039      	beq.n	c002ba0 <I2C_ITError+0x1bc>
 c002b2c:	68bb      	ldr	r3, [r7, #8]
 c002b2e:	2b12      	cmp	r3, #18
 c002b30:	d002      	beq.n	c002b38 <I2C_ITError+0x154>
 c002b32:	68bb      	ldr	r3, [r7, #8]
 c002b34:	2b22      	cmp	r3, #34	; 0x22
 c002b36:	d133      	bne.n	c002ba0 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 c002b38:	687b      	ldr	r3, [r7, #4]
 c002b3a:	681b      	ldr	r3, [r3, #0]
 c002b3c:	681b      	ldr	r3, [r3, #0]
 c002b3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c002b42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c002b46:	d107      	bne.n	c002b58 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 c002b48:	687b      	ldr	r3, [r7, #4]
 c002b4a:	681b      	ldr	r3, [r3, #0]
 c002b4c:	681a      	ldr	r2, [r3, #0]
 c002b4e:	687b      	ldr	r3, [r7, #4]
 c002b50:	681b      	ldr	r3, [r3, #0]
 c002b52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 c002b56:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 c002b58:	687b      	ldr	r3, [r7, #4]
 c002b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002b5c:	4618      	mov	r0, r3
 c002b5e:	f7fe fe74 	bl	c00184a <HAL_DMA_GetState>
 c002b62:	4603      	mov	r3, r0
 c002b64:	2b01      	cmp	r3, #1
 c002b66:	d017      	beq.n	c002b98 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 c002b68:	687b      	ldr	r3, [r7, #4]
 c002b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002b6c:	4a14      	ldr	r2, [pc, #80]	; (c002bc0 <I2C_ITError+0x1dc>)
 c002b6e:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 c002b70:	687b      	ldr	r3, [r7, #4]
 c002b72:	2200      	movs	r2, #0
 c002b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 c002b78:	687b      	ldr	r3, [r7, #4]
 c002b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002b7c:	4618      	mov	r0, r3
 c002b7e:	f7fe fe3b 	bl	c0017f8 <HAL_DMA_Abort_IT>
 c002b82:	4603      	mov	r3, r0
 c002b84:	2b00      	cmp	r3, #0
 c002b86:	d011      	beq.n	c002bac <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 c002b88:	687b      	ldr	r3, [r7, #4]
 c002b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002b8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c002b8e:	687a      	ldr	r2, [r7, #4]
 c002b90:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 c002b92:	4610      	mov	r0, r2
 c002b94:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 c002b96:	e009      	b.n	c002bac <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 c002b98:	6878      	ldr	r0, [r7, #4]
 c002b9a:	f000 f813 	bl	c002bc4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 c002b9e:	e005      	b.n	c002bac <I2C_ITError+0x1c8>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 c002ba0:	6878      	ldr	r0, [r7, #4]
 c002ba2:	f000 f80f 	bl	c002bc4 <I2C_TreatErrorCallback>
  }
}
 c002ba6:	e002      	b.n	c002bae <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 c002ba8:	bf00      	nop
 c002baa:	e000      	b.n	c002bae <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 c002bac:	bf00      	nop
}
 c002bae:	bf00      	nop
 c002bb0:	3710      	adds	r7, #16
 c002bb2:	46bd      	mov	sp, r7
 c002bb4:	bd80      	pop	{r7, pc}
 c002bb6:	bf00      	nop
 c002bb8:	ffff0000 	.word	0xffff0000
 c002bbc:	0c002343 	.word	0x0c002343
 c002bc0:	0c002c5b 	.word	0x0c002c5b

0c002bc4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 c002bc4:	b580      	push	{r7, lr}
 c002bc6:	b082      	sub	sp, #8
 c002bc8:	af00      	add	r7, sp, #0
 c002bca:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 c002bcc:	687b      	ldr	r3, [r7, #4]
 c002bce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c002bd2:	b2db      	uxtb	r3, r3
 c002bd4:	2b60      	cmp	r3, #96	; 0x60
 c002bd6:	d10e      	bne.n	c002bf6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 c002bd8:	687b      	ldr	r3, [r7, #4]
 c002bda:	2220      	movs	r2, #32
 c002bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 c002be0:	687b      	ldr	r3, [r7, #4]
 c002be2:	2200      	movs	r2, #0
 c002be4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 c002be6:	687b      	ldr	r3, [r7, #4]
 c002be8:	2200      	movs	r2, #0
 c002bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 c002bee:	6878      	ldr	r0, [r7, #4]
 c002bf0:	f7ff fb9d 	bl	c00232e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 c002bf4:	e009      	b.n	c002c0a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 c002bf6:	687b      	ldr	r3, [r7, #4]
 c002bf8:	2200      	movs	r2, #0
 c002bfa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 c002bfc:	687b      	ldr	r3, [r7, #4]
 c002bfe:	2200      	movs	r2, #0
 c002c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 c002c04:	6878      	ldr	r0, [r7, #4]
 c002c06:	f7ff fb88 	bl	c00231a <HAL_I2C_ErrorCallback>
}
 c002c0a:	bf00      	nop
 c002c0c:	3708      	adds	r7, #8
 c002c0e:	46bd      	mov	sp, r7
 c002c10:	bd80      	pop	{r7, pc}

0c002c12 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 c002c12:	b480      	push	{r7}
 c002c14:	b083      	sub	sp, #12
 c002c16:	af00      	add	r7, sp, #0
 c002c18:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 c002c1a:	687b      	ldr	r3, [r7, #4]
 c002c1c:	681b      	ldr	r3, [r3, #0]
 c002c1e:	699b      	ldr	r3, [r3, #24]
 c002c20:	f003 0302 	and.w	r3, r3, #2
 c002c24:	2b02      	cmp	r3, #2
 c002c26:	d103      	bne.n	c002c30 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 c002c28:	687b      	ldr	r3, [r7, #4]
 c002c2a:	681b      	ldr	r3, [r3, #0]
 c002c2c:	2200      	movs	r2, #0
 c002c2e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 c002c30:	687b      	ldr	r3, [r7, #4]
 c002c32:	681b      	ldr	r3, [r3, #0]
 c002c34:	699b      	ldr	r3, [r3, #24]
 c002c36:	f003 0301 	and.w	r3, r3, #1
 c002c3a:	2b01      	cmp	r3, #1
 c002c3c:	d007      	beq.n	c002c4e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 c002c3e:	687b      	ldr	r3, [r7, #4]
 c002c40:	681b      	ldr	r3, [r3, #0]
 c002c42:	699a      	ldr	r2, [r3, #24]
 c002c44:	687b      	ldr	r3, [r7, #4]
 c002c46:	681b      	ldr	r3, [r3, #0]
 c002c48:	f042 0201 	orr.w	r2, r2, #1
 c002c4c:	619a      	str	r2, [r3, #24]
  }
}
 c002c4e:	bf00      	nop
 c002c50:	370c      	adds	r7, #12
 c002c52:	46bd      	mov	sp, r7
 c002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002c58:	4770      	bx	lr

0c002c5a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 c002c5a:	b580      	push	{r7, lr}
 c002c5c:	b084      	sub	sp, #16
 c002c5e:	af00      	add	r7, sp, #0
 c002c60:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 c002c62:	687b      	ldr	r3, [r7, #4]
 c002c64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c002c66:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 c002c68:	68fb      	ldr	r3, [r7, #12]
 c002c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002c6c:	2b00      	cmp	r3, #0
 c002c6e:	d003      	beq.n	c002c78 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 c002c70:	68fb      	ldr	r3, [r7, #12]
 c002c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002c74:	2200      	movs	r2, #0
 c002c76:	66da      	str	r2, [r3, #108]	; 0x6c
  }
  if (hi2c->hdmarx != NULL)
 c002c78:	68fb      	ldr	r3, [r7, #12]
 c002c7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002c7c:	2b00      	cmp	r3, #0
 c002c7e:	d003      	beq.n	c002c88 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 c002c80:	68fb      	ldr	r3, [r7, #12]
 c002c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002c84:	2200      	movs	r2, #0
 c002c86:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  I2C_TreatErrorCallback(hi2c);
 c002c88:	68f8      	ldr	r0, [r7, #12]
 c002c8a:	f7ff ff9b 	bl	c002bc4 <I2C_TreatErrorCallback>
}
 c002c8e:	bf00      	nop
 c002c90:	3710      	adds	r7, #16
 c002c92:	46bd      	mov	sp, r7
 c002c94:	bd80      	pop	{r7, pc}

0c002c96 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 c002c96:	b580      	push	{r7, lr}
 c002c98:	b084      	sub	sp, #16
 c002c9a:	af00      	add	r7, sp, #0
 c002c9c:	60f8      	str	r0, [r7, #12]
 c002c9e:	60b9      	str	r1, [r7, #8]
 c002ca0:	603b      	str	r3, [r7, #0]
 c002ca2:	4613      	mov	r3, r2
 c002ca4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 c002ca6:	e031      	b.n	c002d0c <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 c002ca8:	683b      	ldr	r3, [r7, #0]
 c002caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 c002cae:	d02d      	beq.n	c002d0c <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c002cb0:	f7fe fc22 	bl	c0014f8 <HAL_GetTick>
 c002cb4:	4602      	mov	r2, r0
 c002cb6:	69bb      	ldr	r3, [r7, #24]
 c002cb8:	1ad3      	subs	r3, r2, r3
 c002cba:	683a      	ldr	r2, [r7, #0]
 c002cbc:	429a      	cmp	r2, r3
 c002cbe:	d302      	bcc.n	c002cc6 <I2C_WaitOnFlagUntilTimeout+0x30>
 c002cc0:	683b      	ldr	r3, [r7, #0]
 c002cc2:	2b00      	cmp	r3, #0
 c002cc4:	d122      	bne.n	c002d0c <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 c002cc6:	68fb      	ldr	r3, [r7, #12]
 c002cc8:	681b      	ldr	r3, [r3, #0]
 c002cca:	699a      	ldr	r2, [r3, #24]
 c002ccc:	68bb      	ldr	r3, [r7, #8]
 c002cce:	4013      	ands	r3, r2
 c002cd0:	68ba      	ldr	r2, [r7, #8]
 c002cd2:	429a      	cmp	r2, r3
 c002cd4:	bf0c      	ite	eq
 c002cd6:	2301      	moveq	r3, #1
 c002cd8:	2300      	movne	r3, #0
 c002cda:	b2db      	uxtb	r3, r3
 c002cdc:	461a      	mov	r2, r3
 c002cde:	79fb      	ldrb	r3, [r7, #7]
 c002ce0:	429a      	cmp	r2, r3
 c002ce2:	d113      	bne.n	c002d0c <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 c002ce4:	68fb      	ldr	r3, [r7, #12]
 c002ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002ce8:	f043 0220 	orr.w	r2, r3, #32
 c002cec:	68fb      	ldr	r3, [r7, #12]
 c002cee:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 c002cf0:	68fb      	ldr	r3, [r7, #12]
 c002cf2:	2220      	movs	r2, #32
 c002cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 c002cf8:	68fb      	ldr	r3, [r7, #12]
 c002cfa:	2200      	movs	r2, #0
 c002cfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 c002d00:	68fb      	ldr	r3, [r7, #12]
 c002d02:	2200      	movs	r2, #0
 c002d04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 c002d08:	2301      	movs	r3, #1
 c002d0a:	e00f      	b.n	c002d2c <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 c002d0c:	68fb      	ldr	r3, [r7, #12]
 c002d0e:	681b      	ldr	r3, [r3, #0]
 c002d10:	699a      	ldr	r2, [r3, #24]
 c002d12:	68bb      	ldr	r3, [r7, #8]
 c002d14:	4013      	ands	r3, r2
 c002d16:	68ba      	ldr	r2, [r7, #8]
 c002d18:	429a      	cmp	r2, r3
 c002d1a:	bf0c      	ite	eq
 c002d1c:	2301      	moveq	r3, #1
 c002d1e:	2300      	movne	r3, #0
 c002d20:	b2db      	uxtb	r3, r3
 c002d22:	461a      	mov	r2, r3
 c002d24:	79fb      	ldrb	r3, [r7, #7]
 c002d26:	429a      	cmp	r2, r3
 c002d28:	d0be      	beq.n	c002ca8 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 c002d2a:	2300      	movs	r3, #0
}
 c002d2c:	4618      	mov	r0, r3
 c002d2e:	3710      	adds	r7, #16
 c002d30:	46bd      	mov	sp, r7
 c002d32:	bd80      	pop	{r7, pc}

0c002d34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 c002d34:	b580      	push	{r7, lr}
 c002d36:	b084      	sub	sp, #16
 c002d38:	af00      	add	r7, sp, #0
 c002d3a:	60f8      	str	r0, [r7, #12]
 c002d3c:	60b9      	str	r1, [r7, #8]
 c002d3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 c002d40:	e02f      	b.n	c002da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 c002d42:	687a      	ldr	r2, [r7, #4]
 c002d44:	68b9      	ldr	r1, [r7, #8]
 c002d46:	68f8      	ldr	r0, [r7, #12]
 c002d48:	f000 f8ba 	bl	c002ec0 <I2C_IsErrorOccurred>
 c002d4c:	4603      	mov	r3, r0
 c002d4e:	2b00      	cmp	r3, #0
 c002d50:	d001      	beq.n	c002d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 c002d52:	2301      	movs	r3, #1
 c002d54:	e02d      	b.n	c002db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c002d56:	f7fe fbcf 	bl	c0014f8 <HAL_GetTick>
 c002d5a:	4602      	mov	r2, r0
 c002d5c:	687b      	ldr	r3, [r7, #4]
 c002d5e:	1ad3      	subs	r3, r2, r3
 c002d60:	68ba      	ldr	r2, [r7, #8]
 c002d62:	429a      	cmp	r2, r3
 c002d64:	d302      	bcc.n	c002d6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 c002d66:	68bb      	ldr	r3, [r7, #8]
 c002d68:	2b00      	cmp	r3, #0
 c002d6a:	d11a      	bne.n	c002da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 c002d6c:	68fb      	ldr	r3, [r7, #12]
 c002d6e:	681b      	ldr	r3, [r3, #0]
 c002d70:	699b      	ldr	r3, [r3, #24]
 c002d72:	f003 0320 	and.w	r3, r3, #32
 c002d76:	2b20      	cmp	r3, #32
 c002d78:	d013      	beq.n	c002da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 c002d7a:	68fb      	ldr	r3, [r7, #12]
 c002d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002d7e:	f043 0220 	orr.w	r2, r3, #32
 c002d82:	68fb      	ldr	r3, [r7, #12]
 c002d84:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 c002d86:	68fb      	ldr	r3, [r7, #12]
 c002d88:	2220      	movs	r2, #32
 c002d8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 c002d8e:	68fb      	ldr	r3, [r7, #12]
 c002d90:	2200      	movs	r2, #0
 c002d92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 c002d96:	68fb      	ldr	r3, [r7, #12]
 c002d98:	2200      	movs	r2, #0
 c002d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 c002d9e:	2301      	movs	r3, #1
 c002da0:	e007      	b.n	c002db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 c002da2:	68fb      	ldr	r3, [r7, #12]
 c002da4:	681b      	ldr	r3, [r3, #0]
 c002da6:	699b      	ldr	r3, [r3, #24]
 c002da8:	f003 0320 	and.w	r3, r3, #32
 c002dac:	2b20      	cmp	r3, #32
 c002dae:	d1c8      	bne.n	c002d42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 c002db0:	2300      	movs	r3, #0
}
 c002db2:	4618      	mov	r0, r3
 c002db4:	3710      	adds	r7, #16
 c002db6:	46bd      	mov	sp, r7
 c002db8:	bd80      	pop	{r7, pc}
	...

0c002dbc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 c002dbc:	b580      	push	{r7, lr}
 c002dbe:	b084      	sub	sp, #16
 c002dc0:	af00      	add	r7, sp, #0
 c002dc2:	60f8      	str	r0, [r7, #12]
 c002dc4:	60b9      	str	r1, [r7, #8]
 c002dc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 c002dc8:	e06b      	b.n	c002ea2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 c002dca:	687a      	ldr	r2, [r7, #4]
 c002dcc:	68b9      	ldr	r1, [r7, #8]
 c002dce:	68f8      	ldr	r0, [r7, #12]
 c002dd0:	f000 f876 	bl	c002ec0 <I2C_IsErrorOccurred>
 c002dd4:	4603      	mov	r3, r0
 c002dd6:	2b00      	cmp	r3, #0
 c002dd8:	d001      	beq.n	c002dde <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 c002dda:	2301      	movs	r3, #1
 c002ddc:	e069      	b.n	c002eb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 c002dde:	68fb      	ldr	r3, [r7, #12]
 c002de0:	681b      	ldr	r3, [r3, #0]
 c002de2:	699b      	ldr	r3, [r3, #24]
 c002de4:	f003 0320 	and.w	r3, r3, #32
 c002de8:	2b20      	cmp	r3, #32
 c002dea:	d138      	bne.n	c002e5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 c002dec:	68fb      	ldr	r3, [r7, #12]
 c002dee:	681b      	ldr	r3, [r3, #0]
 c002df0:	699b      	ldr	r3, [r3, #24]
 c002df2:	f003 0304 	and.w	r3, r3, #4
 c002df6:	2b04      	cmp	r3, #4
 c002df8:	d105      	bne.n	c002e06 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 c002dfa:	68fb      	ldr	r3, [r7, #12]
 c002dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 c002dfe:	2b00      	cmp	r3, #0
 c002e00:	d001      	beq.n	c002e06 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 c002e02:	2300      	movs	r3, #0
 c002e04:	e055      	b.n	c002eb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 c002e06:	68fb      	ldr	r3, [r7, #12]
 c002e08:	681b      	ldr	r3, [r3, #0]
 c002e0a:	699b      	ldr	r3, [r3, #24]
 c002e0c:	f003 0310 	and.w	r3, r3, #16
 c002e10:	2b10      	cmp	r3, #16
 c002e12:	d107      	bne.n	c002e24 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 c002e14:	68fb      	ldr	r3, [r7, #12]
 c002e16:	681b      	ldr	r3, [r3, #0]
 c002e18:	2210      	movs	r2, #16
 c002e1a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 c002e1c:	68fb      	ldr	r3, [r7, #12]
 c002e1e:	2204      	movs	r2, #4
 c002e20:	645a      	str	r2, [r3, #68]	; 0x44
 c002e22:	e002      	b.n	c002e2a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 c002e24:	68fb      	ldr	r3, [r7, #12]
 c002e26:	2200      	movs	r2, #0
 c002e28:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 c002e2a:	68fb      	ldr	r3, [r7, #12]
 c002e2c:	681b      	ldr	r3, [r3, #0]
 c002e2e:	2220      	movs	r2, #32
 c002e30:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 c002e32:	68fb      	ldr	r3, [r7, #12]
 c002e34:	681b      	ldr	r3, [r3, #0]
 c002e36:	6859      	ldr	r1, [r3, #4]
 c002e38:	68fb      	ldr	r3, [r7, #12]
 c002e3a:	681a      	ldr	r2, [r3, #0]
 c002e3c:	4b1f      	ldr	r3, [pc, #124]	; (c002ebc <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 c002e3e:	400b      	ands	r3, r1
 c002e40:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 c002e42:	68fb      	ldr	r3, [r7, #12]
 c002e44:	2220      	movs	r2, #32
 c002e46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 c002e4a:	68fb      	ldr	r3, [r7, #12]
 c002e4c:	2200      	movs	r2, #0
 c002e4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 c002e52:	68fb      	ldr	r3, [r7, #12]
 c002e54:	2200      	movs	r2, #0
 c002e56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 c002e5a:	2301      	movs	r3, #1
 c002e5c:	e029      	b.n	c002eb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c002e5e:	f7fe fb4b 	bl	c0014f8 <HAL_GetTick>
 c002e62:	4602      	mov	r2, r0
 c002e64:	687b      	ldr	r3, [r7, #4]
 c002e66:	1ad3      	subs	r3, r2, r3
 c002e68:	68ba      	ldr	r2, [r7, #8]
 c002e6a:	429a      	cmp	r2, r3
 c002e6c:	d302      	bcc.n	c002e74 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 c002e6e:	68bb      	ldr	r3, [r7, #8]
 c002e70:	2b00      	cmp	r3, #0
 c002e72:	d116      	bne.n	c002ea2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 c002e74:	68fb      	ldr	r3, [r7, #12]
 c002e76:	681b      	ldr	r3, [r3, #0]
 c002e78:	699b      	ldr	r3, [r3, #24]
 c002e7a:	f003 0304 	and.w	r3, r3, #4
 c002e7e:	2b04      	cmp	r3, #4
 c002e80:	d00f      	beq.n	c002ea2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 c002e82:	68fb      	ldr	r3, [r7, #12]
 c002e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002e86:	f043 0220 	orr.w	r2, r3, #32
 c002e8a:	68fb      	ldr	r3, [r7, #12]
 c002e8c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 c002e8e:	68fb      	ldr	r3, [r7, #12]
 c002e90:	2220      	movs	r2, #32
 c002e92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 c002e96:	68fb      	ldr	r3, [r7, #12]
 c002e98:	2200      	movs	r2, #0
 c002e9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 c002e9e:	2301      	movs	r3, #1
 c002ea0:	e007      	b.n	c002eb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 c002ea2:	68fb      	ldr	r3, [r7, #12]
 c002ea4:	681b      	ldr	r3, [r3, #0]
 c002ea6:	699b      	ldr	r3, [r3, #24]
 c002ea8:	f003 0304 	and.w	r3, r3, #4
 c002eac:	2b04      	cmp	r3, #4
 c002eae:	d18c      	bne.n	c002dca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 c002eb0:	2300      	movs	r3, #0
}
 c002eb2:	4618      	mov	r0, r3
 c002eb4:	3710      	adds	r7, #16
 c002eb6:	46bd      	mov	sp, r7
 c002eb8:	bd80      	pop	{r7, pc}
 c002eba:	bf00      	nop
 c002ebc:	fe00e800 	.word	0xfe00e800

0c002ec0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 c002ec0:	b580      	push	{r7, lr}
 c002ec2:	b08a      	sub	sp, #40	; 0x28
 c002ec4:	af00      	add	r7, sp, #0
 c002ec6:	60f8      	str	r0, [r7, #12]
 c002ec8:	60b9      	str	r1, [r7, #8]
 c002eca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 c002ecc:	2300      	movs	r3, #0
 c002ece:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 c002ed2:	68fb      	ldr	r3, [r7, #12]
 c002ed4:	681b      	ldr	r3, [r3, #0]
 c002ed6:	699b      	ldr	r3, [r3, #24]
 c002ed8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 c002eda:	2300      	movs	r3, #0
 c002edc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 c002ede:	687b      	ldr	r3, [r7, #4]
 c002ee0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 c002ee2:	69bb      	ldr	r3, [r7, #24]
 c002ee4:	f003 0310 	and.w	r3, r3, #16
 c002ee8:	2b00      	cmp	r3, #0
 c002eea:	d068      	beq.n	c002fbe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 c002eec:	68fb      	ldr	r3, [r7, #12]
 c002eee:	681b      	ldr	r3, [r3, #0]
 c002ef0:	2210      	movs	r2, #16
 c002ef2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 c002ef4:	e049      	b.n	c002f8a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 c002ef6:	68bb      	ldr	r3, [r7, #8]
 c002ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 c002efc:	d045      	beq.n	c002f8a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 c002efe:	f7fe fafb 	bl	c0014f8 <HAL_GetTick>
 c002f02:	4602      	mov	r2, r0
 c002f04:	69fb      	ldr	r3, [r7, #28]
 c002f06:	1ad3      	subs	r3, r2, r3
 c002f08:	68ba      	ldr	r2, [r7, #8]
 c002f0a:	429a      	cmp	r2, r3
 c002f0c:	d302      	bcc.n	c002f14 <I2C_IsErrorOccurred+0x54>
 c002f0e:	68bb      	ldr	r3, [r7, #8]
 c002f10:	2b00      	cmp	r3, #0
 c002f12:	d13a      	bne.n	c002f8a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 c002f14:	68fb      	ldr	r3, [r7, #12]
 c002f16:	681b      	ldr	r3, [r3, #0]
 c002f18:	685b      	ldr	r3, [r3, #4]
 c002f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c002f1e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 c002f20:	68fb      	ldr	r3, [r7, #12]
 c002f22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 c002f26:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 c002f28:	68fb      	ldr	r3, [r7, #12]
 c002f2a:	681b      	ldr	r3, [r3, #0]
 c002f2c:	699b      	ldr	r3, [r3, #24]
 c002f2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c002f32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c002f36:	d121      	bne.n	c002f7c <I2C_IsErrorOccurred+0xbc>
 c002f38:	697b      	ldr	r3, [r7, #20]
 c002f3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c002f3e:	d01d      	beq.n	c002f7c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 c002f40:	7cfb      	ldrb	r3, [r7, #19]
 c002f42:	2b20      	cmp	r3, #32
 c002f44:	d01a      	beq.n	c002f7c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 c002f46:	68fb      	ldr	r3, [r7, #12]
 c002f48:	681b      	ldr	r3, [r3, #0]
 c002f4a:	685a      	ldr	r2, [r3, #4]
 c002f4c:	68fb      	ldr	r3, [r7, #12]
 c002f4e:	681b      	ldr	r3, [r3, #0]
 c002f50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 c002f54:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 c002f56:	f7fe facf 	bl	c0014f8 <HAL_GetTick>
 c002f5a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 c002f5c:	e00e      	b.n	c002f7c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 c002f5e:	f7fe facb 	bl	c0014f8 <HAL_GetTick>
 c002f62:	4602      	mov	r2, r0
 c002f64:	69fb      	ldr	r3, [r7, #28]
 c002f66:	1ad3      	subs	r3, r2, r3
 c002f68:	2b19      	cmp	r3, #25
 c002f6a:	d907      	bls.n	c002f7c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 c002f6c:	6a3b      	ldr	r3, [r7, #32]
 c002f6e:	f043 0320 	orr.w	r3, r3, #32
 c002f72:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 c002f74:	2301      	movs	r3, #1
 c002f76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 c002f7a:	e006      	b.n	c002f8a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 c002f7c:	68fb      	ldr	r3, [r7, #12]
 c002f7e:	681b      	ldr	r3, [r3, #0]
 c002f80:	699b      	ldr	r3, [r3, #24]
 c002f82:	f003 0320 	and.w	r3, r3, #32
 c002f86:	2b20      	cmp	r3, #32
 c002f88:	d1e9      	bne.n	c002f5e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 c002f8a:	68fb      	ldr	r3, [r7, #12]
 c002f8c:	681b      	ldr	r3, [r3, #0]
 c002f8e:	699b      	ldr	r3, [r3, #24]
 c002f90:	f003 0320 	and.w	r3, r3, #32
 c002f94:	2b20      	cmp	r3, #32
 c002f96:	d003      	beq.n	c002fa0 <I2C_IsErrorOccurred+0xe0>
 c002f98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 c002f9c:	2b00      	cmp	r3, #0
 c002f9e:	d0aa      	beq.n	c002ef6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 c002fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 c002fa4:	2b00      	cmp	r3, #0
 c002fa6:	d103      	bne.n	c002fb0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 c002fa8:	68fb      	ldr	r3, [r7, #12]
 c002faa:	681b      	ldr	r3, [r3, #0]
 c002fac:	2220      	movs	r2, #32
 c002fae:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 c002fb0:	6a3b      	ldr	r3, [r7, #32]
 c002fb2:	f043 0304 	orr.w	r3, r3, #4
 c002fb6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 c002fb8:	2301      	movs	r3, #1
 c002fba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 c002fbe:	68fb      	ldr	r3, [r7, #12]
 c002fc0:	681b      	ldr	r3, [r3, #0]
 c002fc2:	699b      	ldr	r3, [r3, #24]
 c002fc4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 c002fc6:	69bb      	ldr	r3, [r7, #24]
 c002fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c002fcc:	2b00      	cmp	r3, #0
 c002fce:	d00b      	beq.n	c002fe8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 c002fd0:	6a3b      	ldr	r3, [r7, #32]
 c002fd2:	f043 0301 	orr.w	r3, r3, #1
 c002fd6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 c002fd8:	68fb      	ldr	r3, [r7, #12]
 c002fda:	681b      	ldr	r3, [r3, #0]
 c002fdc:	f44f 7280 	mov.w	r2, #256	; 0x100
 c002fe0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 c002fe2:	2301      	movs	r3, #1
 c002fe4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 c002fe8:	69bb      	ldr	r3, [r7, #24]
 c002fea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c002fee:	2b00      	cmp	r3, #0
 c002ff0:	d00b      	beq.n	c00300a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 c002ff2:	6a3b      	ldr	r3, [r7, #32]
 c002ff4:	f043 0308 	orr.w	r3, r3, #8
 c002ff8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 c002ffa:	68fb      	ldr	r3, [r7, #12]
 c002ffc:	681b      	ldr	r3, [r3, #0]
 c002ffe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 c003002:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 c003004:	2301      	movs	r3, #1
 c003006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 c00300a:	69bb      	ldr	r3, [r7, #24]
 c00300c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c003010:	2b00      	cmp	r3, #0
 c003012:	d00b      	beq.n	c00302c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 c003014:	6a3b      	ldr	r3, [r7, #32]
 c003016:	f043 0302 	orr.w	r3, r3, #2
 c00301a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 c00301c:	68fb      	ldr	r3, [r7, #12]
 c00301e:	681b      	ldr	r3, [r3, #0]
 c003020:	f44f 7200 	mov.w	r2, #512	; 0x200
 c003024:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 c003026:	2301      	movs	r3, #1
 c003028:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 c00302c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 c003030:	2b00      	cmp	r3, #0
 c003032:	d01c      	beq.n	c00306e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 c003034:	68f8      	ldr	r0, [r7, #12]
 c003036:	f7ff fdec 	bl	c002c12 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 c00303a:	68fb      	ldr	r3, [r7, #12]
 c00303c:	681b      	ldr	r3, [r3, #0]
 c00303e:	6859      	ldr	r1, [r3, #4]
 c003040:	68fb      	ldr	r3, [r7, #12]
 c003042:	681a      	ldr	r2, [r3, #0]
 c003044:	4b0d      	ldr	r3, [pc, #52]	; (c00307c <I2C_IsErrorOccurred+0x1bc>)
 c003046:	400b      	ands	r3, r1
 c003048:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 c00304a:	68fb      	ldr	r3, [r7, #12]
 c00304c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 c00304e:	6a3b      	ldr	r3, [r7, #32]
 c003050:	431a      	orrs	r2, r3
 c003052:	68fb      	ldr	r3, [r7, #12]
 c003054:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 c003056:	68fb      	ldr	r3, [r7, #12]
 c003058:	2220      	movs	r2, #32
 c00305a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 c00305e:	68fb      	ldr	r3, [r7, #12]
 c003060:	2200      	movs	r2, #0
 c003062:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 c003066:	68fb      	ldr	r3, [r7, #12]
 c003068:	2200      	movs	r2, #0
 c00306a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 c00306e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 c003072:	4618      	mov	r0, r3
 c003074:	3728      	adds	r7, #40	; 0x28
 c003076:	46bd      	mov	sp, r7
 c003078:	bd80      	pop	{r7, pc}
 c00307a:	bf00      	nop
 c00307c:	fe00e800 	.word	0xfe00e800

0c003080 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 c003080:	b480      	push	{r7}
 c003082:	b087      	sub	sp, #28
 c003084:	af00      	add	r7, sp, #0
 c003086:	60f8      	str	r0, [r7, #12]
 c003088:	607b      	str	r3, [r7, #4]
 c00308a:	460b      	mov	r3, r1
 c00308c:	817b      	strh	r3, [r7, #10]
 c00308e:	4613      	mov	r3, r2
 c003090:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 c003092:	897b      	ldrh	r3, [r7, #10]
 c003094:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 c003098:	7a7b      	ldrb	r3, [r7, #9]
 c00309a:	041b      	lsls	r3, r3, #16
 c00309c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 c0030a0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 c0030a2:	687b      	ldr	r3, [r7, #4]
 c0030a4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 c0030a6:	6a3b      	ldr	r3, [r7, #32]
 c0030a8:	4313      	orrs	r3, r2
 c0030aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 c0030ae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 c0030b0:	68fb      	ldr	r3, [r7, #12]
 c0030b2:	681b      	ldr	r3, [r3, #0]
 c0030b4:	685a      	ldr	r2, [r3, #4]
 c0030b6:	6a3b      	ldr	r3, [r7, #32]
 c0030b8:	0d5b      	lsrs	r3, r3, #21
 c0030ba:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 c0030be:	4b08      	ldr	r3, [pc, #32]	; (c0030e0 <I2C_TransferConfig+0x60>)
 c0030c0:	430b      	orrs	r3, r1
 c0030c2:	43db      	mvns	r3, r3
 c0030c4:	ea02 0103 	and.w	r1, r2, r3
 c0030c8:	68fb      	ldr	r3, [r7, #12]
 c0030ca:	681b      	ldr	r3, [r3, #0]
 c0030cc:	697a      	ldr	r2, [r7, #20]
 c0030ce:	430a      	orrs	r2, r1
 c0030d0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 c0030d2:	bf00      	nop
 c0030d4:	371c      	adds	r7, #28
 c0030d6:	46bd      	mov	sp, r7
 c0030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0030dc:	4770      	bx	lr
 c0030de:	bf00      	nop
 c0030e0:	03ff63ff 	.word	0x03ff63ff

0c0030e4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 c0030e4:	b480      	push	{r7}
 c0030e6:	b085      	sub	sp, #20
 c0030e8:	af00      	add	r7, sp, #0
 c0030ea:	6078      	str	r0, [r7, #4]
 c0030ec:	460b      	mov	r3, r1
 c0030ee:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 c0030f0:	2300      	movs	r3, #0
 c0030f2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 c0030f4:	887b      	ldrh	r3, [r7, #2]
 c0030f6:	f003 0301 	and.w	r3, r3, #1
 c0030fa:	2b00      	cmp	r3, #0
 c0030fc:	d00f      	beq.n	c00311e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 c0030fe:	68fb      	ldr	r3, [r7, #12]
 c003100:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 c003104:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 c003106:	687b      	ldr	r3, [r7, #4]
 c003108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c00310c:	b2db      	uxtb	r3, r3
 c00310e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 c003112:	2b28      	cmp	r3, #40	; 0x28
 c003114:	d003      	beq.n	c00311e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 c003116:	68fb      	ldr	r3, [r7, #12]
 c003118:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 c00311c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 c00311e:	887b      	ldrh	r3, [r7, #2]
 c003120:	f003 0302 	and.w	r3, r3, #2
 c003124:	2b00      	cmp	r3, #0
 c003126:	d00f      	beq.n	c003148 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 c003128:	68fb      	ldr	r3, [r7, #12]
 c00312a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 c00312e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 c003130:	687b      	ldr	r3, [r7, #4]
 c003132:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c003136:	b2db      	uxtb	r3, r3
 c003138:	f003 0328 	and.w	r3, r3, #40	; 0x28
 c00313c:	2b28      	cmp	r3, #40	; 0x28
 c00313e:	d003      	beq.n	c003148 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 c003140:	68fb      	ldr	r3, [r7, #12]
 c003142:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 c003146:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 c003148:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 c00314c:	2b00      	cmp	r3, #0
 c00314e:	da03      	bge.n	c003158 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 c003150:	68fb      	ldr	r3, [r7, #12]
 c003152:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 c003156:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 c003158:	887b      	ldrh	r3, [r7, #2]
 c00315a:	2b10      	cmp	r3, #16
 c00315c:	d103      	bne.n	c003166 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 c00315e:	68fb      	ldr	r3, [r7, #12]
 c003160:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 c003164:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 c003166:	887b      	ldrh	r3, [r7, #2]
 c003168:	2b20      	cmp	r3, #32
 c00316a:	d103      	bne.n	c003174 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 c00316c:	68fb      	ldr	r3, [r7, #12]
 c00316e:	f043 0320 	orr.w	r3, r3, #32
 c003172:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 c003174:	887b      	ldrh	r3, [r7, #2]
 c003176:	2b40      	cmp	r3, #64	; 0x40
 c003178:	d103      	bne.n	c003182 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 c00317a:	68fb      	ldr	r3, [r7, #12]
 c00317c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c003180:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 c003182:	687b      	ldr	r3, [r7, #4]
 c003184:	681b      	ldr	r3, [r3, #0]
 c003186:	6819      	ldr	r1, [r3, #0]
 c003188:	68fb      	ldr	r3, [r7, #12]
 c00318a:	43da      	mvns	r2, r3
 c00318c:	687b      	ldr	r3, [r7, #4]
 c00318e:	681b      	ldr	r3, [r3, #0]
 c003190:	400a      	ands	r2, r1
 c003192:	601a      	str	r2, [r3, #0]
}
 c003194:	bf00      	nop
 c003196:	3714      	adds	r7, #20
 c003198:	46bd      	mov	sp, r7
 c00319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00319e:	4770      	bx	lr

0c0031a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 c0031a0:	b480      	push	{r7}
 c0031a2:	b083      	sub	sp, #12
 c0031a4:	af00      	add	r7, sp, #0
 c0031a6:	6078      	str	r0, [r7, #4]
 c0031a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 c0031aa:	687b      	ldr	r3, [r7, #4]
 c0031ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c0031b0:	b2db      	uxtb	r3, r3
 c0031b2:	2b20      	cmp	r3, #32
 c0031b4:	d138      	bne.n	c003228 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 c0031b6:	687b      	ldr	r3, [r7, #4]
 c0031b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 c0031bc:	2b01      	cmp	r3, #1
 c0031be:	d101      	bne.n	c0031c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 c0031c0:	2302      	movs	r3, #2
 c0031c2:	e032      	b.n	c00322a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 c0031c4:	687b      	ldr	r3, [r7, #4]
 c0031c6:	2201      	movs	r2, #1
 c0031c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 c0031cc:	687b      	ldr	r3, [r7, #4]
 c0031ce:	2224      	movs	r2, #36	; 0x24
 c0031d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 c0031d4:	687b      	ldr	r3, [r7, #4]
 c0031d6:	681b      	ldr	r3, [r3, #0]
 c0031d8:	681a      	ldr	r2, [r3, #0]
 c0031da:	687b      	ldr	r3, [r7, #4]
 c0031dc:	681b      	ldr	r3, [r3, #0]
 c0031de:	f022 0201 	bic.w	r2, r2, #1
 c0031e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 c0031e4:	687b      	ldr	r3, [r7, #4]
 c0031e6:	681b      	ldr	r3, [r3, #0]
 c0031e8:	681a      	ldr	r2, [r3, #0]
 c0031ea:	687b      	ldr	r3, [r7, #4]
 c0031ec:	681b      	ldr	r3, [r3, #0]
 c0031ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 c0031f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 c0031f4:	687b      	ldr	r3, [r7, #4]
 c0031f6:	681b      	ldr	r3, [r3, #0]
 c0031f8:	6819      	ldr	r1, [r3, #0]
 c0031fa:	687b      	ldr	r3, [r7, #4]
 c0031fc:	681b      	ldr	r3, [r3, #0]
 c0031fe:	683a      	ldr	r2, [r7, #0]
 c003200:	430a      	orrs	r2, r1
 c003202:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 c003204:	687b      	ldr	r3, [r7, #4]
 c003206:	681b      	ldr	r3, [r3, #0]
 c003208:	681a      	ldr	r2, [r3, #0]
 c00320a:	687b      	ldr	r3, [r7, #4]
 c00320c:	681b      	ldr	r3, [r3, #0]
 c00320e:	f042 0201 	orr.w	r2, r2, #1
 c003212:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 c003214:	687b      	ldr	r3, [r7, #4]
 c003216:	2220      	movs	r2, #32
 c003218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 c00321c:	687b      	ldr	r3, [r7, #4]
 c00321e:	2200      	movs	r2, #0
 c003220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 c003224:	2300      	movs	r3, #0
 c003226:	e000      	b.n	c00322a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 c003228:	2302      	movs	r3, #2
  }
}
 c00322a:	4618      	mov	r0, r3
 c00322c:	370c      	adds	r7, #12
 c00322e:	46bd      	mov	sp, r7
 c003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003234:	4770      	bx	lr

0c003236 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 c003236:	b480      	push	{r7}
 c003238:	b085      	sub	sp, #20
 c00323a:	af00      	add	r7, sp, #0
 c00323c:	6078      	str	r0, [r7, #4]
 c00323e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 c003240:	687b      	ldr	r3, [r7, #4]
 c003242:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 c003246:	b2db      	uxtb	r3, r3
 c003248:	2b20      	cmp	r3, #32
 c00324a:	d139      	bne.n	c0032c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 c00324c:	687b      	ldr	r3, [r7, #4]
 c00324e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 c003252:	2b01      	cmp	r3, #1
 c003254:	d101      	bne.n	c00325a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 c003256:	2302      	movs	r3, #2
 c003258:	e033      	b.n	c0032c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 c00325a:	687b      	ldr	r3, [r7, #4]
 c00325c:	2201      	movs	r2, #1
 c00325e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 c003262:	687b      	ldr	r3, [r7, #4]
 c003264:	2224      	movs	r2, #36	; 0x24
 c003266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 c00326a:	687b      	ldr	r3, [r7, #4]
 c00326c:	681b      	ldr	r3, [r3, #0]
 c00326e:	681a      	ldr	r2, [r3, #0]
 c003270:	687b      	ldr	r3, [r7, #4]
 c003272:	681b      	ldr	r3, [r3, #0]
 c003274:	f022 0201 	bic.w	r2, r2, #1
 c003278:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 c00327a:	687b      	ldr	r3, [r7, #4]
 c00327c:	681b      	ldr	r3, [r3, #0]
 c00327e:	681b      	ldr	r3, [r3, #0]
 c003280:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 c003282:	68fb      	ldr	r3, [r7, #12]
 c003284:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 c003288:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 c00328a:	683b      	ldr	r3, [r7, #0]
 c00328c:	021b      	lsls	r3, r3, #8
 c00328e:	68fa      	ldr	r2, [r7, #12]
 c003290:	4313      	orrs	r3, r2
 c003292:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 c003294:	687b      	ldr	r3, [r7, #4]
 c003296:	681b      	ldr	r3, [r3, #0]
 c003298:	68fa      	ldr	r2, [r7, #12]
 c00329a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 c00329c:	687b      	ldr	r3, [r7, #4]
 c00329e:	681b      	ldr	r3, [r3, #0]
 c0032a0:	681a      	ldr	r2, [r3, #0]
 c0032a2:	687b      	ldr	r3, [r7, #4]
 c0032a4:	681b      	ldr	r3, [r3, #0]
 c0032a6:	f042 0201 	orr.w	r2, r2, #1
 c0032aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 c0032ac:	687b      	ldr	r3, [r7, #4]
 c0032ae:	2220      	movs	r2, #32
 c0032b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 c0032b4:	687b      	ldr	r3, [r7, #4]
 c0032b6:	2200      	movs	r2, #0
 c0032b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 c0032bc:	2300      	movs	r3, #0
 c0032be:	e000      	b.n	c0032c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 c0032c0:	2302      	movs	r3, #2
  }
}
 c0032c2:	4618      	mov	r0, r3
 c0032c4:	3714      	adds	r7, #20
 c0032c6:	46bd      	mov	sp, r7
 c0032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0032cc:	4770      	bx	lr
	...

0c0032d0 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL Status.
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 c0032d0:	b580      	push	{r7, lr}
 c0032d2:	b082      	sub	sp, #8
 c0032d4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Increasing the CPU frequency */
  if (FLASH_LATENCY_DEFAULT  > __HAL_FLASH_GET_LATENCY())
 c0032d6:	4b85      	ldr	r3, [pc, #532]	; (c0034ec <HAL_RCC_DeInit+0x21c>)
 c0032d8:	681b      	ldr	r3, [r3, #0]
 c0032da:	f003 030f 	and.w	r3, r3, #15
 c0032de:	2b02      	cmp	r3, #2
 c0032e0:	d80f      	bhi.n	c003302 <HAL_RCC_DeInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 c0032e2:	4b82      	ldr	r3, [pc, #520]	; (c0034ec <HAL_RCC_DeInit+0x21c>)
 c0032e4:	681b      	ldr	r3, [r3, #0]
 c0032e6:	f023 030f 	bic.w	r3, r3, #15
 c0032ea:	4a80      	ldr	r2, [pc, #512]	; (c0034ec <HAL_RCC_DeInit+0x21c>)
 c0032ec:	f043 0303 	orr.w	r3, r3, #3
 c0032f0:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 c0032f2:	4b7e      	ldr	r3, [pc, #504]	; (c0034ec <HAL_RCC_DeInit+0x21c>)
 c0032f4:	681b      	ldr	r3, [r3, #0]
 c0032f6:	f003 030f 	and.w	r3, r3, #15
 c0032fa:	2b03      	cmp	r3, #3
 c0032fc:	d001      	beq.n	c003302 <HAL_RCC_DeInit+0x32>
    {
      return HAL_ERROR;
 c0032fe:	2301      	movs	r3, #1
 c003300:	e0f0      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
    }

  }

  /* Get start tick*/
  tickstart = HAL_GetTick();
 c003302:	f7fe f8f9 	bl	c0014f8 <HAL_GetTick>
 c003306:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 c003308:	4b79      	ldr	r3, [pc, #484]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00330a:	681b      	ldr	r3, [r3, #0]
 c00330c:	4a78      	ldr	r2, [pc, #480]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00330e:	f043 0301 	orr.w	r3, r3, #1
 c003312:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c003314:	e008      	b.n	c003328 <HAL_RCC_DeInit+0x58>
  {
    if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 c003316:	f7fe f8ef 	bl	c0014f8 <HAL_GetTick>
 c00331a:	4602      	mov	r2, r0
 c00331c:	687b      	ldr	r3, [r7, #4]
 c00331e:	1ad3      	subs	r3, r2, r3
 c003320:	2b02      	cmp	r3, #2
 c003322:	d901      	bls.n	c003328 <HAL_RCC_DeInit+0x58>
    {
      return HAL_TIMEOUT;
 c003324:	2303      	movs	r3, #3
 c003326:	e0dd      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c003328:	4b71      	ldr	r3, [pc, #452]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00332a:	681b      	ldr	r3, [r3, #0]
 c00332c:	f003 0302 	and.w	r3, r3, #2
 c003330:	2b00      	cmp	r3, #0
 c003332:	d0f0      	beq.n	c003316 <HAL_RCC_DeInit+0x46>
    }
  }

  /* Set HSIDIV Default value */
  CLEAR_BIT(RCC->CR, RCC_CR_HSIDIV);
 c003334:	4b6e      	ldr	r3, [pc, #440]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003336:	681b      	ldr	r3, [r3, #0]
 c003338:	4a6d      	ldr	r2, [pc, #436]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00333a:	f023 0318 	bic.w	r3, r3, #24
 c00333e:	6013      	str	r3, [r2, #0]

  /* Set HSITRIM default value */
  WRITE_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM_6);
 c003340:	4b6b      	ldr	r3, [pc, #428]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003342:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 c003346:	611a      	str	r2, [r3, #16]


  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 c003348:	4b6a      	ldr	r3, [pc, #424]	; (c0034f4 <HAL_RCC_DeInit+0x224>)
 c00334a:	681b      	ldr	r3, [r3, #0]
 c00334c:	4618      	mov	r0, r3
 c00334e:	f7fe f889 	bl	c001464 <HAL_InitTick>
 c003352:	4603      	mov	r3, r0
 c003354:	2b00      	cmp	r3, #0
 c003356:	d001      	beq.n	c00335c <HAL_RCC_DeInit+0x8c>
  {
    return HAL_ERROR;
 c003358:	2301      	movs	r3, #1
 c00335a:	e0c3      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
  }

  /* Get start tick*/
  tickstart = HAL_GetTick();
 c00335c:	f7fe f8cc 	bl	c0014f8 <HAL_GetTick>
 c003360:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (HSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
 c003362:	4b63      	ldr	r3, [pc, #396]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003364:	2200      	movs	r2, #0
 c003366:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
 c003368:	4b61      	ldr	r3, [pc, #388]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00336a:	2200      	movs	r2, #0
 c00336c:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 c00336e:	e00a      	b.n	c003386 <HAL_RCC_DeInit+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 c003370:	f7fe f8c2 	bl	c0014f8 <HAL_GetTick>
 c003374:	4602      	mov	r2, r0
 c003376:	687b      	ldr	r3, [r7, #4]
 c003378:	1ad3      	subs	r3, r2, r3
 c00337a:	f241 3288 	movw	r2, #5000	; 0x1388
 c00337e:	4293      	cmp	r3, r2
 c003380:	d901      	bls.n	c003386 <HAL_RCC_DeInit+0xb6>
    {
      return HAL_TIMEOUT;
 c003382:	2303      	movs	r3, #3
 c003384:	e0ae      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 c003386:	4b5a      	ldr	r3, [pc, #360]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003388:	69db      	ldr	r3, [r3, #28]
 c00338a:	f003 0318 	and.w	r3, r3, #24
 c00338e:	2b00      	cmp	r3, #0
 c003390:	d1ee      	bne.n	c003370 <HAL_RCC_DeInit+0xa0>
    }
  }

  /* Reset HSECSSON, HSEON, HSIKERON, CSION, CSIKERON and HSI48ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_CSION | RCC_CR_CSIKERON | RCC_CR_HSECSSON | RCC_CR_HSIKERON | RCC_CR_HSI48ON | \
 c003392:	4b57      	ldr	r3, [pc, #348]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003394:	681a      	ldr	r2, [r3, #0]
 c003396:	4956      	ldr	r1, [pc, #344]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003398:	4b57      	ldr	r3, [pc, #348]	; (c0034f8 <HAL_RCC_DeInit+0x228>)
 c00339a:	4013      	ands	r3, r2
 c00339c:	600b      	str	r3, [r1, #0]
            RCC_CR_HSEON);

  /* Reset HSEEXT bit*/
  CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT);
 c00339e:	4b54      	ldr	r3, [pc, #336]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c0033a0:	681b      	ldr	r3, [r3, #0]
 c0033a2:	4a53      	ldr	r2, [pc, #332]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c0033a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 c0033a8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 c0033aa:	f7fe f8a5 	bl	c0014f8 <HAL_GetTick>
 c0033ae:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 c0033b0:	4b4f      	ldr	r3, [pc, #316]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c0033b2:	681b      	ldr	r3, [r3, #0]
 c0033b4:	4a4e      	ldr	r2, [pc, #312]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c0033b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c0033ba:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 c0033bc:	e008      	b.n	c0033d0 <HAL_RCC_DeInit+0x100>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 c0033be:	f7fe f89b 	bl	c0014f8 <HAL_GetTick>
 c0033c2:	4602      	mov	r2, r0
 c0033c4:	687b      	ldr	r3, [r7, #4]
 c0033c6:	1ad3      	subs	r3, r2, r3
 c0033c8:	2b02      	cmp	r3, #2
 c0033ca:	d901      	bls.n	c0033d0 <HAL_RCC_DeInit+0x100>
    {
      return HAL_TIMEOUT;
 c0033cc:	2303      	movs	r3, #3
 c0033ce:	e089      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 c0033d0:	4b47      	ldr	r3, [pc, #284]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c0033d2:	681b      	ldr	r3, [r3, #0]
 c0033d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0033d8:	2b00      	cmp	r3, #0
 c0033da:	d1f0      	bne.n	c0033be <HAL_RCC_DeInit+0xee>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 c0033dc:	f7fe f88c 	bl	c0014f8 <HAL_GetTick>
 c0033e0:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 c0033e2:	4b43      	ldr	r3, [pc, #268]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c0033e4:	681b      	ldr	r3, [r3, #0]
 c0033e6:	4a42      	ldr	r2, [pc, #264]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c0033e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 c0033ec:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 c0033ee:	e008      	b.n	c003402 <HAL_RCC_DeInit+0x132>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 c0033f0:	f7fe f882 	bl	c0014f8 <HAL_GetTick>
 c0033f4:	4602      	mov	r2, r0
 c0033f6:	687b      	ldr	r3, [r7, #4]
 c0033f8:	1ad3      	subs	r3, r2, r3
 c0033fa:	2b02      	cmp	r3, #2
 c0033fc:	d901      	bls.n	c003402 <HAL_RCC_DeInit+0x132>
    {
      return HAL_TIMEOUT;
 c0033fe:	2303      	movs	r3, #3
 c003400:	e070      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 c003402:	4b3b      	ldr	r3, [pc, #236]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003404:	681b      	ldr	r3, [r3, #0]
 c003406:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c00340a:	2b00      	cmp	r3, #0
 c00340c:	d1f0      	bne.n	c0033f0 <HAL_RCC_DeInit+0x120>
  }

#if defined(RCC_CR_PLL3ON)

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 c00340e:	f7fe f873 	bl	c0014f8 <HAL_GetTick>
 c003412:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 c003414:	4b36      	ldr	r3, [pc, #216]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003416:	681b      	ldr	r3, [r3, #0]
 c003418:	4a35      	ldr	r2, [pc, #212]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00341a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c00341e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 c003420:	e008      	b.n	c003434 <HAL_RCC_DeInit+0x164>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 c003422:	f7fe f869 	bl	c0014f8 <HAL_GetTick>
 c003426:	4602      	mov	r2, r0
 c003428:	687b      	ldr	r3, [r7, #4]
 c00342a:	1ad3      	subs	r3, r2, r3
 c00342c:	2b02      	cmp	r3, #2
 c00342e:	d901      	bls.n	c003434 <HAL_RCC_DeInit+0x164>
    {
      return HAL_TIMEOUT;
 c003430:	2303      	movs	r3, #3
 c003432:	e057      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 c003434:	4b2e      	ldr	r3, [pc, #184]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003436:	681b      	ldr	r3, [r3, #0]
 c003438:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c00343c:	2b00      	cmp	r3, #0
 c00343e:	d1f0      	bne.n	c003422 <HAL_RCC_DeInit+0x152>
    }
  }
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
 c003440:	4b2b      	ldr	r3, [pc, #172]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003442:	2200      	movs	r2, #0
 c003444:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, 0x01010280U);
 c003446:	4b2a      	ldr	r3, [pc, #168]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003448:	4a2c      	ldr	r2, [pc, #176]	; (c0034fc <HAL_RCC_DeInit+0x22c>)
 c00344a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 c00344c:	4b28      	ldr	r3, [pc, #160]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00344e:	2200      	movs	r2, #0
 c003450:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
 c003452:	4b27      	ldr	r3, [pc, #156]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003454:	2200      	movs	r2, #0
 c003456:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, 0x01010280U);
 c003458:	4b25      	ldr	r3, [pc, #148]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00345a:	4a28      	ldr	r2, [pc, #160]	; (c0034fc <HAL_RCC_DeInit+0x22c>)
 c00345c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 c00345e:	4b24      	ldr	r3, [pc, #144]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003460:	2200      	movs	r2, #0
 c003462:	641a      	str	r2, [r3, #64]	; 0x40

#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
 c003464:	4b22      	ldr	r3, [pc, #136]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003466:	2200      	movs	r2, #0
 c003468:	631a      	str	r2, [r3, #48]	; 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, 0x01010280U);
 c00346a:	4b21      	ldr	r3, [pc, #132]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00346c:	4a23      	ldr	r2, [pc, #140]	; (c0034fc <HAL_RCC_DeInit+0x22c>)
 c00346e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 c003470:	4b1f      	ldr	r3, [pc, #124]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003472:	2200      	movs	r2, #0
 c003474:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 c003476:	4b1e      	ldr	r3, [pc, #120]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003478:	681b      	ldr	r3, [r3, #0]
 c00347a:	4a1d      	ldr	r2, [pc, #116]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00347c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c003480:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 c003482:	4b1b      	ldr	r3, [pc, #108]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003484:	2200      	movs	r2, #0
 c003486:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 c003488:	4b19      	ldr	r3, [pc, #100]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c00348a:	f04f 32ff 	mov.w	r2, #4294967295
 c00348e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Reset all RSR flags */
  SET_BIT(RCC->RSR, RCC_RSR_RMVF);
 c003490:	4b17      	ldr	r3, [pc, #92]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003492:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 c003496:	4a16      	ldr	r2, [pc, #88]	; (c0034f0 <HAL_RCC_DeInit+0x220>)
 c003498:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 c00349c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 c0034a0:	4b17      	ldr	r3, [pc, #92]	; (c003500 <HAL_RCC_DeInit+0x230>)
 c0034a2:	4a18      	ldr	r2, [pc, #96]	; (c003504 <HAL_RCC_DeInit+0x234>)
 c0034a4:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLASH_LATENCY_DEFAULT  < __HAL_FLASH_GET_LATENCY())
 c0034a6:	4b11      	ldr	r3, [pc, #68]	; (c0034ec <HAL_RCC_DeInit+0x21c>)
 c0034a8:	681b      	ldr	r3, [r3, #0]
 c0034aa:	f003 030c 	and.w	r3, r3, #12
 c0034ae:	2b00      	cmp	r3, #0
 c0034b0:	d00f      	beq.n	c0034d2 <HAL_RCC_DeInit+0x202>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 c0034b2:	4b0e      	ldr	r3, [pc, #56]	; (c0034ec <HAL_RCC_DeInit+0x21c>)
 c0034b4:	681b      	ldr	r3, [r3, #0]
 c0034b6:	f023 030f 	bic.w	r3, r3, #15
 c0034ba:	4a0c      	ldr	r2, [pc, #48]	; (c0034ec <HAL_RCC_DeInit+0x21c>)
 c0034bc:	f043 0303 	orr.w	r3, r3, #3
 c0034c0:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 c0034c2:	4b0a      	ldr	r3, [pc, #40]	; (c0034ec <HAL_RCC_DeInit+0x21c>)
 c0034c4:	681b      	ldr	r3, [r3, #0]
 c0034c6:	f003 030f 	and.w	r3, r3, #15
 c0034ca:	2b03      	cmp	r3, #3
 c0034cc:	d001      	beq.n	c0034d2 <HAL_RCC_DeInit+0x202>
    {
      return HAL_ERROR;
 c0034ce:	2301      	movs	r3, #1
 c0034d0:	e008      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
    }
  }

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c0034d2:	200f      	movs	r0, #15
 c0034d4:	f7fd ffc6 	bl	c001464 <HAL_InitTick>
 c0034d8:	4603      	mov	r3, r0
 c0034da:	2b00      	cmp	r3, #0
 c0034dc:	d001      	beq.n	c0034e2 <HAL_RCC_DeInit+0x212>
  {
    return HAL_ERROR;
 c0034de:	2301      	movs	r3, #1
 c0034e0:	e000      	b.n	c0034e4 <HAL_RCC_DeInit+0x214>
  }
  else
  {
    return HAL_OK;
 c0034e2:	2300      	movs	r3, #0
  }
}
 c0034e4:	4618      	mov	r0, r3
 c0034e6:	3708      	adds	r7, #8
 c0034e8:	46bd      	mov	sp, r7
 c0034ea:	bd80      	pop	{r7, pc}
 c0034ec:	50022000 	.word	0x50022000
 c0034f0:	54020c00 	.word	0x54020c00
 c0034f4:	30000004 	.word	0x30000004
 c0034f8:	fff6eafb 	.word	0xfff6eafb
 c0034fc:	01010280 	.word	0x01010280
 c003500:	30000000 	.word	0x30000000
 c003504:	03d09000 	.word	0x03d09000

0c003508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 c003508:	b580      	push	{r7, lr}
 c00350a:	b088      	sub	sp, #32
 c00350c:	af00      	add	r7, sp, #0
 c00350e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 c003510:	687b      	ldr	r3, [r7, #4]
 c003512:	2b00      	cmp	r3, #0
 c003514:	d102      	bne.n	c00351c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 c003516:	2301      	movs	r3, #1
 c003518:	f000 bc28 	b.w	c003d6c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 c00351c:	4b94      	ldr	r3, [pc, #592]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c00351e:	69db      	ldr	r3, [r3, #28]
 c003520:	f003 0318 	and.w	r3, r3, #24
 c003524:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 c003526:	4b92      	ldr	r3, [pc, #584]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00352a:	f003 0303 	and.w	r3, r3, #3
 c00352e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 c003530:	687b      	ldr	r3, [r7, #4]
 c003532:	681b      	ldr	r3, [r3, #0]
 c003534:	f003 0310 	and.w	r3, r3, #16
 c003538:	2b00      	cmp	r3, #0
 c00353a:	d05b      	beq.n	c0035f4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 c00353c:	69fb      	ldr	r3, [r7, #28]
 c00353e:	2b08      	cmp	r3, #8
 c003540:	d005      	beq.n	c00354e <HAL_RCC_OscConfig+0x46>
 c003542:	69fb      	ldr	r3, [r7, #28]
 c003544:	2b18      	cmp	r3, #24
 c003546:	d114      	bne.n	c003572 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 c003548:	69bb      	ldr	r3, [r7, #24]
 c00354a:	2b02      	cmp	r3, #2
 c00354c:	d111      	bne.n	c003572 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 c00354e:	687b      	ldr	r3, [r7, #4]
 c003550:	69db      	ldr	r3, [r3, #28]
 c003552:	2b00      	cmp	r3, #0
 c003554:	d102      	bne.n	c00355c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 c003556:	2301      	movs	r3, #1
 c003558:	f000 bc08 	b.w	c003d6c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 c00355c:	4b84      	ldr	r3, [pc, #528]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c00355e:	699b      	ldr	r3, [r3, #24]
 c003560:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 c003564:	687b      	ldr	r3, [r7, #4]
 c003566:	6a1b      	ldr	r3, [r3, #32]
 c003568:	041b      	lsls	r3, r3, #16
 c00356a:	4981      	ldr	r1, [pc, #516]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c00356c:	4313      	orrs	r3, r2
 c00356e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 c003570:	e040      	b.n	c0035f4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 c003572:	687b      	ldr	r3, [r7, #4]
 c003574:	69db      	ldr	r3, [r3, #28]
 c003576:	2b00      	cmp	r3, #0
 c003578:	d023      	beq.n	c0035c2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 c00357a:	4b7d      	ldr	r3, [pc, #500]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c00357c:	681b      	ldr	r3, [r3, #0]
 c00357e:	4a7c      	ldr	r2, [pc, #496]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c003584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c003586:	f7fd ffb7 	bl	c0014f8 <HAL_GetTick>
 c00358a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 c00358c:	e008      	b.n	c0035a0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 c00358e:	f7fd ffb3 	bl	c0014f8 <HAL_GetTick>
 c003592:	4602      	mov	r2, r0
 c003594:	697b      	ldr	r3, [r7, #20]
 c003596:	1ad3      	subs	r3, r2, r3
 c003598:	2b02      	cmp	r3, #2
 c00359a:	d901      	bls.n	c0035a0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 c00359c:	2303      	movs	r3, #3
 c00359e:	e3e5      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 c0035a0:	4b73      	ldr	r3, [pc, #460]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0035a2:	681b      	ldr	r3, [r3, #0]
 c0035a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c0035a8:	2b00      	cmp	r3, #0
 c0035aa:	d0f0      	beq.n	c00358e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 c0035ac:	4b70      	ldr	r3, [pc, #448]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0035ae:	699b      	ldr	r3, [r3, #24]
 c0035b0:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 c0035b4:	687b      	ldr	r3, [r7, #4]
 c0035b6:	6a1b      	ldr	r3, [r3, #32]
 c0035b8:	041b      	lsls	r3, r3, #16
 c0035ba:	496d      	ldr	r1, [pc, #436]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0035bc:	4313      	orrs	r3, r2
 c0035be:	618b      	str	r3, [r1, #24]
 c0035c0:	e018      	b.n	c0035f4 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 c0035c2:	4b6b      	ldr	r3, [pc, #428]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0035c4:	681b      	ldr	r3, [r3, #0]
 c0035c6:	4a6a      	ldr	r2, [pc, #424]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0035c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 c0035cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c0035ce:	f7fd ff93 	bl	c0014f8 <HAL_GetTick>
 c0035d2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 c0035d4:	e008      	b.n	c0035e8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 c0035d6:	f7fd ff8f 	bl	c0014f8 <HAL_GetTick>
 c0035da:	4602      	mov	r2, r0
 c0035dc:	697b      	ldr	r3, [r7, #20]
 c0035de:	1ad3      	subs	r3, r2, r3
 c0035e0:	2b02      	cmp	r3, #2
 c0035e2:	d901      	bls.n	c0035e8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 c0035e4:	2303      	movs	r3, #3
 c0035e6:	e3c1      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 c0035e8:	4b61      	ldr	r3, [pc, #388]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0035ea:	681b      	ldr	r3, [r3, #0]
 c0035ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c0035f0:	2b00      	cmp	r3, #0
 c0035f2:	d1f0      	bne.n	c0035d6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c0035f4:	687b      	ldr	r3, [r7, #4]
 c0035f6:	681b      	ldr	r3, [r3, #0]
 c0035f8:	f003 0301 	and.w	r3, r3, #1
 c0035fc:	2b00      	cmp	r3, #0
 c0035fe:	f000 80a0 	beq.w	c003742 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c003602:	69fb      	ldr	r3, [r7, #28]
 c003604:	2b10      	cmp	r3, #16
 c003606:	d005      	beq.n	c003614 <HAL_RCC_OscConfig+0x10c>
 c003608:	69fb      	ldr	r3, [r7, #28]
 c00360a:	2b18      	cmp	r3, #24
 c00360c:	d109      	bne.n	c003622 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 c00360e:	69bb      	ldr	r3, [r7, #24]
 c003610:	2b03      	cmp	r3, #3
 c003612:	d106      	bne.n	c003622 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 c003614:	687b      	ldr	r3, [r7, #4]
 c003616:	685b      	ldr	r3, [r3, #4]
 c003618:	2b00      	cmp	r3, #0
 c00361a:	f040 8092 	bne.w	c003742 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 c00361e:	2301      	movs	r3, #1
 c003620:	e3a4      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 c003622:	687b      	ldr	r3, [r7, #4]
 c003624:	685b      	ldr	r3, [r3, #4]
 c003626:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c00362a:	d106      	bne.n	c00363a <HAL_RCC_OscConfig+0x132>
 c00362c:	4b50      	ldr	r3, [pc, #320]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c00362e:	681b      	ldr	r3, [r3, #0]
 c003630:	4a4f      	ldr	r2, [pc, #316]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003632:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c003636:	6013      	str	r3, [r2, #0]
 c003638:	e058      	b.n	c0036ec <HAL_RCC_OscConfig+0x1e4>
 c00363a:	687b      	ldr	r3, [r7, #4]
 c00363c:	685b      	ldr	r3, [r3, #4]
 c00363e:	2b00      	cmp	r3, #0
 c003640:	d112      	bne.n	c003668 <HAL_RCC_OscConfig+0x160>
 c003642:	4b4b      	ldr	r3, [pc, #300]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003644:	681b      	ldr	r3, [r3, #0]
 c003646:	4a4a      	ldr	r2, [pc, #296]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003648:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c00364c:	6013      	str	r3, [r2, #0]
 c00364e:	4b48      	ldr	r3, [pc, #288]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003650:	681b      	ldr	r3, [r3, #0]
 c003652:	4a47      	ldr	r2, [pc, #284]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003654:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 c003658:	6013      	str	r3, [r2, #0]
 c00365a:	4b45      	ldr	r3, [pc, #276]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c00365c:	681b      	ldr	r3, [r3, #0]
 c00365e:	4a44      	ldr	r2, [pc, #272]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003660:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c003664:	6013      	str	r3, [r2, #0]
 c003666:	e041      	b.n	c0036ec <HAL_RCC_OscConfig+0x1e4>
 c003668:	687b      	ldr	r3, [r7, #4]
 c00366a:	685b      	ldr	r3, [r3, #4]
 c00366c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 c003670:	d112      	bne.n	c003698 <HAL_RCC_OscConfig+0x190>
 c003672:	4b3f      	ldr	r3, [pc, #252]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003674:	681b      	ldr	r3, [r3, #0]
 c003676:	4a3e      	ldr	r2, [pc, #248]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003678:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c00367c:	6013      	str	r3, [r2, #0]
 c00367e:	4b3c      	ldr	r3, [pc, #240]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003680:	681b      	ldr	r3, [r3, #0]
 c003682:	4a3b      	ldr	r2, [pc, #236]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003684:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 c003688:	6013      	str	r3, [r2, #0]
 c00368a:	4b39      	ldr	r3, [pc, #228]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c00368c:	681b      	ldr	r3, [r3, #0]
 c00368e:	4a38      	ldr	r2, [pc, #224]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003690:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c003694:	6013      	str	r3, [r2, #0]
 c003696:	e029      	b.n	c0036ec <HAL_RCC_OscConfig+0x1e4>
 c003698:	687b      	ldr	r3, [r7, #4]
 c00369a:	685b      	ldr	r3, [r3, #4]
 c00369c:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 c0036a0:	d112      	bne.n	c0036c8 <HAL_RCC_OscConfig+0x1c0>
 c0036a2:	4b33      	ldr	r3, [pc, #204]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036a4:	681b      	ldr	r3, [r3, #0]
 c0036a6:	4a32      	ldr	r2, [pc, #200]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c0036ac:	6013      	str	r3, [r2, #0]
 c0036ae:	4b30      	ldr	r3, [pc, #192]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036b0:	681b      	ldr	r3, [r3, #0]
 c0036b2:	4a2f      	ldr	r2, [pc, #188]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c0036b8:	6013      	str	r3, [r2, #0]
 c0036ba:	4b2d      	ldr	r3, [pc, #180]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036bc:	681b      	ldr	r3, [r3, #0]
 c0036be:	4a2c      	ldr	r2, [pc, #176]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c0036c4:	6013      	str	r3, [r2, #0]
 c0036c6:	e011      	b.n	c0036ec <HAL_RCC_OscConfig+0x1e4>
 c0036c8:	4b29      	ldr	r3, [pc, #164]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036ca:	681b      	ldr	r3, [r3, #0]
 c0036cc:	4a28      	ldr	r2, [pc, #160]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c0036d2:	6013      	str	r3, [r2, #0]
 c0036d4:	4b26      	ldr	r3, [pc, #152]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036d6:	681b      	ldr	r3, [r3, #0]
 c0036d8:	4a25      	ldr	r2, [pc, #148]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c0036de:	6013      	str	r3, [r2, #0]
 c0036e0:	4b23      	ldr	r3, [pc, #140]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036e2:	681b      	ldr	r3, [r3, #0]
 c0036e4:	4a22      	ldr	r2, [pc, #136]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c0036e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 c0036ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 c0036ec:	687b      	ldr	r3, [r7, #4]
 c0036ee:	685b      	ldr	r3, [r3, #4]
 c0036f0:	2b00      	cmp	r3, #0
 c0036f2:	d013      	beq.n	c00371c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c0036f4:	f7fd ff00 	bl	c0014f8 <HAL_GetTick>
 c0036f8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0036fa:	e008      	b.n	c00370e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 c0036fc:	f7fd fefc 	bl	c0014f8 <HAL_GetTick>
 c003700:	4602      	mov	r2, r0
 c003702:	697b      	ldr	r3, [r7, #20]
 c003704:	1ad3      	subs	r3, r2, r3
 c003706:	2b64      	cmp	r3, #100	; 0x64
 c003708:	d901      	bls.n	c00370e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 c00370a:	2303      	movs	r3, #3
 c00370c:	e32e      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c00370e:	4b18      	ldr	r3, [pc, #96]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003710:	681b      	ldr	r3, [r3, #0]
 c003712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c003716:	2b00      	cmp	r3, #0
 c003718:	d0f0      	beq.n	c0036fc <HAL_RCC_OscConfig+0x1f4>
 c00371a:	e012      	b.n	c003742 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c00371c:	f7fd feec 	bl	c0014f8 <HAL_GetTick>
 c003720:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c003722:	e008      	b.n	c003736 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 c003724:	f7fd fee8 	bl	c0014f8 <HAL_GetTick>
 c003728:	4602      	mov	r2, r0
 c00372a:	697b      	ldr	r3, [r7, #20]
 c00372c:	1ad3      	subs	r3, r2, r3
 c00372e:	2b64      	cmp	r3, #100	; 0x64
 c003730:	d901      	bls.n	c003736 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 c003732:	2303      	movs	r3, #3
 c003734:	e31a      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c003736:	4b0e      	ldr	r3, [pc, #56]	; (c003770 <HAL_RCC_OscConfig+0x268>)
 c003738:	681b      	ldr	r3, [r3, #0]
 c00373a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c00373e:	2b00      	cmp	r3, #0
 c003740:	d1f0      	bne.n	c003724 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c003742:	687b      	ldr	r3, [r7, #4]
 c003744:	681b      	ldr	r3, [r3, #0]
 c003746:	f003 0302 	and.w	r3, r3, #2
 c00374a:	2b00      	cmp	r3, #0
 c00374c:	f000 809a 	beq.w	c003884 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c003750:	69fb      	ldr	r3, [r7, #28]
 c003752:	2b00      	cmp	r3, #0
 c003754:	d005      	beq.n	c003762 <HAL_RCC_OscConfig+0x25a>
 c003756:	69fb      	ldr	r3, [r7, #28]
 c003758:	2b18      	cmp	r3, #24
 c00375a:	d149      	bne.n	c0037f0 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 c00375c:	69bb      	ldr	r3, [r7, #24]
 c00375e:	2b01      	cmp	r3, #1
 c003760:	d146      	bne.n	c0037f0 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 c003762:	687b      	ldr	r3, [r7, #4]
 c003764:	68db      	ldr	r3, [r3, #12]
 c003766:	2b00      	cmp	r3, #0
 c003768:	d104      	bne.n	c003774 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 c00376a:	2301      	movs	r3, #1
 c00376c:	e2fe      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
 c00376e:	bf00      	nop
 c003770:	54020c00 	.word	0x54020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 c003774:	69fb      	ldr	r3, [r7, #28]
 c003776:	2b00      	cmp	r3, #0
 c003778:	d11c      	bne.n	c0037b4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 c00377a:	4b9a      	ldr	r3, [pc, #616]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00377c:	681b      	ldr	r3, [r3, #0]
 c00377e:	f003 0218 	and.w	r2, r3, #24
 c003782:	687b      	ldr	r3, [r7, #4]
 c003784:	691b      	ldr	r3, [r3, #16]
 c003786:	429a      	cmp	r2, r3
 c003788:	d014      	beq.n	c0037b4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 c00378a:	4b96      	ldr	r3, [pc, #600]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00378c:	681b      	ldr	r3, [r3, #0]
 c00378e:	f023 0218 	bic.w	r2, r3, #24
 c003792:	687b      	ldr	r3, [r7, #4]
 c003794:	691b      	ldr	r3, [r3, #16]
 c003796:	4993      	ldr	r1, [pc, #588]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003798:	4313      	orrs	r3, r2
 c00379a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 c00379c:	f000 fdd0 	bl	c004340 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 c0037a0:	4b91      	ldr	r3, [pc, #580]	; (c0039e8 <HAL_RCC_OscConfig+0x4e0>)
 c0037a2:	681b      	ldr	r3, [r3, #0]
 c0037a4:	4618      	mov	r0, r3
 c0037a6:	f7fd fe5d 	bl	c001464 <HAL_InitTick>
 c0037aa:	4603      	mov	r3, r0
 c0037ac:	2b00      	cmp	r3, #0
 c0037ae:	d001      	beq.n	c0037b4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 c0037b0:	2301      	movs	r3, #1
 c0037b2:	e2db      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c0037b4:	f7fd fea0 	bl	c0014f8 <HAL_GetTick>
 c0037b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c0037ba:	e008      	b.n	c0037ce <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 c0037bc:	f7fd fe9c 	bl	c0014f8 <HAL_GetTick>
 c0037c0:	4602      	mov	r2, r0
 c0037c2:	697b      	ldr	r3, [r7, #20]
 c0037c4:	1ad3      	subs	r3, r2, r3
 c0037c6:	2b02      	cmp	r3, #2
 c0037c8:	d901      	bls.n	c0037ce <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 c0037ca:	2303      	movs	r3, #3
 c0037cc:	e2ce      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c0037ce:	4b85      	ldr	r3, [pc, #532]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0037d0:	681b      	ldr	r3, [r3, #0]
 c0037d2:	f003 0302 	and.w	r3, r3, #2
 c0037d6:	2b00      	cmp	r3, #0
 c0037d8:	d0f0      	beq.n	c0037bc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 c0037da:	4b82      	ldr	r3, [pc, #520]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0037dc:	691b      	ldr	r3, [r3, #16]
 c0037de:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 c0037e2:	687b      	ldr	r3, [r7, #4]
 c0037e4:	695b      	ldr	r3, [r3, #20]
 c0037e6:	041b      	lsls	r3, r3, #16
 c0037e8:	497e      	ldr	r1, [pc, #504]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0037ea:	4313      	orrs	r3, r2
 c0037ec:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 c0037ee:	e049      	b.n	c003884 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 c0037f0:	687b      	ldr	r3, [r7, #4]
 c0037f2:	68db      	ldr	r3, [r3, #12]
 c0037f4:	2b00      	cmp	r3, #0
 c0037f6:	d02c      	beq.n	c003852 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 c0037f8:	4b7a      	ldr	r3, [pc, #488]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0037fa:	681b      	ldr	r3, [r3, #0]
 c0037fc:	f023 0218 	bic.w	r2, r3, #24
 c003800:	687b      	ldr	r3, [r7, #4]
 c003802:	691b      	ldr	r3, [r3, #16]
 c003804:	4977      	ldr	r1, [pc, #476]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003806:	4313      	orrs	r3, r2
 c003808:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 c00380a:	4b76      	ldr	r3, [pc, #472]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00380c:	681b      	ldr	r3, [r3, #0]
 c00380e:	4a75      	ldr	r2, [pc, #468]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003810:	f043 0301 	orr.w	r3, r3, #1
 c003814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c003816:	f7fd fe6f 	bl	c0014f8 <HAL_GetTick>
 c00381a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00381c:	e008      	b.n	c003830 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 c00381e:	f7fd fe6b 	bl	c0014f8 <HAL_GetTick>
 c003822:	4602      	mov	r2, r0
 c003824:	697b      	ldr	r3, [r7, #20]
 c003826:	1ad3      	subs	r3, r2, r3
 c003828:	2b02      	cmp	r3, #2
 c00382a:	d901      	bls.n	c003830 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 c00382c:	2303      	movs	r3, #3
 c00382e:	e29d      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c003830:	4b6c      	ldr	r3, [pc, #432]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003832:	681b      	ldr	r3, [r3, #0]
 c003834:	f003 0302 	and.w	r3, r3, #2
 c003838:	2b00      	cmp	r3, #0
 c00383a:	d0f0      	beq.n	c00381e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 c00383c:	4b69      	ldr	r3, [pc, #420]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00383e:	691b      	ldr	r3, [r3, #16]
 c003840:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 c003844:	687b      	ldr	r3, [r7, #4]
 c003846:	695b      	ldr	r3, [r3, #20]
 c003848:	041b      	lsls	r3, r3, #16
 c00384a:	4966      	ldr	r1, [pc, #408]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00384c:	4313      	orrs	r3, r2
 c00384e:	610b      	str	r3, [r1, #16]
 c003850:	e018      	b.n	c003884 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 c003852:	4b64      	ldr	r3, [pc, #400]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003854:	681b      	ldr	r3, [r3, #0]
 c003856:	4a63      	ldr	r2, [pc, #396]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003858:	f023 0301 	bic.w	r3, r3, #1
 c00385c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c00385e:	f7fd fe4b 	bl	c0014f8 <HAL_GetTick>
 c003862:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c003864:	e008      	b.n	c003878 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 c003866:	f7fd fe47 	bl	c0014f8 <HAL_GetTick>
 c00386a:	4602      	mov	r2, r0
 c00386c:	697b      	ldr	r3, [r7, #20]
 c00386e:	1ad3      	subs	r3, r2, r3
 c003870:	2b02      	cmp	r3, #2
 c003872:	d901      	bls.n	c003878 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 c003874:	2303      	movs	r3, #3
 c003876:	e279      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c003878:	4b5a      	ldr	r3, [pc, #360]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00387a:	681b      	ldr	r3, [r3, #0]
 c00387c:	f003 0302 	and.w	r3, r3, #2
 c003880:	2b00      	cmp	r3, #0
 c003882:	d1f0      	bne.n	c003866 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c003884:	687b      	ldr	r3, [r7, #4]
 c003886:	681b      	ldr	r3, [r3, #0]
 c003888:	f003 0308 	and.w	r3, r3, #8
 c00388c:	2b00      	cmp	r3, #0
 c00388e:	d03c      	beq.n	c00390a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 c003890:	687b      	ldr	r3, [r7, #4]
 c003892:	699b      	ldr	r3, [r3, #24]
 c003894:	2b00      	cmp	r3, #0
 c003896:	d01c      	beq.n	c0038d2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 c003898:	4b52      	ldr	r3, [pc, #328]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00389a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c00389e:	4a51      	ldr	r2, [pc, #324]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0038a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 c0038a4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0038a8:	f7fd fe26 	bl	c0014f8 <HAL_GetTick>
 c0038ac:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 c0038ae:	e008      	b.n	c0038c2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 c0038b0:	f7fd fe22 	bl	c0014f8 <HAL_GetTick>
 c0038b4:	4602      	mov	r2, r0
 c0038b6:	697b      	ldr	r3, [r7, #20]
 c0038b8:	1ad3      	subs	r3, r2, r3
 c0038ba:	2b02      	cmp	r3, #2
 c0038bc:	d901      	bls.n	c0038c2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 c0038be:	2303      	movs	r3, #3
 c0038c0:	e254      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 c0038c2:	4b48      	ldr	r3, [pc, #288]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0038c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c0038c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c0038cc:	2b00      	cmp	r3, #0
 c0038ce:	d0ef      	beq.n	c0038b0 <HAL_RCC_OscConfig+0x3a8>
 c0038d0:	e01b      	b.n	c00390a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 c0038d2:	4b44      	ldr	r3, [pc, #272]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0038d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c0038d8:	4a42      	ldr	r2, [pc, #264]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0038da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 c0038de:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0038e2:	f7fd fe09 	bl	c0014f8 <HAL_GetTick>
 c0038e6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 c0038e8:	e008      	b.n	c0038fc <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 c0038ea:	f7fd fe05 	bl	c0014f8 <HAL_GetTick>
 c0038ee:	4602      	mov	r2, r0
 c0038f0:	697b      	ldr	r3, [r7, #20]
 c0038f2:	1ad3      	subs	r3, r2, r3
 c0038f4:	2b02      	cmp	r3, #2
 c0038f6:	d901      	bls.n	c0038fc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 c0038f8:	2303      	movs	r3, #3
 c0038fa:	e237      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 c0038fc:	4b39      	ldr	r3, [pc, #228]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0038fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003902:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c003906:	2b00      	cmp	r3, #0
 c003908:	d1ef      	bne.n	c0038ea <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c00390a:	687b      	ldr	r3, [r7, #4]
 c00390c:	681b      	ldr	r3, [r3, #0]
 c00390e:	f003 0304 	and.w	r3, r3, #4
 c003912:	2b00      	cmp	r3, #0
 c003914:	f000 80d2 	beq.w	c003abc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 c003918:	4b34      	ldr	r3, [pc, #208]	; (c0039ec <HAL_RCC_OscConfig+0x4e4>)
 c00391a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00391c:	f003 0301 	and.w	r3, r3, #1
 c003920:	2b00      	cmp	r3, #0
 c003922:	d118      	bne.n	c003956 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 c003924:	4b31      	ldr	r3, [pc, #196]	; (c0039ec <HAL_RCC_OscConfig+0x4e4>)
 c003926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003928:	4a30      	ldr	r2, [pc, #192]	; (c0039ec <HAL_RCC_OscConfig+0x4e4>)
 c00392a:	f043 0301 	orr.w	r3, r3, #1
 c00392e:	6253      	str	r3, [r2, #36]	; 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 c003930:	f7fd fde2 	bl	c0014f8 <HAL_GetTick>
 c003934:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 c003936:	e008      	b.n	c00394a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c003938:	f7fd fdde 	bl	c0014f8 <HAL_GetTick>
 c00393c:	4602      	mov	r2, r0
 c00393e:	697b      	ldr	r3, [r7, #20]
 c003940:	1ad3      	subs	r3, r2, r3
 c003942:	2b02      	cmp	r3, #2
 c003944:	d901      	bls.n	c00394a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 c003946:	2303      	movs	r3, #3
 c003948:	e210      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 c00394a:	4b28      	ldr	r3, [pc, #160]	; (c0039ec <HAL_RCC_OscConfig+0x4e4>)
 c00394c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00394e:	f003 0301 	and.w	r3, r3, #1
 c003952:	2b00      	cmp	r3, #0
 c003954:	d0f0      	beq.n	c003938 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 c003956:	687b      	ldr	r3, [r7, #4]
 c003958:	689b      	ldr	r3, [r3, #8]
 c00395a:	2b01      	cmp	r3, #1
 c00395c:	d108      	bne.n	c003970 <HAL_RCC_OscConfig+0x468>
 c00395e:	4b21      	ldr	r3, [pc, #132]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003960:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003964:	4a1f      	ldr	r2, [pc, #124]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003966:	f043 0301 	orr.w	r3, r3, #1
 c00396a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c00396e:	e074      	b.n	c003a5a <HAL_RCC_OscConfig+0x552>
 c003970:	687b      	ldr	r3, [r7, #4]
 c003972:	689b      	ldr	r3, [r3, #8]
 c003974:	2b00      	cmp	r3, #0
 c003976:	d118      	bne.n	c0039aa <HAL_RCC_OscConfig+0x4a2>
 c003978:	4b1a      	ldr	r3, [pc, #104]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00397a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c00397e:	4a19      	ldr	r2, [pc, #100]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003980:	f023 0301 	bic.w	r3, r3, #1
 c003984:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c003988:	4b16      	ldr	r3, [pc, #88]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00398a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c00398e:	4a15      	ldr	r2, [pc, #84]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c003990:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c003994:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c003998:	4b12      	ldr	r3, [pc, #72]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c00399a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c00399e:	4a11      	ldr	r2, [pc, #68]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0039a0:	f023 0304 	bic.w	r3, r3, #4
 c0039a4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c0039a8:	e057      	b.n	c003a5a <HAL_RCC_OscConfig+0x552>
 c0039aa:	687b      	ldr	r3, [r7, #4]
 c0039ac:	689b      	ldr	r3, [r3, #8]
 c0039ae:	2b05      	cmp	r3, #5
 c0039b0:	d11e      	bne.n	c0039f0 <HAL_RCC_OscConfig+0x4e8>
 c0039b2:	4b0c      	ldr	r3, [pc, #48]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0039b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c0039b8:	4a0a      	ldr	r2, [pc, #40]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0039ba:	f043 0304 	orr.w	r3, r3, #4
 c0039be:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c0039c2:	4b08      	ldr	r3, [pc, #32]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0039c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c0039c8:	4a06      	ldr	r2, [pc, #24]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0039ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c0039ce:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c0039d2:	4b04      	ldr	r3, [pc, #16]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0039d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c0039d8:	4a02      	ldr	r2, [pc, #8]	; (c0039e4 <HAL_RCC_OscConfig+0x4dc>)
 c0039da:	f043 0301 	orr.w	r3, r3, #1
 c0039de:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c0039e2:	e03a      	b.n	c003a5a <HAL_RCC_OscConfig+0x552>
 c0039e4:	54020c00 	.word	0x54020c00
 c0039e8:	30000004 	.word	0x30000004
 c0039ec:	54020800 	.word	0x54020800
 c0039f0:	687b      	ldr	r3, [r7, #4]
 c0039f2:	689b      	ldr	r3, [r3, #8]
 c0039f4:	2b85      	cmp	r3, #133	; 0x85
 c0039f6:	d118      	bne.n	c003a2a <HAL_RCC_OscConfig+0x522>
 c0039f8:	4ba2      	ldr	r3, [pc, #648]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c0039fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c0039fe:	4aa1      	ldr	r2, [pc, #644]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a00:	f043 0304 	orr.w	r3, r3, #4
 c003a04:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c003a08:	4b9e      	ldr	r3, [pc, #632]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003a0e:	4a9d      	ldr	r2, [pc, #628]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c003a14:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c003a18:	4b9a      	ldr	r3, [pc, #616]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003a1e:	4a99      	ldr	r2, [pc, #612]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a20:	f043 0301 	orr.w	r3, r3, #1
 c003a24:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c003a28:	e017      	b.n	c003a5a <HAL_RCC_OscConfig+0x552>
 c003a2a:	4b96      	ldr	r3, [pc, #600]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003a30:	4a94      	ldr	r2, [pc, #592]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a32:	f023 0301 	bic.w	r3, r3, #1
 c003a36:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c003a3a:	4b92      	ldr	r3, [pc, #584]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003a40:	4a90      	ldr	r2, [pc, #576]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a42:	f023 0304 	bic.w	r3, r3, #4
 c003a46:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c003a4a:	4b8e      	ldr	r3, [pc, #568]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003a50:	4a8c      	ldr	r2, [pc, #560]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c003a56:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 c003a5a:	687b      	ldr	r3, [r7, #4]
 c003a5c:	689b      	ldr	r3, [r3, #8]
 c003a5e:	2b00      	cmp	r3, #0
 c003a60:	d016      	beq.n	c003a90 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c003a62:	f7fd fd49 	bl	c0014f8 <HAL_GetTick>
 c003a66:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c003a68:	e00a      	b.n	c003a80 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c003a6a:	f7fd fd45 	bl	c0014f8 <HAL_GetTick>
 c003a6e:	4602      	mov	r2, r0
 c003a70:	697b      	ldr	r3, [r7, #20]
 c003a72:	1ad3      	subs	r3, r2, r3
 c003a74:	f241 3288 	movw	r2, #5000	; 0x1388
 c003a78:	4293      	cmp	r3, r2
 c003a7a:	d901      	bls.n	c003a80 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 c003a7c:	2303      	movs	r3, #3
 c003a7e:	e175      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c003a80:	4b80      	ldr	r3, [pc, #512]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003a82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003a86:	f003 0302 	and.w	r3, r3, #2
 c003a8a:	2b00      	cmp	r3, #0
 c003a8c:	d0ed      	beq.n	c003a6a <HAL_RCC_OscConfig+0x562>
 c003a8e:	e015      	b.n	c003abc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c003a90:	f7fd fd32 	bl	c0014f8 <HAL_GetTick>
 c003a94:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c003a96:	e00a      	b.n	c003aae <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c003a98:	f7fd fd2e 	bl	c0014f8 <HAL_GetTick>
 c003a9c:	4602      	mov	r2, r0
 c003a9e:	697b      	ldr	r3, [r7, #20]
 c003aa0:	1ad3      	subs	r3, r2, r3
 c003aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 c003aa6:	4293      	cmp	r3, r2
 c003aa8:	d901      	bls.n	c003aae <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 c003aaa:	2303      	movs	r3, #3
 c003aac:	e15e      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c003aae:	4b75      	ldr	r3, [pc, #468]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003ab0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c003ab4:	f003 0302 	and.w	r3, r3, #2
 c003ab8:	2b00      	cmp	r3, #0
 c003aba:	d1ed      	bne.n	c003a98 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c003abc:	687b      	ldr	r3, [r7, #4]
 c003abe:	681b      	ldr	r3, [r3, #0]
 c003ac0:	f003 0320 	and.w	r3, r3, #32
 c003ac4:	2b00      	cmp	r3, #0
 c003ac6:	d036      	beq.n	c003b36 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 c003ac8:	687b      	ldr	r3, [r7, #4]
 c003aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003acc:	2b00      	cmp	r3, #0
 c003ace:	d019      	beq.n	c003b04 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 c003ad0:	4b6c      	ldr	r3, [pc, #432]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003ad2:	681b      	ldr	r3, [r3, #0]
 c003ad4:	4a6b      	ldr	r2, [pc, #428]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003ad6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 c003ada:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c003adc:	f7fd fd0c 	bl	c0014f8 <HAL_GetTick>
 c003ae0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 c003ae2:	e008      	b.n	c003af6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 c003ae4:	f7fd fd08 	bl	c0014f8 <HAL_GetTick>
 c003ae8:	4602      	mov	r2, r0
 c003aea:	697b      	ldr	r3, [r7, #20]
 c003aec:	1ad3      	subs	r3, r2, r3
 c003aee:	2b02      	cmp	r3, #2
 c003af0:	d901      	bls.n	c003af6 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 c003af2:	2303      	movs	r3, #3
 c003af4:	e13a      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 c003af6:	4b63      	ldr	r3, [pc, #396]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003af8:	681b      	ldr	r3, [r3, #0]
 c003afa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 c003afe:	2b00      	cmp	r3, #0
 c003b00:	d0f0      	beq.n	c003ae4 <HAL_RCC_OscConfig+0x5dc>
 c003b02:	e018      	b.n	c003b36 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 c003b04:	4b5f      	ldr	r3, [pc, #380]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003b06:	681b      	ldr	r3, [r3, #0]
 c003b08:	4a5e      	ldr	r2, [pc, #376]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003b0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 c003b0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c003b10:	f7fd fcf2 	bl	c0014f8 <HAL_GetTick>
 c003b14:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 c003b16:	e008      	b.n	c003b2a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 c003b18:	f7fd fcee 	bl	c0014f8 <HAL_GetTick>
 c003b1c:	4602      	mov	r2, r0
 c003b1e:	697b      	ldr	r3, [r7, #20]
 c003b20:	1ad3      	subs	r3, r2, r3
 c003b22:	2b02      	cmp	r3, #2
 c003b24:	d901      	bls.n	c003b2a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 c003b26:	2303      	movs	r3, #3
 c003b28:	e120      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 c003b2a:	4b56      	ldr	r3, [pc, #344]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003b2c:	681b      	ldr	r3, [r3, #0]
 c003b2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 c003b32:	2b00      	cmp	r3, #0
 c003b34:	d1f0      	bne.n	c003b18 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 c003b36:	687b      	ldr	r3, [r7, #4]
 c003b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003b3a:	2b00      	cmp	r3, #0
 c003b3c:	f000 8115 	beq.w	c003d6a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c003b40:	69fb      	ldr	r3, [r7, #28]
 c003b42:	2b18      	cmp	r3, #24
 c003b44:	f000 80af 	beq.w	c003ca6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 c003b48:	687b      	ldr	r3, [r7, #4]
 c003b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003b4c:	2b02      	cmp	r3, #2
 c003b4e:	f040 8086 	bne.w	c003c5e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 c003b52:	4b4c      	ldr	r3, [pc, #304]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003b54:	681b      	ldr	r3, [r3, #0]
 c003b56:	4a4b      	ldr	r2, [pc, #300]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003b58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c003b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c003b5e:	f7fd fccb 	bl	c0014f8 <HAL_GetTick>
 c003b62:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 c003b64:	e008      	b.n	c003b78 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 c003b66:	f7fd fcc7 	bl	c0014f8 <HAL_GetTick>
 c003b6a:	4602      	mov	r2, r0
 c003b6c:	697b      	ldr	r3, [r7, #20]
 c003b6e:	1ad3      	subs	r3, r2, r3
 c003b70:	2b02      	cmp	r3, #2
 c003b72:	d901      	bls.n	c003b78 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 c003b74:	2303      	movs	r3, #3
 c003b76:	e0f9      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 c003b78:	4b42      	ldr	r3, [pc, #264]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003b7a:	681b      	ldr	r3, [r3, #0]
 c003b7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c003b80:	2b00      	cmp	r3, #0
 c003b82:	d1f0      	bne.n	c003b66 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 c003b84:	4b3f      	ldr	r3, [pc, #252]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003b88:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 c003b8c:	f023 0303 	bic.w	r3, r3, #3
 c003b90:	687a      	ldr	r2, [r7, #4]
 c003b92:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 c003b94:	687a      	ldr	r2, [r7, #4]
 c003b96:	6b12      	ldr	r2, [r2, #48]	; 0x30
 c003b98:	0212      	lsls	r2, r2, #8
 c003b9a:	430a      	orrs	r2, r1
 c003b9c:	4939      	ldr	r1, [pc, #228]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003b9e:	4313      	orrs	r3, r2
 c003ba0:	628b      	str	r3, [r1, #40]	; 0x28
 c003ba2:	687b      	ldr	r3, [r7, #4]
 c003ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c003ba6:	3b01      	subs	r3, #1
 c003ba8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 c003bac:	687b      	ldr	r3, [r7, #4]
 c003bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c003bb0:	3b01      	subs	r3, #1
 c003bb2:	025b      	lsls	r3, r3, #9
 c003bb4:	b29b      	uxth	r3, r3
 c003bb6:	431a      	orrs	r2, r3
 c003bb8:	687b      	ldr	r3, [r7, #4]
 c003bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c003bbc:	3b01      	subs	r3, #1
 c003bbe:	041b      	lsls	r3, r3, #16
 c003bc0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 c003bc4:	431a      	orrs	r2, r3
 c003bc6:	687b      	ldr	r3, [r7, #4]
 c003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c003bca:	3b01      	subs	r3, #1
 c003bcc:	061b      	lsls	r3, r3, #24
 c003bce:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 c003bd2:	492c      	ldr	r1, [pc, #176]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003bd4:	4313      	orrs	r3, r2
 c003bd6:	634b      	str	r3, [r1, #52]	; 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 c003bd8:	4b2a      	ldr	r3, [pc, #168]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003bdc:	4a29      	ldr	r2, [pc, #164]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003bde:	f023 0310 	bic.w	r3, r3, #16
 c003be2:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 c003be4:	687b      	ldr	r3, [r7, #4]
 c003be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c003be8:	4a26      	ldr	r2, [pc, #152]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003bea:	00db      	lsls	r3, r3, #3
 c003bec:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 c003bee:	4b25      	ldr	r3, [pc, #148]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003bf2:	4a24      	ldr	r2, [pc, #144]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003bf4:	f043 0310 	orr.w	r3, r3, #16
 c003bf8:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 c003bfa:	4b22      	ldr	r3, [pc, #136]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003bfe:	f023 020c 	bic.w	r2, r3, #12
 c003c02:	687b      	ldr	r3, [r7, #4]
 c003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c003c06:	491f      	ldr	r1, [pc, #124]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c08:	4313      	orrs	r3, r2
 c003c0a:	628b      	str	r3, [r1, #40]	; 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 c003c0c:	4b1d      	ldr	r3, [pc, #116]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003c10:	f023 0220 	bic.w	r2, r3, #32
 c003c14:	687b      	ldr	r3, [r7, #4]
 c003c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c003c18:	491a      	ldr	r1, [pc, #104]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c1a:	4313      	orrs	r3, r2
 c003c1c:	628b      	str	r3, [r1, #40]	; 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 c003c1e:	4b19      	ldr	r3, [pc, #100]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003c22:	4a18      	ldr	r2, [pc, #96]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c003c28:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 c003c2a:	4b16      	ldr	r3, [pc, #88]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c2c:	681b      	ldr	r3, [r3, #0]
 c003c2e:	4a15      	ldr	r2, [pc, #84]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c30:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c003c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c003c36:	f7fd fc5f 	bl	c0014f8 <HAL_GetTick>
 c003c3a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 c003c3c:	e008      	b.n	c003c50 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 c003c3e:	f7fd fc5b 	bl	c0014f8 <HAL_GetTick>
 c003c42:	4602      	mov	r2, r0
 c003c44:	697b      	ldr	r3, [r7, #20]
 c003c46:	1ad3      	subs	r3, r2, r3
 c003c48:	2b02      	cmp	r3, #2
 c003c4a:	d901      	bls.n	c003c50 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 c003c4c:	2303      	movs	r3, #3
 c003c4e:	e08d      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 c003c50:	4b0c      	ldr	r3, [pc, #48]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c52:	681b      	ldr	r3, [r3, #0]
 c003c54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c003c58:	2b00      	cmp	r3, #0
 c003c5a:	d0f0      	beq.n	c003c3e <HAL_RCC_OscConfig+0x736>
 c003c5c:	e085      	b.n	c003d6a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 c003c5e:	4b09      	ldr	r3, [pc, #36]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c60:	681b      	ldr	r3, [r3, #0]
 c003c62:	4a08      	ldr	r2, [pc, #32]	; (c003c84 <HAL_RCC_OscConfig+0x77c>)
 c003c64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c003c68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c003c6a:	f7fd fc45 	bl	c0014f8 <HAL_GetTick>
 c003c6e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 c003c70:	e00a      	b.n	c003c88 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 c003c72:	f7fd fc41 	bl	c0014f8 <HAL_GetTick>
 c003c76:	4602      	mov	r2, r0
 c003c78:	697b      	ldr	r3, [r7, #20]
 c003c7a:	1ad3      	subs	r3, r2, r3
 c003c7c:	2b02      	cmp	r3, #2
 c003c7e:	d903      	bls.n	c003c88 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 c003c80:	2303      	movs	r3, #3
 c003c82:	e073      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
 c003c84:	54020c00 	.word	0x54020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 c003c88:	4b3a      	ldr	r3, [pc, #232]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003c8a:	681b      	ldr	r3, [r3, #0]
 c003c8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c003c90:	2b00      	cmp	r3, #0
 c003c92:	d1ee      	bne.n	c003c72 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 c003c94:	4b37      	ldr	r3, [pc, #220]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003c98:	4a36      	ldr	r2, [pc, #216]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003c9a:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 c003c9e:	f023 0303 	bic.w	r3, r3, #3
 c003ca2:	6293      	str	r3, [r2, #40]	; 0x28
 c003ca4:	e061      	b.n	c003d6a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 c003ca6:	4b33      	ldr	r3, [pc, #204]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003caa:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 c003cac:	4b31      	ldr	r3, [pc, #196]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c003cb0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 c003cb2:	687b      	ldr	r3, [r7, #4]
 c003cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003cb6:	2b01      	cmp	r3, #1
 c003cb8:	d031      	beq.n	c003d1e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 c003cba:	693b      	ldr	r3, [r7, #16]
 c003cbc:	f003 0203 	and.w	r2, r3, #3
 c003cc0:	687b      	ldr	r3, [r7, #4]
 c003cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 c003cc4:	429a      	cmp	r2, r3
 c003cc6:	d12a      	bne.n	c003d1e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 c003cc8:	693b      	ldr	r3, [r7, #16]
 c003cca:	0a1b      	lsrs	r3, r3, #8
 c003ccc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 c003cd0:	687b      	ldr	r3, [r7, #4]
 c003cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 c003cd4:	429a      	cmp	r2, r3
 c003cd6:	d122      	bne.n	c003d1e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 c003cd8:	68fb      	ldr	r3, [r7, #12]
 c003cda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 c003cde:	687b      	ldr	r3, [r7, #4]
 c003ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c003ce2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 c003ce4:	429a      	cmp	r2, r3
 c003ce6:	d11a      	bne.n	c003d1e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 c003ce8:	68fb      	ldr	r3, [r7, #12]
 c003cea:	0a5b      	lsrs	r3, r3, #9
 c003cec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 c003cf0:	687b      	ldr	r3, [r7, #4]
 c003cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c003cf4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 c003cf6:	429a      	cmp	r2, r3
 c003cf8:	d111      	bne.n	c003d1e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 c003cfa:	68fb      	ldr	r3, [r7, #12]
 c003cfc:	0c1b      	lsrs	r3, r3, #16
 c003cfe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 c003d02:	687b      	ldr	r3, [r7, #4]
 c003d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c003d06:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 c003d08:	429a      	cmp	r2, r3
 c003d0a:	d108      	bne.n	c003d1e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 c003d0c:	68fb      	ldr	r3, [r7, #12]
 c003d0e:	0e1b      	lsrs	r3, r3, #24
 c003d10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 c003d14:	687b      	ldr	r3, [r7, #4]
 c003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c003d18:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 c003d1a:	429a      	cmp	r2, r3
 c003d1c:	d001      	beq.n	c003d22 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 c003d1e:	2301      	movs	r3, #1
 c003d20:	e024      	b.n	c003d6c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 c003d22:	4b14      	ldr	r3, [pc, #80]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c003d26:	08db      	lsrs	r3, r3, #3
 c003d28:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 c003d2c:	687b      	ldr	r3, [r7, #4]
 c003d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 c003d30:	429a      	cmp	r2, r3
 c003d32:	d01a      	beq.n	c003d6a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 c003d34:	4b0f      	ldr	r3, [pc, #60]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003d38:	4a0e      	ldr	r2, [pc, #56]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003d3a:	f023 0310 	bic.w	r3, r3, #16
 c003d3e:	6293      	str	r3, [r2, #40]	; 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c003d40:	f7fd fbda 	bl	c0014f8 <HAL_GetTick>
 c003d44:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 c003d46:	bf00      	nop
 c003d48:	f7fd fbd6 	bl	c0014f8 <HAL_GetTick>
 c003d4c:	4602      	mov	r2, r0
 c003d4e:	697b      	ldr	r3, [r7, #20]
 c003d50:	4293      	cmp	r3, r2
 c003d52:	d0f9      	beq.n	c003d48 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 c003d54:	687b      	ldr	r3, [r7, #4]
 c003d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c003d58:	4a06      	ldr	r2, [pc, #24]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003d5a:	00db      	lsls	r3, r3, #3
 c003d5c:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 c003d5e:	4b05      	ldr	r3, [pc, #20]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003d62:	4a04      	ldr	r2, [pc, #16]	; (c003d74 <HAL_RCC_OscConfig+0x86c>)
 c003d64:	f043 0310 	orr.w	r3, r3, #16
 c003d68:	6293      	str	r3, [r2, #40]	; 0x28
      }

    }
  }
  return HAL_OK;
 c003d6a:	2300      	movs	r3, #0
}
 c003d6c:	4618      	mov	r0, r3
 c003d6e:	3720      	adds	r7, #32
 c003d70:	46bd      	mov	sp, r7
 c003d72:	bd80      	pop	{r7, pc}
 c003d74:	54020c00 	.word	0x54020c00

0c003d78 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 c003d78:	b580      	push	{r7, lr}
 c003d7a:	b084      	sub	sp, #16
 c003d7c:	af00      	add	r7, sp, #0
 c003d7e:	6078      	str	r0, [r7, #4]
 c003d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 c003d82:	687b      	ldr	r3, [r7, #4]
 c003d84:	2b00      	cmp	r3, #0
 c003d86:	d101      	bne.n	c003d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 c003d88:	2301      	movs	r3, #1
 c003d8a:	e19e      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c003d8c:	4b83      	ldr	r3, [pc, #524]	; (c003f9c <HAL_RCC_ClockConfig+0x224>)
 c003d8e:	681b      	ldr	r3, [r3, #0]
 c003d90:	f003 030f 	and.w	r3, r3, #15
 c003d94:	683a      	ldr	r2, [r7, #0]
 c003d96:	429a      	cmp	r2, r3
 c003d98:	d910      	bls.n	c003dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c003d9a:	4b80      	ldr	r3, [pc, #512]	; (c003f9c <HAL_RCC_ClockConfig+0x224>)
 c003d9c:	681b      	ldr	r3, [r3, #0]
 c003d9e:	f023 020f 	bic.w	r2, r3, #15
 c003da2:	497e      	ldr	r1, [pc, #504]	; (c003f9c <HAL_RCC_ClockConfig+0x224>)
 c003da4:	683b      	ldr	r3, [r7, #0]
 c003da6:	4313      	orrs	r3, r2
 c003da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c003daa:	4b7c      	ldr	r3, [pc, #496]	; (c003f9c <HAL_RCC_ClockConfig+0x224>)
 c003dac:	681b      	ldr	r3, [r3, #0]
 c003dae:	f003 030f 	and.w	r3, r3, #15
 c003db2:	683a      	ldr	r2, [r7, #0]
 c003db4:	429a      	cmp	r2, r3
 c003db6:	d001      	beq.n	c003dbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 c003db8:	2301      	movs	r3, #1
 c003dba:	e186      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 c003dbc:	687b      	ldr	r3, [r7, #4]
 c003dbe:	681b      	ldr	r3, [r3, #0]
 c003dc0:	f003 0310 	and.w	r3, r3, #16
 c003dc4:	2b00      	cmp	r3, #0
 c003dc6:	d012      	beq.n	c003dee <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 c003dc8:	687b      	ldr	r3, [r7, #4]
 c003dca:	695a      	ldr	r2, [r3, #20]
 c003dcc:	4b74      	ldr	r3, [pc, #464]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003dce:	6a1b      	ldr	r3, [r3, #32]
 c003dd0:	0a1b      	lsrs	r3, r3, #8
 c003dd2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 c003dd6:	429a      	cmp	r2, r3
 c003dd8:	d909      	bls.n	c003dee <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 c003dda:	4b71      	ldr	r3, [pc, #452]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003ddc:	6a1b      	ldr	r3, [r3, #32]
 c003dde:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 c003de2:	687b      	ldr	r3, [r7, #4]
 c003de4:	695b      	ldr	r3, [r3, #20]
 c003de6:	021b      	lsls	r3, r3, #8
 c003de8:	496d      	ldr	r1, [pc, #436]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003dea:	4313      	orrs	r3, r2
 c003dec:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c003dee:	687b      	ldr	r3, [r7, #4]
 c003df0:	681b      	ldr	r3, [r3, #0]
 c003df2:	f003 0308 	and.w	r3, r3, #8
 c003df6:	2b00      	cmp	r3, #0
 c003df8:	d012      	beq.n	c003e20 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 c003dfa:	687b      	ldr	r3, [r7, #4]
 c003dfc:	691a      	ldr	r2, [r3, #16]
 c003dfe:	4b68      	ldr	r3, [pc, #416]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e00:	6a1b      	ldr	r3, [r3, #32]
 c003e02:	091b      	lsrs	r3, r3, #4
 c003e04:	f003 0370 	and.w	r3, r3, #112	; 0x70
 c003e08:	429a      	cmp	r2, r3
 c003e0a:	d909      	bls.n	c003e20 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 c003e0c:	4b64      	ldr	r3, [pc, #400]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e0e:	6a1b      	ldr	r3, [r3, #32]
 c003e10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c003e14:	687b      	ldr	r3, [r7, #4]
 c003e16:	691b      	ldr	r3, [r3, #16]
 c003e18:	011b      	lsls	r3, r3, #4
 c003e1a:	4961      	ldr	r1, [pc, #388]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e1c:	4313      	orrs	r3, r2
 c003e1e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c003e20:	687b      	ldr	r3, [r7, #4]
 c003e22:	681b      	ldr	r3, [r3, #0]
 c003e24:	f003 0304 	and.w	r3, r3, #4
 c003e28:	2b00      	cmp	r3, #0
 c003e2a:	d010      	beq.n	c003e4e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 c003e2c:	687b      	ldr	r3, [r7, #4]
 c003e2e:	68da      	ldr	r2, [r3, #12]
 c003e30:	4b5b      	ldr	r3, [pc, #364]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e32:	6a1b      	ldr	r3, [r3, #32]
 c003e34:	f003 0370 	and.w	r3, r3, #112	; 0x70
 c003e38:	429a      	cmp	r2, r3
 c003e3a:	d908      	bls.n	c003e4e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 c003e3c:	4b58      	ldr	r3, [pc, #352]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e3e:	6a1b      	ldr	r3, [r3, #32]
 c003e40:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 c003e44:	687b      	ldr	r3, [r7, #4]
 c003e46:	68db      	ldr	r3, [r3, #12]
 c003e48:	4955      	ldr	r1, [pc, #340]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e4a:	4313      	orrs	r3, r2
 c003e4c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c003e4e:	687b      	ldr	r3, [r7, #4]
 c003e50:	681b      	ldr	r3, [r3, #0]
 c003e52:	f003 0302 	and.w	r3, r3, #2
 c003e56:	2b00      	cmp	r3, #0
 c003e58:	d010      	beq.n	c003e7c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 c003e5a:	687b      	ldr	r3, [r7, #4]
 c003e5c:	689a      	ldr	r2, [r3, #8]
 c003e5e:	4b50      	ldr	r3, [pc, #320]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e60:	6a1b      	ldr	r3, [r3, #32]
 c003e62:	f003 030f 	and.w	r3, r3, #15
 c003e66:	429a      	cmp	r2, r3
 c003e68:	d908      	bls.n	c003e7c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 c003e6a:	4b4d      	ldr	r3, [pc, #308]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e6c:	6a1b      	ldr	r3, [r3, #32]
 c003e6e:	f023 020f 	bic.w	r2, r3, #15
 c003e72:	687b      	ldr	r3, [r7, #4]
 c003e74:	689b      	ldr	r3, [r3, #8]
 c003e76:	494a      	ldr	r1, [pc, #296]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e78:	4313      	orrs	r3, r2
 c003e7a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c003e7c:	687b      	ldr	r3, [r7, #4]
 c003e7e:	681b      	ldr	r3, [r3, #0]
 c003e80:	f003 0301 	and.w	r3, r3, #1
 c003e84:	2b00      	cmp	r3, #0
 c003e86:	f000 8093 	beq.w	c003fb0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c003e8a:	687b      	ldr	r3, [r7, #4]
 c003e8c:	685b      	ldr	r3, [r3, #4]
 c003e8e:	2b03      	cmp	r3, #3
 c003e90:	d107      	bne.n	c003ea2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 c003e92:	4b43      	ldr	r3, [pc, #268]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003e94:	681b      	ldr	r3, [r3, #0]
 c003e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c003e9a:	2b00      	cmp	r3, #0
 c003e9c:	d121      	bne.n	c003ee2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 c003e9e:	2301      	movs	r3, #1
 c003ea0:	e113      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c003ea2:	687b      	ldr	r3, [r7, #4]
 c003ea4:	685b      	ldr	r3, [r3, #4]
 c003ea6:	2b02      	cmp	r3, #2
 c003ea8:	d107      	bne.n	c003eba <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c003eaa:	4b3d      	ldr	r3, [pc, #244]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003eac:	681b      	ldr	r3, [r3, #0]
 c003eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c003eb2:	2b00      	cmp	r3, #0
 c003eb4:	d115      	bne.n	c003ee2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 c003eb6:	2301      	movs	r3, #1
 c003eb8:	e107      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 c003eba:	687b      	ldr	r3, [r7, #4]
 c003ebc:	685b      	ldr	r3, [r3, #4]
 c003ebe:	2b01      	cmp	r3, #1
 c003ec0:	d107      	bne.n	c003ed2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 c003ec2:	4b37      	ldr	r3, [pc, #220]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003ec4:	681b      	ldr	r3, [r3, #0]
 c003ec6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c003eca:	2b00      	cmp	r3, #0
 c003ecc:	d109      	bne.n	c003ee2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 c003ece:	2301      	movs	r3, #1
 c003ed0:	e0fb      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c003ed2:	4b33      	ldr	r3, [pc, #204]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003ed4:	681b      	ldr	r3, [r3, #0]
 c003ed6:	f003 0302 	and.w	r3, r3, #2
 c003eda:	2b00      	cmp	r3, #0
 c003edc:	d101      	bne.n	c003ee2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 c003ede:	2301      	movs	r3, #1
 c003ee0:	e0f3      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 c003ee2:	4b2f      	ldr	r3, [pc, #188]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003ee4:	69db      	ldr	r3, [r3, #28]
 c003ee6:	f023 0203 	bic.w	r2, r3, #3
 c003eea:	687b      	ldr	r3, [r7, #4]
 c003eec:	685b      	ldr	r3, [r3, #4]
 c003eee:	492c      	ldr	r1, [pc, #176]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003ef0:	4313      	orrs	r3, r2
 c003ef2:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c003ef4:	f7fd fb00 	bl	c0014f8 <HAL_GetTick>
 c003ef8:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c003efa:	687b      	ldr	r3, [r7, #4]
 c003efc:	685b      	ldr	r3, [r3, #4]
 c003efe:	2b03      	cmp	r3, #3
 c003f00:	d112      	bne.n	c003f28 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c003f02:	e00a      	b.n	c003f1a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 c003f04:	f7fd faf8 	bl	c0014f8 <HAL_GetTick>
 c003f08:	4602      	mov	r2, r0
 c003f0a:	68fb      	ldr	r3, [r7, #12]
 c003f0c:	1ad3      	subs	r3, r2, r3
 c003f0e:	f241 3288 	movw	r2, #5000	; 0x1388
 c003f12:	4293      	cmp	r3, r2
 c003f14:	d901      	bls.n	c003f1a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 c003f16:	2303      	movs	r3, #3
 c003f18:	e0d7      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c003f1a:	4b21      	ldr	r3, [pc, #132]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003f1c:	69db      	ldr	r3, [r3, #28]
 c003f1e:	f003 0318 	and.w	r3, r3, #24
 c003f22:	2b18      	cmp	r3, #24
 c003f24:	d1ee      	bne.n	c003f04 <HAL_RCC_ClockConfig+0x18c>
 c003f26:	e043      	b.n	c003fb0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c003f28:	687b      	ldr	r3, [r7, #4]
 c003f2a:	685b      	ldr	r3, [r3, #4]
 c003f2c:	2b02      	cmp	r3, #2
 c003f2e:	d112      	bne.n	c003f56 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 c003f30:	e00a      	b.n	c003f48 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 c003f32:	f7fd fae1 	bl	c0014f8 <HAL_GetTick>
 c003f36:	4602      	mov	r2, r0
 c003f38:	68fb      	ldr	r3, [r7, #12]
 c003f3a:	1ad3      	subs	r3, r2, r3
 c003f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 c003f40:	4293      	cmp	r3, r2
 c003f42:	d901      	bls.n	c003f48 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 c003f44:	2303      	movs	r3, #3
 c003f46:	e0c0      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 c003f48:	4b15      	ldr	r3, [pc, #84]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003f4a:	69db      	ldr	r3, [r3, #28]
 c003f4c:	f003 0318 	and.w	r3, r3, #24
 c003f50:	2b10      	cmp	r3, #16
 c003f52:	d1ee      	bne.n	c003f32 <HAL_RCC_ClockConfig+0x1ba>
 c003f54:	e02c      	b.n	c003fb0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 c003f56:	687b      	ldr	r3, [r7, #4]
 c003f58:	685b      	ldr	r3, [r3, #4]
 c003f5a:	2b01      	cmp	r3, #1
 c003f5c:	d122      	bne.n	c003fa4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 c003f5e:	e00a      	b.n	c003f76 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 c003f60:	f7fd faca 	bl	c0014f8 <HAL_GetTick>
 c003f64:	4602      	mov	r2, r0
 c003f66:	68fb      	ldr	r3, [r7, #12]
 c003f68:	1ad3      	subs	r3, r2, r3
 c003f6a:	f241 3288 	movw	r2, #5000	; 0x1388
 c003f6e:	4293      	cmp	r3, r2
 c003f70:	d901      	bls.n	c003f76 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 c003f72:	2303      	movs	r3, #3
 c003f74:	e0a9      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 c003f76:	4b0a      	ldr	r3, [pc, #40]	; (c003fa0 <HAL_RCC_ClockConfig+0x228>)
 c003f78:	69db      	ldr	r3, [r3, #28]
 c003f7a:	f003 0318 	and.w	r3, r3, #24
 c003f7e:	2b08      	cmp	r3, #8
 c003f80:	d1ee      	bne.n	c003f60 <HAL_RCC_ClockConfig+0x1e8>
 c003f82:	e015      	b.n	c003fb0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 c003f84:	f7fd fab8 	bl	c0014f8 <HAL_GetTick>
 c003f88:	4602      	mov	r2, r0
 c003f8a:	68fb      	ldr	r3, [r7, #12]
 c003f8c:	1ad3      	subs	r3, r2, r3
 c003f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 c003f92:	4293      	cmp	r3, r2
 c003f94:	d906      	bls.n	c003fa4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 c003f96:	2303      	movs	r3, #3
 c003f98:	e097      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
 c003f9a:	bf00      	nop
 c003f9c:	50022000 	.word	0x50022000
 c003fa0:	54020c00 	.word	0x54020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 c003fa4:	4b4b      	ldr	r3, [pc, #300]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c003fa6:	69db      	ldr	r3, [r3, #28]
 c003fa8:	f003 0318 	and.w	r3, r3, #24
 c003fac:	2b00      	cmp	r3, #0
 c003fae:	d1e9      	bne.n	c003f84 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c003fb0:	687b      	ldr	r3, [r7, #4]
 c003fb2:	681b      	ldr	r3, [r3, #0]
 c003fb4:	f003 0302 	and.w	r3, r3, #2
 c003fb8:	2b00      	cmp	r3, #0
 c003fba:	d010      	beq.n	c003fde <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 c003fbc:	687b      	ldr	r3, [r7, #4]
 c003fbe:	689a      	ldr	r2, [r3, #8]
 c003fc0:	4b44      	ldr	r3, [pc, #272]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c003fc2:	6a1b      	ldr	r3, [r3, #32]
 c003fc4:	f003 030f 	and.w	r3, r3, #15
 c003fc8:	429a      	cmp	r2, r3
 c003fca:	d208      	bcs.n	c003fde <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 c003fcc:	4b41      	ldr	r3, [pc, #260]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c003fce:	6a1b      	ldr	r3, [r3, #32]
 c003fd0:	f023 020f 	bic.w	r2, r3, #15
 c003fd4:	687b      	ldr	r3, [r7, #4]
 c003fd6:	689b      	ldr	r3, [r3, #8]
 c003fd8:	493e      	ldr	r1, [pc, #248]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c003fda:	4313      	orrs	r3, r2
 c003fdc:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c003fde:	4b3e      	ldr	r3, [pc, #248]	; (c0040d8 <HAL_RCC_ClockConfig+0x360>)
 c003fe0:	681b      	ldr	r3, [r3, #0]
 c003fe2:	f003 030f 	and.w	r3, r3, #15
 c003fe6:	683a      	ldr	r2, [r7, #0]
 c003fe8:	429a      	cmp	r2, r3
 c003fea:	d210      	bcs.n	c00400e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c003fec:	4b3a      	ldr	r3, [pc, #232]	; (c0040d8 <HAL_RCC_ClockConfig+0x360>)
 c003fee:	681b      	ldr	r3, [r3, #0]
 c003ff0:	f023 020f 	bic.w	r2, r3, #15
 c003ff4:	4938      	ldr	r1, [pc, #224]	; (c0040d8 <HAL_RCC_ClockConfig+0x360>)
 c003ff6:	683b      	ldr	r3, [r7, #0]
 c003ff8:	4313      	orrs	r3, r2
 c003ffa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c003ffc:	4b36      	ldr	r3, [pc, #216]	; (c0040d8 <HAL_RCC_ClockConfig+0x360>)
 c003ffe:	681b      	ldr	r3, [r3, #0]
 c004000:	f003 030f 	and.w	r3, r3, #15
 c004004:	683a      	ldr	r2, [r7, #0]
 c004006:	429a      	cmp	r2, r3
 c004008:	d001      	beq.n	c00400e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 c00400a:	2301      	movs	r3, #1
 c00400c:	e05d      	b.n	c0040ca <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c00400e:	687b      	ldr	r3, [r7, #4]
 c004010:	681b      	ldr	r3, [r3, #0]
 c004012:	f003 0304 	and.w	r3, r3, #4
 c004016:	2b00      	cmp	r3, #0
 c004018:	d010      	beq.n	c00403c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 c00401a:	687b      	ldr	r3, [r7, #4]
 c00401c:	68da      	ldr	r2, [r3, #12]
 c00401e:	4b2d      	ldr	r3, [pc, #180]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c004020:	6a1b      	ldr	r3, [r3, #32]
 c004022:	f003 0370 	and.w	r3, r3, #112	; 0x70
 c004026:	429a      	cmp	r2, r3
 c004028:	d208      	bcs.n	c00403c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 c00402a:	4b2a      	ldr	r3, [pc, #168]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c00402c:	6a1b      	ldr	r3, [r3, #32]
 c00402e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 c004032:	687b      	ldr	r3, [r7, #4]
 c004034:	68db      	ldr	r3, [r3, #12]
 c004036:	4927      	ldr	r1, [pc, #156]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c004038:	4313      	orrs	r3, r2
 c00403a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c00403c:	687b      	ldr	r3, [r7, #4]
 c00403e:	681b      	ldr	r3, [r3, #0]
 c004040:	f003 0308 	and.w	r3, r3, #8
 c004044:	2b00      	cmp	r3, #0
 c004046:	d012      	beq.n	c00406e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 c004048:	687b      	ldr	r3, [r7, #4]
 c00404a:	691a      	ldr	r2, [r3, #16]
 c00404c:	4b21      	ldr	r3, [pc, #132]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c00404e:	6a1b      	ldr	r3, [r3, #32]
 c004050:	091b      	lsrs	r3, r3, #4
 c004052:	f003 0370 	and.w	r3, r3, #112	; 0x70
 c004056:	429a      	cmp	r2, r3
 c004058:	d209      	bcs.n	c00406e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 c00405a:	4b1e      	ldr	r3, [pc, #120]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c00405c:	6a1b      	ldr	r3, [r3, #32]
 c00405e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c004062:	687b      	ldr	r3, [r7, #4]
 c004064:	691b      	ldr	r3, [r3, #16]
 c004066:	011b      	lsls	r3, r3, #4
 c004068:	491a      	ldr	r1, [pc, #104]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c00406a:	4313      	orrs	r3, r2
 c00406c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 c00406e:	687b      	ldr	r3, [r7, #4]
 c004070:	681b      	ldr	r3, [r3, #0]
 c004072:	f003 0310 	and.w	r3, r3, #16
 c004076:	2b00      	cmp	r3, #0
 c004078:	d012      	beq.n	c0040a0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 c00407a:	687b      	ldr	r3, [r7, #4]
 c00407c:	695a      	ldr	r2, [r3, #20]
 c00407e:	4b15      	ldr	r3, [pc, #84]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c004080:	6a1b      	ldr	r3, [r3, #32]
 c004082:	0a1b      	lsrs	r3, r3, #8
 c004084:	f003 0370 	and.w	r3, r3, #112	; 0x70
 c004088:	429a      	cmp	r2, r3
 c00408a:	d209      	bcs.n	c0040a0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 c00408c:	4b11      	ldr	r3, [pc, #68]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c00408e:	6a1b      	ldr	r3, [r3, #32]
 c004090:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 c004094:	687b      	ldr	r3, [r7, #4]
 c004096:	695b      	ldr	r3, [r3, #20]
 c004098:	021b      	lsls	r3, r3, #8
 c00409a:	490e      	ldr	r1, [pc, #56]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c00409c:	4313      	orrs	r3, r2
 c00409e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 c0040a0:	f000 f822 	bl	c0040e8 <HAL_RCC_GetSysClockFreq>
 c0040a4:	4602      	mov	r2, r0
 c0040a6:	4b0b      	ldr	r3, [pc, #44]	; (c0040d4 <HAL_RCC_ClockConfig+0x35c>)
 c0040a8:	6a1b      	ldr	r3, [r3, #32]
 c0040aa:	f003 030f 	and.w	r3, r3, #15
 c0040ae:	490b      	ldr	r1, [pc, #44]	; (c0040dc <HAL_RCC_ClockConfig+0x364>)
 c0040b0:	5ccb      	ldrb	r3, [r1, r3]
 c0040b2:	fa22 f303 	lsr.w	r3, r2, r3
 c0040b6:	4a0a      	ldr	r2, [pc, #40]	; (c0040e0 <HAL_RCC_ClockConfig+0x368>)
 c0040b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 c0040ba:	4b0a      	ldr	r3, [pc, #40]	; (c0040e4 <HAL_RCC_ClockConfig+0x36c>)
 c0040bc:	681b      	ldr	r3, [r3, #0]
 c0040be:	4618      	mov	r0, r3
 c0040c0:	f7fd f9d0 	bl	c001464 <HAL_InitTick>
 c0040c4:	4603      	mov	r3, r0
 c0040c6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 c0040c8:	7afb      	ldrb	r3, [r7, #11]
}
 c0040ca:	4618      	mov	r0, r3
 c0040cc:	3710      	adds	r7, #16
 c0040ce:	46bd      	mov	sp, r7
 c0040d0:	bd80      	pop	{r7, pc}
 c0040d2:	bf00      	nop
 c0040d4:	54020c00 	.word	0x54020c00
 c0040d8:	50022000 	.word	0x50022000
 c0040dc:	0c00655c 	.word	0x0c00655c
 c0040e0:	30000000 	.word	0x30000000
 c0040e4:	30000004 	.word	0x30000004

0c0040e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 c0040e8:	b480      	push	{r7}
 c0040ea:	b089      	sub	sp, #36	; 0x24
 c0040ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 c0040ee:	4b8c      	ldr	r3, [pc, #560]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c0040f0:	69db      	ldr	r3, [r3, #28]
 c0040f2:	f003 0318 	and.w	r3, r3, #24
 c0040f6:	2b08      	cmp	r3, #8
 c0040f8:	d102      	bne.n	c004100 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 c0040fa:	4b8a      	ldr	r3, [pc, #552]	; (c004324 <HAL_RCC_GetSysClockFreq+0x23c>)
 c0040fc:	61fb      	str	r3, [r7, #28]
 c0040fe:	e107      	b.n	c004310 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 c004100:	4b87      	ldr	r3, [pc, #540]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c004102:	69db      	ldr	r3, [r3, #28]
 c004104:	f003 0318 	and.w	r3, r3, #24
 c004108:	2b00      	cmp	r3, #0
 c00410a:	d112      	bne.n	c004132 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 c00410c:	4b84      	ldr	r3, [pc, #528]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c00410e:	681b      	ldr	r3, [r3, #0]
 c004110:	f003 0320 	and.w	r3, r3, #32
 c004114:	2b00      	cmp	r3, #0
 c004116:	d009      	beq.n	c00412c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 c004118:	4b81      	ldr	r3, [pc, #516]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c00411a:	681b      	ldr	r3, [r3, #0]
 c00411c:	08db      	lsrs	r3, r3, #3
 c00411e:	f003 0303 	and.w	r3, r3, #3
 c004122:	4a81      	ldr	r2, [pc, #516]	; (c004328 <HAL_RCC_GetSysClockFreq+0x240>)
 c004124:	fa22 f303 	lsr.w	r3, r2, r3
 c004128:	61fb      	str	r3, [r7, #28]
 c00412a:	e0f1      	b.n	c004310 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 c00412c:	4b7e      	ldr	r3, [pc, #504]	; (c004328 <HAL_RCC_GetSysClockFreq+0x240>)
 c00412e:	61fb      	str	r3, [r7, #28]
 c004130:	e0ee      	b.n	c004310 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 c004132:	4b7b      	ldr	r3, [pc, #492]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c004134:	69db      	ldr	r3, [r3, #28]
 c004136:	f003 0318 	and.w	r3, r3, #24
 c00413a:	2b10      	cmp	r3, #16
 c00413c:	d102      	bne.n	c004144 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 c00413e:	4b7b      	ldr	r3, [pc, #492]	; (c00432c <HAL_RCC_GetSysClockFreq+0x244>)
 c004140:	61fb      	str	r3, [r7, #28]
 c004142:	e0e5      	b.n	c004310 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c004144:	4b76      	ldr	r3, [pc, #472]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c004146:	69db      	ldr	r3, [r3, #28]
 c004148:	f003 0318 	and.w	r3, r3, #24
 c00414c:	2b18      	cmp	r3, #24
 c00414e:	f040 80dd 	bne.w	c00430c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 c004152:	4b73      	ldr	r3, [pc, #460]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c004154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c004156:	f003 0303 	and.w	r3, r3, #3
 c00415a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 c00415c:	4b70      	ldr	r3, [pc, #448]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c00415e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c004160:	0a1b      	lsrs	r3, r3, #8
 c004162:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 c004166:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 c004168:	4b6d      	ldr	r3, [pc, #436]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c00416a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00416c:	091b      	lsrs	r3, r3, #4
 c00416e:	f003 0301 	and.w	r3, r3, #1
 c004172:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 c004174:	4b6a      	ldr	r3, [pc, #424]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c004176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 c004178:	08db      	lsrs	r3, r3, #3
 c00417a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 c00417e:	68fa      	ldr	r2, [r7, #12]
 c004180:	fb02 f303 	mul.w	r3, r2, r3
 c004184:	ee07 3a90 	vmov	s15, r3
 c004188:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c00418c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 c004190:	693b      	ldr	r3, [r7, #16]
 c004192:	2b00      	cmp	r3, #0
 c004194:	f000 80b7 	beq.w	c004306 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 c004198:	697b      	ldr	r3, [r7, #20]
 c00419a:	2b01      	cmp	r3, #1
 c00419c:	d003      	beq.n	c0041a6 <HAL_RCC_GetSysClockFreq+0xbe>
 c00419e:	697b      	ldr	r3, [r7, #20]
 c0041a0:	2b03      	cmp	r3, #3
 c0041a2:	d056      	beq.n	c004252 <HAL_RCC_GetSysClockFreq+0x16a>
 c0041a4:	e077      	b.n	c004296 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 c0041a6:	4b5e      	ldr	r3, [pc, #376]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c0041a8:	681b      	ldr	r3, [r3, #0]
 c0041aa:	f003 0320 	and.w	r3, r3, #32
 c0041ae:	2b00      	cmp	r3, #0
 c0041b0:	d02d      	beq.n	c00420e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 c0041b2:	4b5b      	ldr	r3, [pc, #364]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c0041b4:	681b      	ldr	r3, [r3, #0]
 c0041b6:	08db      	lsrs	r3, r3, #3
 c0041b8:	f003 0303 	and.w	r3, r3, #3
 c0041bc:	4a5a      	ldr	r2, [pc, #360]	; (c004328 <HAL_RCC_GetSysClockFreq+0x240>)
 c0041be:	fa22 f303 	lsr.w	r3, r2, r3
 c0041c2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c0041c4:	687b      	ldr	r3, [r7, #4]
 c0041c6:	ee07 3a90 	vmov	s15, r3
 c0041ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 c0041ce:	693b      	ldr	r3, [r7, #16]
 c0041d0:	ee07 3a90 	vmov	s15, r3
 c0041d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c0041d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 c0041dc:	4b50      	ldr	r3, [pc, #320]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c0041de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0041e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 c0041e4:	ee07 3a90 	vmov	s15, r3
 c0041e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 c0041ec:	ed97 6a02 	vldr	s12, [r7, #8]
 c0041f0:	eddf 5a4f 	vldr	s11, [pc, #316]	; c004330 <HAL_RCC_GetSysClockFreq+0x248>
 c0041f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c0041f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 c0041fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c004200:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c004204:	ee67 7a27 	vmul.f32	s15, s14, s15
 c004208:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 c00420c:	e065      	b.n	c0042da <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c00420e:	693b      	ldr	r3, [r7, #16]
 c004210:	ee07 3a90 	vmov	s15, r3
 c004214:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c004218:	eddf 6a46 	vldr	s13, [pc, #280]	; c004334 <HAL_RCC_GetSysClockFreq+0x24c>
 c00421c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 c004220:	4b3f      	ldr	r3, [pc, #252]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c004222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c004224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 c004228:	ee07 3a90 	vmov	s15, r3
 c00422c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 c004230:	ed97 6a02 	vldr	s12, [r7, #8]
 c004234:	eddf 5a3e 	vldr	s11, [pc, #248]	; c004330 <HAL_RCC_GetSysClockFreq+0x248>
 c004238:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c00423c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 c004240:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c004244:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c004248:	ee67 7a27 	vmul.f32	s15, s14, s15
 c00424c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 c004250:	e043      	b.n	c0042da <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c004252:	693b      	ldr	r3, [r7, #16]
 c004254:	ee07 3a90 	vmov	s15, r3
 c004258:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c00425c:	eddf 6a36 	vldr	s13, [pc, #216]	; c004338 <HAL_RCC_GetSysClockFreq+0x250>
 c004260:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 c004264:	4b2e      	ldr	r3, [pc, #184]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c004266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c004268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 c00426c:	ee07 3a90 	vmov	s15, r3
 c004270:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 c004274:	ed97 6a02 	vldr	s12, [r7, #8]
 c004278:	eddf 5a2d 	vldr	s11, [pc, #180]	; c004330 <HAL_RCC_GetSysClockFreq+0x248>
 c00427c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c004280:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 c004284:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c004288:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c00428c:	ee67 7a27 	vmul.f32	s15, s14, s15
 c004290:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 c004294:	e021      	b.n	c0042da <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c004296:	693b      	ldr	r3, [r7, #16]
 c004298:	ee07 3a90 	vmov	s15, r3
 c00429c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 c0042a0:	eddf 6a26 	vldr	s13, [pc, #152]	; c00433c <HAL_RCC_GetSysClockFreq+0x254>
 c0042a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 c0042a8:	4b1d      	ldr	r3, [pc, #116]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c0042aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0042ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 c0042b0:	ee07 3a90 	vmov	s15, r3
 c0042b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 c0042b8:	ed97 6a02 	vldr	s12, [r7, #8]
 c0042bc:	eddf 5a1c 	vldr	s11, [pc, #112]	; c004330 <HAL_RCC_GetSysClockFreq+0x248>
 c0042c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c0042c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 c0042c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0042cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 c0042d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 c0042d4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 c0042d8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 c0042da:	4b11      	ldr	r3, [pc, #68]	; (c004320 <HAL_RCC_GetSysClockFreq+0x238>)
 c0042dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0042de:	0a5b      	lsrs	r3, r3, #9
 c0042e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 c0042e4:	3301      	adds	r3, #1
 c0042e6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 c0042e8:	683b      	ldr	r3, [r7, #0]
 c0042ea:	ee07 3a90 	vmov	s15, r3
 c0042ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 c0042f2:	edd7 6a06 	vldr	s13, [r7, #24]
 c0042f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 c0042fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 c0042fe:	ee17 3a90 	vmov	r3, s15
 c004302:	61fb      	str	r3, [r7, #28]
 c004304:	e004      	b.n	c004310 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 c004306:	2300      	movs	r3, #0
 c004308:	61fb      	str	r3, [r7, #28]
 c00430a:	e001      	b.n	c004310 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 c00430c:	4b06      	ldr	r3, [pc, #24]	; (c004328 <HAL_RCC_GetSysClockFreq+0x240>)
 c00430e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 c004310:	69fb      	ldr	r3, [r7, #28]
}
 c004312:	4618      	mov	r0, r3
 c004314:	3724      	adds	r7, #36	; 0x24
 c004316:	46bd      	mov	sp, r7
 c004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00431c:	4770      	bx	lr
 c00431e:	bf00      	nop
 c004320:	54020c00 	.word	0x54020c00
 c004324:	003d0900 	.word	0x003d0900
 c004328:	03d09000 	.word	0x03d09000
 c00432c:	017d7840 	.word	0x017d7840
 c004330:	46000000 	.word	0x46000000
 c004334:	4c742400 	.word	0x4c742400
 c004338:	4bbebc20 	.word	0x4bbebc20
 c00433c:	4a742400 	.word	0x4a742400

0c004340 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 c004340:	b580      	push	{r7, lr}
 c004342:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 c004344:	f7ff fed0 	bl	c0040e8 <HAL_RCC_GetSysClockFreq>
 c004348:	4602      	mov	r2, r0
 c00434a:	4b08      	ldr	r3, [pc, #32]	; (c00436c <HAL_RCC_GetHCLKFreq+0x2c>)
 c00434c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 c00434e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 c004352:	4907      	ldr	r1, [pc, #28]	; (c004370 <HAL_RCC_GetHCLKFreq+0x30>)
 c004354:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 c004356:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 c00435a:	fa22 f303 	lsr.w	r3, r2, r3
 c00435e:	4a05      	ldr	r2, [pc, #20]	; (c004374 <HAL_RCC_GetHCLKFreq+0x34>)
 c004360:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 c004362:	4b04      	ldr	r3, [pc, #16]	; (c004374 <HAL_RCC_GetHCLKFreq+0x34>)
 c004364:	681b      	ldr	r3, [r3, #0]
}
 c004366:	4618      	mov	r0, r3
 c004368:	bd80      	pop	{r7, pc}
 c00436a:	bf00      	nop
 c00436c:	54020c00 	.word	0x54020c00
 c004370:	0c00655c 	.word	0x0c00655c
 c004374:	30000000 	.word	0x30000000

0c004378 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 c004378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 c00437c:	b0d8      	sub	sp, #352	; 0x160
 c00437e:	af00      	add	r7, sp, #0
 c004380:	f8c7 014c 	str.w	r0, [r7, #332]	; 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 c004384:	2300      	movs	r3, #0
 c004386:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 c00438a:	2300      	movs	r3, #0
 c00438c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 c004390:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004394:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004398:	f002 7480 	and.w	r4, r2, #16777216	; 0x1000000
 c00439c:	2500      	movs	r5, #0
 c00439e:	ea54 0305 	orrs.w	r3, r4, r5
 c0043a2:	d00b      	beq.n	c0043bc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 c0043a4:	4bcd      	ldr	r3, [pc, #820]	; (c0046dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 c0043a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c0043aa:	f023 4140 	bic.w	r1, r3, #3221225472	; 0xc0000000
 c0043ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0043b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0043b4:	4ac9      	ldr	r2, [pc, #804]	; (c0046dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 c0043b6:	430b      	orrs	r3, r1
 c0043b8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 c0043bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0043c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 c0043c4:	f002 0801 	and.w	r8, r2, #1
 c0043c8:	f04f 0900 	mov.w	r9, #0
 c0043cc:	ea58 0309 	orrs.w	r3, r8, r9
 c0043d0:	d042      	beq.n	c004458 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 c0043d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0043d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c0043d8:	2b05      	cmp	r3, #5
 c0043da:	d823      	bhi.n	c004424 <HAL_RCCEx_PeriphCLKConfig+0xac>
 c0043dc:	a201      	add	r2, pc, #4	; (adr r2, c0043e4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 c0043de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c0043e2:	bf00      	nop
 c0043e4:	0c00442d 	.word	0x0c00442d
 c0043e8:	0c0043fd 	.word	0x0c0043fd
 c0043ec:	0c004411 	.word	0x0c004411
 c0043f0:	0c00442d 	.word	0x0c00442d
 c0043f4:	0c00442d 	.word	0x0c00442d
 c0043f8:	0c00442d 	.word	0x0c00442d
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c0043fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004400:	3308      	adds	r3, #8
 c004402:	4618      	mov	r0, r3
 c004404:	f001 ff42 	bl	c00628c <RCCEx_PLL2_Config>
 c004408:	4603      	mov	r3, r0
 c00440a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 c00440e:	e00e      	b.n	c00442e <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004410:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004414:	3330      	adds	r3, #48	; 0x30
 c004416:	4618      	mov	r0, r3
 c004418:	f001 ffd0 	bl	c0063bc <RCCEx_PLL3_Config>
 c00441c:	4603      	mov	r3, r0
 c00441e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 c004422:	e004      	b.n	c00442e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004424:	2301      	movs	r3, #1
 c004426:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c00442a:	e000      	b.n	c00442e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 c00442c:	bf00      	nop
    }

    if (ret == HAL_OK)
 c00442e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004432:	2b00      	cmp	r3, #0
 c004434:	d10c      	bne.n	c004450 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 c004436:	4ba9      	ldr	r3, [pc, #676]	; (c0046dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 c004438:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c00443c:	f023 0107 	bic.w	r1, r3, #7
 c004440:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c004446:	4aa5      	ldr	r2, [pc, #660]	; (c0046dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 c004448:	430b      	orrs	r3, r1
 c00444a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c00444e:	e003      	b.n	c004458 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004450:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004454:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 c004458:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00445c:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004460:	f002 0a02 	and.w	sl, r2, #2
 c004464:	f04f 0b00 	mov.w	fp, #0
 c004468:	ea5a 030b 	orrs.w	r3, sl, fp
 c00446c:	f000 8088 	beq.w	c004580 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 c004470:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004474:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c004476:	2b28      	cmp	r3, #40	; 0x28
 c004478:	d868      	bhi.n	c00454c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 c00447a:	a201      	add	r2, pc, #4	; (adr r2, c004480 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 c00447c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c004480:	0c004555 	.word	0x0c004555
 c004484:	0c00454d 	.word	0x0c00454d
 c004488:	0c00454d 	.word	0x0c00454d
 c00448c:	0c00454d 	.word	0x0c00454d
 c004490:	0c00454d 	.word	0x0c00454d
 c004494:	0c00454d 	.word	0x0c00454d
 c004498:	0c00454d 	.word	0x0c00454d
 c00449c:	0c00454d 	.word	0x0c00454d
 c0044a0:	0c004525 	.word	0x0c004525
 c0044a4:	0c00454d 	.word	0x0c00454d
 c0044a8:	0c00454d 	.word	0x0c00454d
 c0044ac:	0c00454d 	.word	0x0c00454d
 c0044b0:	0c00454d 	.word	0x0c00454d
 c0044b4:	0c00454d 	.word	0x0c00454d
 c0044b8:	0c00454d 	.word	0x0c00454d
 c0044bc:	0c00454d 	.word	0x0c00454d
 c0044c0:	0c004539 	.word	0x0c004539
 c0044c4:	0c00454d 	.word	0x0c00454d
 c0044c8:	0c00454d 	.word	0x0c00454d
 c0044cc:	0c00454d 	.word	0x0c00454d
 c0044d0:	0c00454d 	.word	0x0c00454d
 c0044d4:	0c00454d 	.word	0x0c00454d
 c0044d8:	0c00454d 	.word	0x0c00454d
 c0044dc:	0c00454d 	.word	0x0c00454d
 c0044e0:	0c004555 	.word	0x0c004555
 c0044e4:	0c00454d 	.word	0x0c00454d
 c0044e8:	0c00454d 	.word	0x0c00454d
 c0044ec:	0c00454d 	.word	0x0c00454d
 c0044f0:	0c00454d 	.word	0x0c00454d
 c0044f4:	0c00454d 	.word	0x0c00454d
 c0044f8:	0c00454d 	.word	0x0c00454d
 c0044fc:	0c00454d 	.word	0x0c00454d
 c004500:	0c004555 	.word	0x0c004555
 c004504:	0c00454d 	.word	0x0c00454d
 c004508:	0c00454d 	.word	0x0c00454d
 c00450c:	0c00454d 	.word	0x0c00454d
 c004510:	0c00454d 	.word	0x0c00454d
 c004514:	0c00454d 	.word	0x0c00454d
 c004518:	0c00454d 	.word	0x0c00454d
 c00451c:	0c00454d 	.word	0x0c00454d
 c004520:	0c004555 	.word	0x0c004555
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c004524:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004528:	3308      	adds	r3, #8
 c00452a:	4618      	mov	r0, r3
 c00452c:	f001 feae 	bl	c00628c <RCCEx_PLL2_Config>
 c004530:	4603      	mov	r3, r0
 c004532:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 c004536:	e00e      	b.n	c004556 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004538:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00453c:	3330      	adds	r3, #48	; 0x30
 c00453e:	4618      	mov	r0, r3
 c004540:	f001 ff3c 	bl	c0063bc <RCCEx_PLL3_Config>
 c004544:	4603      	mov	r3, r0
 c004546:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 c00454a:	e004      	b.n	c004556 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c00454c:	2301      	movs	r3, #1
 c00454e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004552:	e000      	b.n	c004556 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 c004554:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004556:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00455a:	2b00      	cmp	r3, #0
 c00455c:	d10c      	bne.n	c004578 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 c00455e:	4b5f      	ldr	r3, [pc, #380]	; (c0046dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 c004560:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c004564:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 c004568:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00456c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c00456e:	4a5b      	ldr	r2, [pc, #364]	; (c0046dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 c004570:	430b      	orrs	r3, r1
 c004572:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c004576:	e003      	b.n	c004580 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004578:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00457c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 c004580:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004584:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004588:	f002 0304 	and.w	r3, r2, #4
 c00458c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 c004590:	2300      	movs	r3, #0
 c004592:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 c004596:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	; 0x140
 c00459a:	460b      	mov	r3, r1
 c00459c:	4313      	orrs	r3, r2
 c00459e:	d04e      	beq.n	c00463e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 c0045a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0045a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c0045a6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 c0045aa:	d02c      	beq.n	c004606 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 c0045ac:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 c0045b0:	d825      	bhi.n	c0045fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 c0045b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c0045b6:	d028      	beq.n	c00460a <HAL_RCCEx_PeriphCLKConfig+0x292>
 c0045b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c0045bc:	d81f      	bhi.n	c0045fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 c0045be:	2bc0      	cmp	r3, #192	; 0xc0
 c0045c0:	d025      	beq.n	c00460e <HAL_RCCEx_PeriphCLKConfig+0x296>
 c0045c2:	2bc0      	cmp	r3, #192	; 0xc0
 c0045c4:	d81b      	bhi.n	c0045fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 c0045c6:	2b80      	cmp	r3, #128	; 0x80
 c0045c8:	d00f      	beq.n	c0045ea <HAL_RCCEx_PeriphCLKConfig+0x272>
 c0045ca:	2b80      	cmp	r3, #128	; 0x80
 c0045cc:	d817      	bhi.n	c0045fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 c0045ce:	2b00      	cmp	r3, #0
 c0045d0:	d01f      	beq.n	c004612 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 c0045d2:	2b40      	cmp	r3, #64	; 0x40
 c0045d4:	d113      	bne.n	c0045fe <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c0045d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0045da:	3308      	adds	r3, #8
 c0045dc:	4618      	mov	r0, r3
 c0045de:	f001 fe55 	bl	c00628c <RCCEx_PLL2_Config>
 c0045e2:	4603      	mov	r3, r0
 c0045e4:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 c0045e8:	e014      	b.n	c004614 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c0045ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0045ee:	3330      	adds	r3, #48	; 0x30
 c0045f0:	4618      	mov	r0, r3
 c0045f2:	f001 fee3 	bl	c0063bc <RCCEx_PLL3_Config>
 c0045f6:	4603      	mov	r3, r0
 c0045f8:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 c0045fc:	e00a      	b.n	c004614 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c0045fe:	2301      	movs	r3, #1
 c004600:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004604:	e006      	b.n	c004614 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 c004606:	bf00      	nop
 c004608:	e004      	b.n	c004614 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 c00460a:	bf00      	nop
 c00460c:	e002      	b.n	c004614 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 c00460e:	bf00      	nop
 c004610:	e000      	b.n	c004614 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 c004612:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004614:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004618:	2b00      	cmp	r3, #0
 c00461a:	d10c      	bne.n	c004636 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 c00461c:	4b2f      	ldr	r3, [pc, #188]	; (c0046dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 c00461e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c004622:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 c004626:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00462a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c00462c:	4a2b      	ldr	r2, [pc, #172]	; (c0046dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 c00462e:	430b      	orrs	r3, r1
 c004630:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c004634:	e003      	b.n	c00463e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004636:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00463a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 c00463e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004642:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004646:	f002 0308 	and.w	r3, r2, #8
 c00464a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 c00464e:	2300      	movs	r3, #0
 c004650:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 c004654:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	; 0x138
 c004658:	460b      	mov	r3, r1
 c00465a:	4313      	orrs	r3, r2
 c00465c:	d056      	beq.n	c00470c <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 c00465e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004662:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c004664:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 c004668:	d031      	beq.n	c0046ce <HAL_RCCEx_PeriphCLKConfig+0x356>
 c00466a:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 c00466e:	d82a      	bhi.n	c0046c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 c004670:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c004674:	d02d      	beq.n	c0046d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 c004676:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c00467a:	d824      	bhi.n	c0046c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 c00467c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 c004680:	d029      	beq.n	c0046d6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 c004682:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 c004686:	d81e      	bhi.n	c0046c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 c004688:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c00468c:	d011      	beq.n	c0046b2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 c00468e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c004692:	d818      	bhi.n	c0046c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 c004694:	2b00      	cmp	r3, #0
 c004696:	d023      	beq.n	c0046e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 c004698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c00469c:	d113      	bne.n	c0046c6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c00469e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0046a2:	3308      	adds	r3, #8
 c0046a4:	4618      	mov	r0, r3
 c0046a6:	f001 fdf1 	bl	c00628c <RCCEx_PLL2_Config>
 c0046aa:	4603      	mov	r3, r0
 c0046ac:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 c0046b0:	e017      	b.n	c0046e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c0046b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0046b6:	3330      	adds	r3, #48	; 0x30
 c0046b8:	4618      	mov	r0, r3
 c0046ba:	f001 fe7f 	bl	c0063bc <RCCEx_PLL3_Config>
 c0046be:	4603      	mov	r3, r0
 c0046c0:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 c0046c4:	e00d      	b.n	c0046e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c0046c6:	2301      	movs	r3, #1
 c0046c8:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0046cc:	e009      	b.n	c0046e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 c0046ce:	bf00      	nop
 c0046d0:	e007      	b.n	c0046e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 c0046d2:	bf00      	nop
 c0046d4:	e005      	b.n	c0046e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 c0046d6:	bf00      	nop
 c0046d8:	e003      	b.n	c0046e2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 c0046da:	bf00      	nop
 c0046dc:	54020c00 	.word	0x54020c00
        break;
 c0046e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0046e2:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0046e6:	2b00      	cmp	r3, #0
 c0046e8:	d10c      	bne.n	c004704 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 c0046ea:	4bbb      	ldr	r3, [pc, #748]	; (c0049d8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 c0046ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c0046f0:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 c0046f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0046f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c0046fa:	4ab7      	ldr	r2, [pc, #732]	; (c0049d8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 c0046fc:	430b      	orrs	r3, r1
 c0046fe:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c004702:	e003      	b.n	c00470c <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004704:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004708:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 c00470c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004710:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004714:	f002 0310 	and.w	r3, r2, #16
 c004718:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 c00471c:	2300      	movs	r3, #0
 c00471e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 c004722:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	; 0x130
 c004726:	460b      	mov	r3, r1
 c004728:	4313      	orrs	r3, r2
 c00472a:	d053      	beq.n	c0047d4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 c00472c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004730:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c004732:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 c004736:	d031      	beq.n	c00479c <HAL_RCCEx_PeriphCLKConfig+0x424>
 c004738:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 c00473c:	d82a      	bhi.n	c004794 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 c00473e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c004742:	d02d      	beq.n	c0047a0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 c004744:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c004748:	d824      	bhi.n	c004794 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 c00474a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 c00474e:	d029      	beq.n	c0047a4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 c004750:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 c004754:	d81e      	bhi.n	c004794 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 c004756:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c00475a:	d011      	beq.n	c004780 <HAL_RCCEx_PeriphCLKConfig+0x408>
 c00475c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c004760:	d818      	bhi.n	c004794 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 c004762:	2b00      	cmp	r3, #0
 c004764:	d020      	beq.n	c0047a8 <HAL_RCCEx_PeriphCLKConfig+0x430>
 c004766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c00476a:	d113      	bne.n	c004794 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c00476c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004770:	3308      	adds	r3, #8
 c004772:	4618      	mov	r0, r3
 c004774:	f001 fd8a 	bl	c00628c <RCCEx_PLL2_Config>
 c004778:	4603      	mov	r3, r0
 c00477a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 c00477e:	e014      	b.n	c0047aa <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004780:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004784:	3330      	adds	r3, #48	; 0x30
 c004786:	4618      	mov	r0, r3
 c004788:	f001 fe18 	bl	c0063bc <RCCEx_PLL3_Config>
 c00478c:	4603      	mov	r3, r0
 c00478e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 c004792:	e00a      	b.n	c0047aa <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004794:	2301      	movs	r3, #1
 c004796:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c00479a:	e006      	b.n	c0047aa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 c00479c:	bf00      	nop
 c00479e:	e004      	b.n	c0047aa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 c0047a0:	bf00      	nop
 c0047a2:	e002      	b.n	c0047aa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 c0047a4:	bf00      	nop
 c0047a6:	e000      	b.n	c0047aa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 c0047a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0047aa:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0047ae:	2b00      	cmp	r3, #0
 c0047b0:	d10c      	bne.n	c0047cc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 c0047b2:	4b89      	ldr	r3, [pc, #548]	; (c0049d8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 c0047b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c0047b8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 c0047bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0047c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c0047c2:	4a85      	ldr	r2, [pc, #532]	; (c0049d8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 c0047c4:	430b      	orrs	r3, r1
 c0047c6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c0047ca:	e003      	b.n	c0047d4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0047cc:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0047d0:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 c0047d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0047d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 c0047dc:	f002 0320 	and.w	r3, r2, #32
 c0047e0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 c0047e4:	2300      	movs	r3, #0
 c0047e6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 c0047ea:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	; 0x128
 c0047ee:	460b      	mov	r3, r1
 c0047f0:	4313      	orrs	r3, r2
 c0047f2:	d053      	beq.n	c00489c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 c0047f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0047f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c0047fa:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 c0047fe:	d031      	beq.n	c004864 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 c004800:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 c004804:	d82a      	bhi.n	c00485c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 c004806:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c00480a:	d02d      	beq.n	c004868 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 c00480c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c004810:	d824      	bhi.n	c00485c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 c004812:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 c004816:	d029      	beq.n	c00486c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 c004818:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 c00481c:	d81e      	bhi.n	c00485c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 c00481e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c004822:	d011      	beq.n	c004848 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 c004824:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c004828:	d818      	bhi.n	c00485c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 c00482a:	2b00      	cmp	r3, #0
 c00482c:	d020      	beq.n	c004870 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 c00482e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c004832:	d113      	bne.n	c00485c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c004834:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004838:	3308      	adds	r3, #8
 c00483a:	4618      	mov	r0, r3
 c00483c:	f001 fd26 	bl	c00628c <RCCEx_PLL2_Config>
 c004840:	4603      	mov	r3, r0
 c004842:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 c004846:	e014      	b.n	c004872 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004848:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00484c:	3330      	adds	r3, #48	; 0x30
 c00484e:	4618      	mov	r0, r3
 c004850:	f001 fdb4 	bl	c0063bc <RCCEx_PLL3_Config>
 c004854:	4603      	mov	r3, r0
 c004856:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 c00485a:	e00a      	b.n	c004872 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c00485c:	2301      	movs	r3, #1
 c00485e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004862:	e006      	b.n	c004872 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 c004864:	bf00      	nop
 c004866:	e004      	b.n	c004872 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 c004868:	bf00      	nop
 c00486a:	e002      	b.n	c004872 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 c00486c:	bf00      	nop
 c00486e:	e000      	b.n	c004872 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 c004870:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004872:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004876:	2b00      	cmp	r3, #0
 c004878:	d10c      	bne.n	c004894 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 c00487a:	4b57      	ldr	r3, [pc, #348]	; (c0049d8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 c00487c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c004880:	f423 3160 	bic.w	r1, r3, #229376	; 0x38000
 c004884:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c00488a:	4a53      	ldr	r2, [pc, #332]	; (c0049d8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 c00488c:	430b      	orrs	r3, r1
 c00488e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c004892:	e003      	b.n	c00489c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004894:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004898:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 c00489c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0048a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 c0048a4:	f002 0340 	and.w	r3, r2, #64	; 0x40
 c0048a8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 c0048ac:	2300      	movs	r3, #0
 c0048ae:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 c0048b2:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	; 0x120
 c0048b6:	460b      	mov	r3, r1
 c0048b8:	4313      	orrs	r3, r2
 c0048ba:	d053      	beq.n	c004964 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 c0048bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0048c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c0048c2:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 c0048c6:	d031      	beq.n	c00492c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 c0048c8:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 c0048cc:	d82a      	bhi.n	c004924 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 c0048ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c0048d2:	d02d      	beq.n	c004930 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 c0048d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c0048d8:	d824      	bhi.n	c004924 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 c0048da:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 c0048de:	d029      	beq.n	c004934 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 c0048e0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 c0048e4:	d81e      	bhi.n	c004924 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 c0048e6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 c0048ea:	d011      	beq.n	c004910 <HAL_RCCEx_PeriphCLKConfig+0x598>
 c0048ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 c0048f0:	d818      	bhi.n	c004924 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 c0048f2:	2b00      	cmp	r3, #0
 c0048f4:	d020      	beq.n	c004938 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 c0048f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 c0048fa:	d113      	bne.n	c004924 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c0048fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004900:	3308      	adds	r3, #8
 c004902:	4618      	mov	r0, r3
 c004904:	f001 fcc2 	bl	c00628c <RCCEx_PLL2_Config>
 c004908:	4603      	mov	r3, r0
 c00490a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 c00490e:	e014      	b.n	c00493a <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004910:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004914:	3330      	adds	r3, #48	; 0x30
 c004916:	4618      	mov	r0, r3
 c004918:	f001 fd50 	bl	c0063bc <RCCEx_PLL3_Config>
 c00491c:	4603      	mov	r3, r0
 c00491e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 c004922:	e00a      	b.n	c00493a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004924:	2301      	movs	r3, #1
 c004926:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c00492a:	e006      	b.n	c00493a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 c00492c:	bf00      	nop
 c00492e:	e004      	b.n	c00493a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 c004930:	bf00      	nop
 c004932:	e002      	b.n	c00493a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 c004934:	bf00      	nop
 c004936:	e000      	b.n	c00493a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 c004938:	bf00      	nop
    }

    if (ret == HAL_OK)
 c00493a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00493e:	2b00      	cmp	r3, #0
 c004940:	d10c      	bne.n	c00495c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 c004942:	4b25      	ldr	r3, [pc, #148]	; (c0049d8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 c004944:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c004948:	f423 11e0 	bic.w	r1, r3, #1835008	; 0x1c0000
 c00494c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004950:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c004952:	4a21      	ldr	r2, [pc, #132]	; (c0049d8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 c004954:	430b      	orrs	r3, r1
 c004956:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c00495a:	e003      	b.n	c004964 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c00495c:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004960:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 c004964:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004968:	e9d3 2300 	ldrd	r2, r3, [r3]
 c00496c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 c004970:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 c004974:	2300      	movs	r3, #0
 c004976:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 c00497a:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	; 0x118
 c00497e:	460b      	mov	r3, r1
 c004980:	4313      	orrs	r3, r2
 c004982:	d055      	beq.n	c004a30 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 c004984:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004988:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c00498a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 c00498e:	d033      	beq.n	c0049f8 <HAL_RCCEx_PeriphCLKConfig+0x680>
 c004990:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 c004994:	d82c      	bhi.n	c0049f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 c004996:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 c00499a:	d02f      	beq.n	c0049fc <HAL_RCCEx_PeriphCLKConfig+0x684>
 c00499c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 c0049a0:	d826      	bhi.n	c0049f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 c0049a2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 c0049a6:	d02b      	beq.n	c004a00 <HAL_RCCEx_PeriphCLKConfig+0x688>
 c0049a8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 c0049ac:	d820      	bhi.n	c0049f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 c0049ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 c0049b2:	d013      	beq.n	c0049dc <HAL_RCCEx_PeriphCLKConfig+0x664>
 c0049b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 c0049b8:	d81a      	bhi.n	c0049f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 c0049ba:	2b00      	cmp	r3, #0
 c0049bc:	d022      	beq.n	c004a04 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 c0049be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c0049c2:	d115      	bne.n	c0049f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c0049c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0049c8:	3308      	adds	r3, #8
 c0049ca:	4618      	mov	r0, r3
 c0049cc:	f001 fc5e 	bl	c00628c <RCCEx_PLL2_Config>
 c0049d0:	4603      	mov	r3, r0
 c0049d2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 c0049d6:	e016      	b.n	c004a06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 c0049d8:	54020c00 	.word	0x54020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c0049dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0049e0:	3330      	adds	r3, #48	; 0x30
 c0049e2:	4618      	mov	r0, r3
 c0049e4:	f001 fcea 	bl	c0063bc <RCCEx_PLL3_Config>
 c0049e8:	4603      	mov	r3, r0
 c0049ea:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 c0049ee:	e00a      	b.n	c004a06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c0049f0:	2301      	movs	r3, #1
 c0049f2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0049f6:	e006      	b.n	c004a06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 c0049f8:	bf00      	nop
 c0049fa:	e004      	b.n	c004a06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 c0049fc:	bf00      	nop
 c0049fe:	e002      	b.n	c004a06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 c004a00:	bf00      	nop
 c004a02:	e000      	b.n	c004a06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 c004a04:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004a06:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004a0a:	2b00      	cmp	r3, #0
 c004a0c:	d10c      	bne.n	c004a28 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 c004a0e:	4bbb      	ldr	r3, [pc, #748]	; (c004cfc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 c004a10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c004a14:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 c004a18:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004a1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c004a1e:	4ab7      	ldr	r2, [pc, #732]	; (c004cfc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 c004a20:	430b      	orrs	r3, r1
 c004a22:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c004a26:	e003      	b.n	c004a30 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004a28:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004a2c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 c004a30:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004a38:	f402 7380 	and.w	r3, r2, #256	; 0x100
 c004a3c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 c004a40:	2300      	movs	r3, #0
 c004a42:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 c004a46:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	; 0x110
 c004a4a:	460b      	mov	r3, r1
 c004a4c:	4313      	orrs	r3, r2
 c004a4e:	d053      	beq.n	c004af8 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 c004a50:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004a54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c004a56:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 c004a5a:	d031      	beq.n	c004ac0 <HAL_RCCEx_PeriphCLKConfig+0x748>
 c004a5c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 c004a60:	d82a      	bhi.n	c004ab8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 c004a62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c004a66:	d02d      	beq.n	c004ac4 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 c004a68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c004a6c:	d824      	bhi.n	c004ab8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 c004a6e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 c004a72:	d029      	beq.n	c004ac8 <HAL_RCCEx_PeriphCLKConfig+0x750>
 c004a74:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 c004a78:	d81e      	bhi.n	c004ab8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 c004a7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c004a7e:	d011      	beq.n	c004aa4 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 c004a80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c004a84:	d818      	bhi.n	c004ab8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 c004a86:	2b00      	cmp	r3, #0
 c004a88:	d020      	beq.n	c004acc <HAL_RCCEx_PeriphCLKConfig+0x754>
 c004a8a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c004a8e:	d113      	bne.n	c004ab8 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c004a90:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004a94:	3308      	adds	r3, #8
 c004a96:	4618      	mov	r0, r3
 c004a98:	f001 fbf8 	bl	c00628c <RCCEx_PLL2_Config>
 c004a9c:	4603      	mov	r3, r0
 c004a9e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 c004aa2:	e014      	b.n	c004ace <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004aa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004aa8:	3330      	adds	r3, #48	; 0x30
 c004aaa:	4618      	mov	r0, r3
 c004aac:	f001 fc86 	bl	c0063bc <RCCEx_PLL3_Config>
 c004ab0:	4603      	mov	r3, r0
 c004ab2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 c004ab6:	e00a      	b.n	c004ace <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004ab8:	2301      	movs	r3, #1
 c004aba:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004abe:	e006      	b.n	c004ace <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 c004ac0:	bf00      	nop
 c004ac2:	e004      	b.n	c004ace <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 c004ac4:	bf00      	nop
 c004ac6:	e002      	b.n	c004ace <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 c004ac8:	bf00      	nop
 c004aca:	e000      	b.n	c004ace <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 c004acc:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004ace:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004ad2:	2b00      	cmp	r3, #0
 c004ad4:	d10c      	bne.n	c004af0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 c004ad6:	4b89      	ldr	r3, [pc, #548]	; (c004cfc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 c004ad8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c004adc:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 c004ae0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004ae4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c004ae6:	4a85      	ldr	r2, [pc, #532]	; (c004cfc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 c004ae8:	430b      	orrs	r3, r1
 c004aea:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c004aee:	e003      	b.n	c004af8 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004af0:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004af4:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 c004af8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004b00:	f402 7300 	and.w	r3, r2, #512	; 0x200
 c004b04:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 c004b08:	2300      	movs	r3, #0
 c004b0a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 c004b0e:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 c004b12:	460b      	mov	r3, r1
 c004b14:	4313      	orrs	r3, r2
 c004b16:	d055      	beq.n	c004bc4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 c004b18:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004b1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c004b20:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
 c004b24:	d031      	beq.n	c004b8a <HAL_RCCEx_PeriphCLKConfig+0x812>
 c004b26:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
 c004b2a:	d82a      	bhi.n	c004b82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 c004b2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c004b30:	d02d      	beq.n	c004b8e <HAL_RCCEx_PeriphCLKConfig+0x816>
 c004b32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c004b36:	d824      	bhi.n	c004b82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 c004b38:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 c004b3c:	d029      	beq.n	c004b92 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 c004b3e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 c004b42:	d81e      	bhi.n	c004b82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 c004b44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c004b48:	d011      	beq.n	c004b6e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 c004b4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c004b4e:	d818      	bhi.n	c004b82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 c004b50:	2b00      	cmp	r3, #0
 c004b52:	d020      	beq.n	c004b96 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 c004b54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c004b58:	d113      	bne.n	c004b82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c004b5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004b5e:	3308      	adds	r3, #8
 c004b60:	4618      	mov	r0, r3
 c004b62:	f001 fb93 	bl	c00628c <RCCEx_PLL2_Config>
 c004b66:	4603      	mov	r3, r0
 c004b68:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 c004b6c:	e014      	b.n	c004b98 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004b6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004b72:	3330      	adds	r3, #48	; 0x30
 c004b74:	4618      	mov	r0, r3
 c004b76:	f001 fc21 	bl	c0063bc <RCCEx_PLL3_Config>
 c004b7a:	4603      	mov	r3, r0
 c004b7c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 c004b80:	e00a      	b.n	c004b98 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004b82:	2301      	movs	r3, #1
 c004b84:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004b88:	e006      	b.n	c004b98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 c004b8a:	bf00      	nop
 c004b8c:	e004      	b.n	c004b98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 c004b8e:	bf00      	nop
 c004b90:	e002      	b.n	c004b98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 c004b92:	bf00      	nop
 c004b94:	e000      	b.n	c004b98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 c004b96:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004b98:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004b9c:	2b00      	cmp	r3, #0
 c004b9e:	d10d      	bne.n	c004bbc <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 c004ba0:	4b56      	ldr	r3, [pc, #344]	; (c004cfc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 c004ba2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c004ba6:	f023 5160 	bic.w	r1, r3, #939524096	; 0x38000000
 c004baa:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004bae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c004bb2:	4a52      	ldr	r2, [pc, #328]	; (c004cfc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 c004bb4:	430b      	orrs	r3, r1
 c004bb6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 c004bba:	e003      	b.n	c004bc4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004bbc:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004bc0:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 c004bc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004bcc:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 c004bd0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 c004bd4:	2300      	movs	r3, #0
 c004bd6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 c004bda:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 c004bde:	460b      	mov	r3, r1
 c004be0:	4313      	orrs	r3, r2
 c004be2:	d044      	beq.n	c004c6e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 c004be4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004be8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c004bec:	2b05      	cmp	r3, #5
 c004bee:	d823      	bhi.n	c004c38 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 c004bf0:	a201      	add	r2, pc, #4	; (adr r2, c004bf8 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 c004bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c004bf6:	bf00      	nop
 c004bf8:	0c004c41 	.word	0x0c004c41
 c004bfc:	0c004c11 	.word	0x0c004c11
 c004c00:	0c004c25 	.word	0x0c004c25
 c004c04:	0c004c41 	.word	0x0c004c41
 c004c08:	0c004c41 	.word	0x0c004c41
 c004c0c:	0c004c41 	.word	0x0c004c41
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c004c10:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004c14:	3308      	adds	r3, #8
 c004c16:	4618      	mov	r0, r3
 c004c18:	f001 fb38 	bl	c00628c <RCCEx_PLL2_Config>
 c004c1c:	4603      	mov	r3, r0
 c004c1e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 c004c22:	e00e      	b.n	c004c42 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004c24:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004c28:	3330      	adds	r3, #48	; 0x30
 c004c2a:	4618      	mov	r0, r3
 c004c2c:	f001 fbc6 	bl	c0063bc <RCCEx_PLL3_Config>
 c004c30:	4603      	mov	r3, r0
 c004c32:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 c004c36:	e004      	b.n	c004c42 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004c38:	2301      	movs	r3, #1
 c004c3a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004c3e:	e000      	b.n	c004c42 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 c004c40:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004c42:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004c46:	2b00      	cmp	r3, #0
 c004c48:	d10d      	bne.n	c004c66 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 c004c4a:	4b2c      	ldr	r3, [pc, #176]	; (c004cfc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 c004c4c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c004c50:	f023 0107 	bic.w	r1, r3, #7
 c004c54:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c004c5c:	4a27      	ldr	r2, [pc, #156]	; (c004cfc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 c004c5e:	430b      	orrs	r3, r1
 c004c60:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 c004c64:	e003      	b.n	c004c6e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004c66:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004c6a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 c004c6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004c76:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 c004c7a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 c004c7e:	2300      	movs	r3, #0
 c004c80:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 c004c84:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 c004c88:	460b      	mov	r3, r1
 c004c8a:	4313      	orrs	r3, r2
 c004c8c:	d04f      	beq.n	c004d2e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 c004c8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c004c96:	2b50      	cmp	r3, #80	; 0x50
 c004c98:	d029      	beq.n	c004cee <HAL_RCCEx_PeriphCLKConfig+0x976>
 c004c9a:	2b50      	cmp	r3, #80	; 0x50
 c004c9c:	d823      	bhi.n	c004ce6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 c004c9e:	2b40      	cmp	r3, #64	; 0x40
 c004ca0:	d027      	beq.n	c004cf2 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 c004ca2:	2b40      	cmp	r3, #64	; 0x40
 c004ca4:	d81f      	bhi.n	c004ce6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 c004ca6:	2b30      	cmp	r3, #48	; 0x30
 c004ca8:	d025      	beq.n	c004cf6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 c004caa:	2b30      	cmp	r3, #48	; 0x30
 c004cac:	d81b      	bhi.n	c004ce6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 c004cae:	2b20      	cmp	r3, #32
 c004cb0:	d00f      	beq.n	c004cd2 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 c004cb2:	2b20      	cmp	r3, #32
 c004cb4:	d817      	bhi.n	c004ce6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 c004cb6:	2b00      	cmp	r3, #0
 c004cb8:	d022      	beq.n	c004d00 <HAL_RCCEx_PeriphCLKConfig+0x988>
 c004cba:	2b10      	cmp	r3, #16
 c004cbc:	d113      	bne.n	c004ce6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c004cbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004cc2:	3308      	adds	r3, #8
 c004cc4:	4618      	mov	r0, r3
 c004cc6:	f001 fae1 	bl	c00628c <RCCEx_PLL2_Config>
 c004cca:	4603      	mov	r3, r0
 c004ccc:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 c004cd0:	e017      	b.n	c004d02 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004cd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004cd6:	3330      	adds	r3, #48	; 0x30
 c004cd8:	4618      	mov	r0, r3
 c004cda:	f001 fb6f 	bl	c0063bc <RCCEx_PLL3_Config>
 c004cde:	4603      	mov	r3, r0
 c004ce0:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 c004ce4:	e00d      	b.n	c004d02 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004ce6:	2301      	movs	r3, #1
 c004ce8:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004cec:	e009      	b.n	c004d02 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 c004cee:	bf00      	nop
 c004cf0:	e007      	b.n	c004d02 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 c004cf2:	bf00      	nop
 c004cf4:	e005      	b.n	c004d02 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 c004cf6:	bf00      	nop
 c004cf8:	e003      	b.n	c004d02 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 c004cfa:	bf00      	nop
 c004cfc:	54020c00 	.word	0x54020c00
        break;
 c004d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004d02:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004d06:	2b00      	cmp	r3, #0
 c004d08:	d10d      	bne.n	c004d26 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 c004d0a:	4baf      	ldr	r3, [pc, #700]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004d0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c004d10:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 c004d14:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c004d1c:	4aaa      	ldr	r2, [pc, #680]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004d1e:	430b      	orrs	r3, r1
 c004d20:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 c004d24:	e003      	b.n	c004d2e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004d26:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004d2a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 c004d2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004d36:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 c004d3a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 c004d3e:	2300      	movs	r3, #0
 c004d40:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 c004d44:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 c004d48:	460b      	mov	r3, r1
 c004d4a:	4313      	orrs	r3, r2
 c004d4c:	d055      	beq.n	c004dfa <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 c004d4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004d52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c004d56:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 c004d5a:	d031      	beq.n	c004dc0 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 c004d5c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 c004d60:	d82a      	bhi.n	c004db8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 c004d62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c004d66:	d02d      	beq.n	c004dc4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 c004d68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c004d6c:	d824      	bhi.n	c004db8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 c004d6e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 c004d72:	d029      	beq.n	c004dc8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 c004d74:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 c004d78:	d81e      	bhi.n	c004db8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 c004d7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c004d7e:	d011      	beq.n	c004da4 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 c004d80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c004d84:	d818      	bhi.n	c004db8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 c004d86:	2b00      	cmp	r3, #0
 c004d88:	d020      	beq.n	c004dcc <HAL_RCCEx_PeriphCLKConfig+0xa54>
 c004d8a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c004d8e:	d113      	bne.n	c004db8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c004d90:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004d94:	3308      	adds	r3, #8
 c004d96:	4618      	mov	r0, r3
 c004d98:	f001 fa78 	bl	c00628c <RCCEx_PLL2_Config>
 c004d9c:	4603      	mov	r3, r0
 c004d9e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 c004da2:	e014      	b.n	c004dce <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004da4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004da8:	3330      	adds	r3, #48	; 0x30
 c004daa:	4618      	mov	r0, r3
 c004dac:	f001 fb06 	bl	c0063bc <RCCEx_PLL3_Config>
 c004db0:	4603      	mov	r3, r0
 c004db2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 c004db6:	e00a      	b.n	c004dce <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004db8:	2301      	movs	r3, #1
 c004dba:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004dbe:	e006      	b.n	c004dce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 c004dc0:	bf00      	nop
 c004dc2:	e004      	b.n	c004dce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 c004dc4:	bf00      	nop
 c004dc6:	e002      	b.n	c004dce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 c004dc8:	bf00      	nop
 c004dca:	e000      	b.n	c004dce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 c004dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004dce:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004dd2:	2b00      	cmp	r3, #0
 c004dd4:	d10d      	bne.n	c004df2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 c004dd6:	4b7c      	ldr	r3, [pc, #496]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004dd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c004ddc:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 c004de0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004de4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c004de8:	4a77      	ldr	r2, [pc, #476]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004dea:	430b      	orrs	r3, r1
 c004dec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 c004df0:	e003      	b.n	c004dfa <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004df2:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004df6:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 c004dfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004e02:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 c004e06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 c004e0a:	2300      	movs	r3, #0
 c004e0c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 c004e10:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 c004e14:	460b      	mov	r3, r1
 c004e16:	4313      	orrs	r3, r2
 c004e18:	d03d      	beq.n	c004e96 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 c004e1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004e22:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 c004e26:	d01b      	beq.n	c004e60 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 c004e28:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 c004e2c:	d814      	bhi.n	c004e58 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 c004e2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c004e32:	d017      	beq.n	c004e64 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 c004e34:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c004e38:	d80e      	bhi.n	c004e58 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 c004e3a:	2b00      	cmp	r3, #0
 c004e3c:	d014      	beq.n	c004e68 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 c004e3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c004e42:	d109      	bne.n	c004e58 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004e44:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004e48:	3330      	adds	r3, #48	; 0x30
 c004e4a:	4618      	mov	r0, r3
 c004e4c:	f001 fab6 	bl	c0063bc <RCCEx_PLL3_Config>
 c004e50:	4603      	mov	r3, r0
 c004e52:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 c004e56:	e008      	b.n	c004e6a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004e58:	2301      	movs	r3, #1
 c004e5a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004e5e:	e004      	b.n	c004e6a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 c004e60:	bf00      	nop
 c004e62:	e002      	b.n	c004e6a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 c004e64:	bf00      	nop
 c004e66:	e000      	b.n	c004e6a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 c004e68:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004e6a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004e6e:	2b00      	cmp	r3, #0
 c004e70:	d10d      	bne.n	c004e8e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 c004e72:	4b55      	ldr	r3, [pc, #340]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004e74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c004e78:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 c004e7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004e84:	4a50      	ldr	r2, [pc, #320]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004e86:	430b      	orrs	r3, r1
 c004e88:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 c004e8c:	e003      	b.n	c004e96 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004e8e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004e92:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 c004e96:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004e9e:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 c004ea2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 c004ea6:	2300      	movs	r3, #0
 c004ea8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 c004eac:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 c004eb0:	460b      	mov	r3, r1
 c004eb2:	4313      	orrs	r3, r2
 c004eb4:	d03d      	beq.n	c004f32 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 c004eb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004ebe:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 c004ec2:	d01b      	beq.n	c004efc <HAL_RCCEx_PeriphCLKConfig+0xb84>
 c004ec4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 c004ec8:	d814      	bhi.n	c004ef4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 c004eca:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 c004ece:	d017      	beq.n	c004f00 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 c004ed0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 c004ed4:	d80e      	bhi.n	c004ef4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 c004ed6:	2b00      	cmp	r3, #0
 c004ed8:	d014      	beq.n	c004f04 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 c004eda:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 c004ede:	d109      	bne.n	c004ef4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004ee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004ee4:	3330      	adds	r3, #48	; 0x30
 c004ee6:	4618      	mov	r0, r3
 c004ee8:	f001 fa68 	bl	c0063bc <RCCEx_PLL3_Config>
 c004eec:	4603      	mov	r3, r0
 c004eee:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 c004ef2:	e008      	b.n	c004f06 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004ef4:	2301      	movs	r3, #1
 c004ef6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004efa:	e004      	b.n	c004f06 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 c004efc:	bf00      	nop
 c004efe:	e002      	b.n	c004f06 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 c004f00:	bf00      	nop
 c004f02:	e000      	b.n	c004f06 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 c004f04:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004f06:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004f0a:	2b00      	cmp	r3, #0
 c004f0c:	d10d      	bne.n	c004f2a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 c004f0e:	4b2e      	ldr	r3, [pc, #184]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004f10:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c004f14:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 c004f18:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004f1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004f20:	4a29      	ldr	r2, [pc, #164]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004f22:	430b      	orrs	r3, r1
 c004f24:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 c004f28:	e003      	b.n	c004f32 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004f2a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004f2e:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 c004f32:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004f3a:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 c004f3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 c004f42:	2300      	movs	r3, #0
 c004f44:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 c004f48:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 c004f4c:	460b      	mov	r3, r1
 c004f4e:	4313      	orrs	r3, r2
 c004f50:	d040      	beq.n	c004fd4 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 c004f52:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004f56:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004f5a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 c004f5e:	d01b      	beq.n	c004f98 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 c004f60:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 c004f64:	d814      	bhi.n	c004f90 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 c004f66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c004f6a:	d017      	beq.n	c004f9c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 c004f6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c004f70:	d80e      	bhi.n	c004f90 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 c004f72:	2b00      	cmp	r3, #0
 c004f74:	d014      	beq.n	c004fa0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 c004f76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c004f7a:	d109      	bne.n	c004f90 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c004f7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004f80:	3330      	adds	r3, #48	; 0x30
 c004f82:	4618      	mov	r0, r3
 c004f84:	f001 fa1a 	bl	c0063bc <RCCEx_PLL3_Config>
 c004f88:	4603      	mov	r3, r0
 c004f8a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 c004f8e:	e008      	b.n	c004fa2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004f90:	2301      	movs	r3, #1
 c004f92:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c004f96:	e004      	b.n	c004fa2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 c004f98:	bf00      	nop
 c004f9a:	e002      	b.n	c004fa2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 c004f9c:	bf00      	nop
 c004f9e:	e000      	b.n	c004fa2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 c004fa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004fa2:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004fa6:	2b00      	cmp	r3, #0
 c004fa8:	d110      	bne.n	c004fcc <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 c004faa:	4b07      	ldr	r3, [pc, #28]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004fac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c004fb0:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 c004fb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004fb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004fbc:	4a02      	ldr	r2, [pc, #8]	; (c004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 c004fbe:	430b      	orrs	r3, r1
 c004fc0:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 c004fc4:	e006      	b.n	c004fd4 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 c004fc6:	bf00      	nop
 c004fc8:	54020c00 	.word	0x54020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004fcc:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c004fd0:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 c004fd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 c004fdc:	2100      	movs	r1, #0
 c004fde:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 c004fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 c004fea:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 c004fee:	460b      	mov	r3, r1
 c004ff0:	4313      	orrs	r3, r2
 c004ff2:	d03d      	beq.n	c005070 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 c004ff4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c004ff8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c004ffc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 c005000:	d01b      	beq.n	c00503a <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 c005002:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 c005006:	d814      	bhi.n	c005032 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 c005008:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 c00500c:	d017      	beq.n	c00503e <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 c00500e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 c005012:	d80e      	bhi.n	c005032 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 c005014:	2b00      	cmp	r3, #0
 c005016:	d014      	beq.n	c005042 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 c005018:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 c00501c:	d109      	bne.n	c005032 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c00501e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005022:	3330      	adds	r3, #48	; 0x30
 c005024:	4618      	mov	r0, r3
 c005026:	f001 f9c9 	bl	c0063bc <RCCEx_PLL3_Config>
 c00502a:	4603      	mov	r3, r0
 c00502c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 c005030:	e008      	b.n	c005044 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005032:	2301      	movs	r3, #1
 c005034:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005038:	e004      	b.n	c005044 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 c00503a:	bf00      	nop
 c00503c:	e002      	b.n	c005044 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 c00503e:	bf00      	nop
 c005040:	e000      	b.n	c005044 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 c005042:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005044:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005048:	2b00      	cmp	r3, #0
 c00504a:	d10d      	bne.n	c005068 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 c00504c:	4bbe      	ldr	r3, [pc, #760]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c00504e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c005052:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 c005056:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00505a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c00505e:	4aba      	ldr	r2, [pc, #744]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c005060:	430b      	orrs	r3, r1
 c005062:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 c005066:	e003      	b.n	c005070 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005068:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00506c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 c005070:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005074:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005078:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 c00507c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 c005080:	2300      	movs	r3, #0
 c005082:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 c005086:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 c00508a:	460b      	mov	r3, r1
 c00508c:	4313      	orrs	r3, r2
 c00508e:	d035      	beq.n	c0050fc <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 c005090:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005094:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 c005098:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c00509c:	d015      	beq.n	c0050ca <HAL_RCCEx_PeriphCLKConfig+0xd52>
 c00509e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c0050a2:	d80e      	bhi.n	c0050c2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 c0050a4:	2b00      	cmp	r3, #0
 c0050a6:	d012      	beq.n	c0050ce <HAL_RCCEx_PeriphCLKConfig+0xd56>
 c0050a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c0050ac:	d109      	bne.n	c0050c2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c0050ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0050b2:	3330      	adds	r3, #48	; 0x30
 c0050b4:	4618      	mov	r0, r3
 c0050b6:	f001 f981 	bl	c0063bc <RCCEx_PLL3_Config>
 c0050ba:	4603      	mov	r3, r0
 c0050bc:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 c0050c0:	e006      	b.n	c0050d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c0050c2:	2301      	movs	r3, #1
 c0050c4:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0050c8:	e002      	b.n	c0050d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 c0050ca:	bf00      	nop
 c0050cc:	e000      	b.n	c0050d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 c0050ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0050d0:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0050d4:	2b00      	cmp	r3, #0
 c0050d6:	d10d      	bne.n	c0050f4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 c0050d8:	4b9b      	ldr	r3, [pc, #620]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c0050da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c0050de:	f023 7140 	bic.w	r1, r3, #50331648	; 0x3000000
 c0050e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0050e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 c0050ea:	4a97      	ldr	r2, [pc, #604]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c0050ec:	430b      	orrs	r3, r1
 c0050ee:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 c0050f2:	e003      	b.n	c0050fc <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0050f4:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0050f8:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 c0050fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005100:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005104:	2100      	movs	r1, #0
 c005106:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 c00510a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c00510e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 c005112:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 c005116:	460b      	mov	r3, r1
 c005118:	4313      	orrs	r3, r2
 c00511a:	d00e      	beq.n	c00513a <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 c00511c:	4b8a      	ldr	r3, [pc, #552]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c00511e:	69db      	ldr	r3, [r3, #28]
 c005120:	4a89      	ldr	r2, [pc, #548]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c005122:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 c005126:	61d3      	str	r3, [r2, #28]
 c005128:	4b87      	ldr	r3, [pc, #540]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c00512a:	69d9      	ldr	r1, [r3, #28]
 c00512c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005130:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 c005134:	4a84      	ldr	r2, [pc, #528]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c005136:	430b      	orrs	r3, r1
 c005138:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 c00513a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00513e:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005142:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 c005146:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 c00514a:	2300      	movs	r3, #0
 c00514c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 c005150:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 c005154:	460b      	mov	r3, r1
 c005156:	4313      	orrs	r3, r2
 c005158:	d055      	beq.n	c005206 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 c00515a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00515e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 c005162:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 c005166:	d031      	beq.n	c0051cc <HAL_RCCEx_PeriphCLKConfig+0xe54>
 c005168:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 c00516c:	d82a      	bhi.n	c0051c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 c00516e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005172:	d02d      	beq.n	c0051d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 c005174:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005178:	d824      	bhi.n	c0051c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 c00517a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c00517e:	d029      	beq.n	c0051d4 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 c005180:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c005184:	d81e      	bhi.n	c0051c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 c005186:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c00518a:	d011      	beq.n	c0051b0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 c00518c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c005190:	d818      	bhi.n	c0051c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 c005192:	2b00      	cmp	r3, #0
 c005194:	d020      	beq.n	c0051d8 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 c005196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c00519a:	d113      	bne.n	c0051c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c00519c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0051a0:	3308      	adds	r3, #8
 c0051a2:	4618      	mov	r0, r3
 c0051a4:	f001 f872 	bl	c00628c <RCCEx_PLL2_Config>
 c0051a8:	4603      	mov	r3, r0
 c0051aa:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 c0051ae:	e014      	b.n	c0051da <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c0051b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0051b4:	3330      	adds	r3, #48	; 0x30
 c0051b6:	4618      	mov	r0, r3
 c0051b8:	f001 f900 	bl	c0063bc <RCCEx_PLL3_Config>
 c0051bc:	4603      	mov	r3, r0
 c0051be:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 c0051c2:	e00a      	b.n	c0051da <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c0051c4:	2301      	movs	r3, #1
 c0051c6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0051ca:	e006      	b.n	c0051da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 c0051cc:	bf00      	nop
 c0051ce:	e004      	b.n	c0051da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 c0051d0:	bf00      	nop
 c0051d2:	e002      	b.n	c0051da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 c0051d4:	bf00      	nop
 c0051d6:	e000      	b.n	c0051da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 c0051d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0051da:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0051de:	2b00      	cmp	r3, #0
 c0051e0:	d10d      	bne.n	c0051fe <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 c0051e2:	4b59      	ldr	r3, [pc, #356]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c0051e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c0051e8:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 c0051ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0051f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 c0051f4:	4a54      	ldr	r2, [pc, #336]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c0051f6:	430b      	orrs	r3, r1
 c0051f8:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 c0051fc:	e003      	b.n	c005206 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0051fe:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005202:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 c005206:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00520a:	e9d3 2300 	ldrd	r2, r3, [r3]
 c00520e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 c005212:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 c005216:	2300      	movs	r3, #0
 c005218:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 c00521c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 c005220:	460b      	mov	r3, r1
 c005222:	4313      	orrs	r3, r2
 c005224:	d055      	beq.n	c0052d2 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 c005226:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00522a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 c00522e:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 c005232:	d031      	beq.n	c005298 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 c005234:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 c005238:	d82a      	bhi.n	c005290 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 c00523a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c00523e:	d02d      	beq.n	c00529c <HAL_RCCEx_PeriphCLKConfig+0xf24>
 c005240:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c005244:	d824      	bhi.n	c005290 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 c005246:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 c00524a:	d029      	beq.n	c0052a0 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 c00524c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 c005250:	d81e      	bhi.n	c005290 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 c005252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c005256:	d011      	beq.n	c00527c <HAL_RCCEx_PeriphCLKConfig+0xf04>
 c005258:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c00525c:	d818      	bhi.n	c005290 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 c00525e:	2b00      	cmp	r3, #0
 c005260:	d020      	beq.n	c0052a4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 c005262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c005266:	d113      	bne.n	c005290 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005268:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00526c:	3308      	adds	r3, #8
 c00526e:	4618      	mov	r0, r3
 c005270:	f001 f80c 	bl	c00628c <RCCEx_PLL2_Config>
 c005274:	4603      	mov	r3, r0
 c005276:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 c00527a:	e014      	b.n	c0052a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c00527c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005280:	3330      	adds	r3, #48	; 0x30
 c005282:	4618      	mov	r0, r3
 c005284:	f001 f89a 	bl	c0063bc <RCCEx_PLL3_Config>
 c005288:	4603      	mov	r3, r0
 c00528a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 c00528e:	e00a      	b.n	c0052a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005290:	2301      	movs	r3, #1
 c005292:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005296:	e006      	b.n	c0052a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 c005298:	bf00      	nop
 c00529a:	e004      	b.n	c0052a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 c00529c:	bf00      	nop
 c00529e:	e002      	b.n	c0052a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 c0052a0:	bf00      	nop
 c0052a2:	e000      	b.n	c0052a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 c0052a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0052a6:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0052aa:	2b00      	cmp	r3, #0
 c0052ac:	d10d      	bne.n	c0052ca <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 c0052ae:	4b26      	ldr	r3, [pc, #152]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c0052b0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c0052b4:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 c0052b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0052bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 c0052c0:	4a21      	ldr	r2, [pc, #132]	; (c005348 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 c0052c2:	430b      	orrs	r3, r1
 c0052c4:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 c0052c8:	e003      	b.n	c0052d2 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0052ca:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0052ce:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 c0052d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0052d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 c0052da:	2100      	movs	r1, #0
 c0052dc:	f8c7 10a8 	str.w	r1, [r7, #168]	; 0xa8
 c0052e0:	f003 0320 	and.w	r3, r3, #32
 c0052e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 c0052e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 c0052ec:	460b      	mov	r3, r1
 c0052ee:	4313      	orrs	r3, r2
 c0052f0:	d057      	beq.n	c0053a2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 c0052f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0052f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 c0052fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 c0052fe:	d033      	beq.n	c005368 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 c005300:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 c005304:	d82c      	bhi.n	c005360 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 c005306:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 c00530a:	d02f      	beq.n	c00536c <HAL_RCCEx_PeriphCLKConfig+0xff4>
 c00530c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 c005310:	d826      	bhi.n	c005360 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 c005312:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 c005316:	d02b      	beq.n	c005370 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 c005318:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 c00531c:	d820      	bhi.n	c005360 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 c00531e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c005322:	d013      	beq.n	c00534c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 c005324:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c005328:	d81a      	bhi.n	c005360 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 c00532a:	2b00      	cmp	r3, #0
 c00532c:	d022      	beq.n	c005374 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 c00532e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c005332:	d115      	bne.n	c005360 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005334:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005338:	3308      	adds	r3, #8
 c00533a:	4618      	mov	r0, r3
 c00533c:	f000 ffa6 	bl	c00628c <RCCEx_PLL2_Config>
 c005340:	4603      	mov	r3, r0
 c005342:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 c005346:	e016      	b.n	c005376 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 c005348:	54020c00 	.word	0x54020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c00534c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005350:	3330      	adds	r3, #48	; 0x30
 c005352:	4618      	mov	r0, r3
 c005354:	f001 f832 	bl	c0063bc <RCCEx_PLL3_Config>
 c005358:	4603      	mov	r3, r0
 c00535a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 c00535e:	e00a      	b.n	c005376 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005360:	2301      	movs	r3, #1
 c005362:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005366:	e006      	b.n	c005376 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 c005368:	bf00      	nop
 c00536a:	e004      	b.n	c005376 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 c00536c:	bf00      	nop
 c00536e:	e002      	b.n	c005376 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 c005370:	bf00      	nop
 c005372:	e000      	b.n	c005376 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 c005374:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005376:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00537a:	2b00      	cmp	r3, #0
 c00537c:	d10d      	bne.n	c00539a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 c00537e:	4bbb      	ldr	r3, [pc, #748]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c005380:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c005384:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 c005388:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00538c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 c005390:	4ab6      	ldr	r2, [pc, #728]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c005392:	430b      	orrs	r3, r1
 c005394:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 c005398:	e003      	b.n	c0053a2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c00539a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00539e:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 c0053a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0053a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 c0053aa:	2100      	movs	r1, #0
 c0053ac:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 c0053b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c0053b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 c0053b8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 c0053bc:	460b      	mov	r3, r1
 c0053be:	4313      	orrs	r3, r2
 c0053c0:	d055      	beq.n	c00546e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 c0053c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0053c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 c0053ca:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 c0053ce:	d031      	beq.n	c005434 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 c0053d0:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 c0053d4:	d82a      	bhi.n	c00542c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 c0053d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 c0053da:	d02d      	beq.n	c005438 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 c0053dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 c0053e0:	d824      	bhi.n	c00542c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 c0053e2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 c0053e6:	d029      	beq.n	c00543c <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 c0053e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 c0053ec:	d81e      	bhi.n	c00542c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 c0053ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c0053f2:	d011      	beq.n	c005418 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 c0053f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c0053f8:	d818      	bhi.n	c00542c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 c0053fa:	2b00      	cmp	r3, #0
 c0053fc:	d020      	beq.n	c005440 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 c0053fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c005402:	d113      	bne.n	c00542c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005404:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005408:	3308      	adds	r3, #8
 c00540a:	4618      	mov	r0, r3
 c00540c:	f000 ff3e 	bl	c00628c <RCCEx_PLL2_Config>
 c005410:	4603      	mov	r3, r0
 c005412:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 c005416:	e014      	b.n	c005442 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c005418:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00541c:	3330      	adds	r3, #48	; 0x30
 c00541e:	4618      	mov	r0, r3
 c005420:	f000 ffcc 	bl	c0063bc <RCCEx_PLL3_Config>
 c005424:	4603      	mov	r3, r0
 c005426:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 c00542a:	e00a      	b.n	c005442 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c00542c:	2301      	movs	r3, #1
 c00542e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005432:	e006      	b.n	c005442 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 c005434:	bf00      	nop
 c005436:	e004      	b.n	c005442 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 c005438:	bf00      	nop
 c00543a:	e002      	b.n	c005442 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 c00543c:	bf00      	nop
 c00543e:	e000      	b.n	c005442 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 c005440:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005442:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005446:	2b00      	cmp	r3, #0
 c005448:	d10d      	bne.n	c005466 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 c00544a:	4b88      	ldr	r3, [pc, #544]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c00544c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c005450:	f423 01e0 	bic.w	r1, r3, #7340032	; 0x700000
 c005454:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005458:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 c00545c:	4a83      	ldr	r2, [pc, #524]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c00545e:	430b      	orrs	r3, r1
 c005460:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 c005464:	e003      	b.n	c00546e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005466:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00546a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 c00546e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005472:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005476:	2100      	movs	r1, #0
 c005478:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 c00547c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c005480:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 c005484:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 c005488:	460b      	mov	r3, r1
 c00548a:	4313      	orrs	r3, r2
 c00548c:	d055      	beq.n	c00553a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 c00548e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005492:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 c005496:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 c00549a:	d031      	beq.n	c005500 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 c00549c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 c0054a0:	d82a      	bhi.n	c0054f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 c0054a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c0054a6:	d02d      	beq.n	c005504 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 c0054a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c0054ac:	d824      	bhi.n	c0054f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 c0054ae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 c0054b2:	d029      	beq.n	c005508 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 c0054b4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 c0054b8:	d81e      	bhi.n	c0054f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 c0054ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c0054be:	d011      	beq.n	c0054e4 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 c0054c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c0054c4:	d818      	bhi.n	c0054f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 c0054c6:	2b00      	cmp	r3, #0
 c0054c8:	d020      	beq.n	c00550c <HAL_RCCEx_PeriphCLKConfig+0x1194>
 c0054ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c0054ce:	d113      	bne.n	c0054f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c0054d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0054d4:	3308      	adds	r3, #8
 c0054d6:	4618      	mov	r0, r3
 c0054d8:	f000 fed8 	bl	c00628c <RCCEx_PLL2_Config>
 c0054dc:	4603      	mov	r3, r0
 c0054de:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 c0054e2:	e014      	b.n	c00550e <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c0054e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0054e8:	3330      	adds	r3, #48	; 0x30
 c0054ea:	4618      	mov	r0, r3
 c0054ec:	f000 ff66 	bl	c0063bc <RCCEx_PLL3_Config>
 c0054f0:	4603      	mov	r3, r0
 c0054f2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 c0054f6:	e00a      	b.n	c00550e <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c0054f8:	2301      	movs	r3, #1
 c0054fa:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0054fe:	e006      	b.n	c00550e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 c005500:	bf00      	nop
 c005502:	e004      	b.n	c00550e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 c005504:	bf00      	nop
 c005506:	e002      	b.n	c00550e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 c005508:	bf00      	nop
 c00550a:	e000      	b.n	c00550e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 c00550c:	bf00      	nop
    }

    if (ret == HAL_OK)
 c00550e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005512:	2b00      	cmp	r3, #0
 c005514:	d10d      	bne.n	c005532 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 c005516:	4b55      	ldr	r3, [pc, #340]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c005518:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c00551c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 c005520:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005524:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 c005528:	4a50      	ldr	r2, [pc, #320]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c00552a:	430b      	orrs	r3, r1
 c00552c:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 c005530:	e003      	b.n	c00553a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005532:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005536:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 c00553a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00553e:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005542:	2100      	movs	r1, #0
 c005544:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
 c005548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00554c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 c005550:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 c005554:	460b      	mov	r3, r1
 c005556:	4313      	orrs	r3, r2
 c005558:	d055      	beq.n	c005606 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 c00555a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00555e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 c005562:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 c005566:	d031      	beq.n	c0055cc <HAL_RCCEx_PeriphCLKConfig+0x1254>
 c005568:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 c00556c:	d82a      	bhi.n	c0055c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 c00556e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 c005572:	d02d      	beq.n	c0055d0 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 c005574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 c005578:	d824      	bhi.n	c0055c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 c00557a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c00557e:	d029      	beq.n	c0055d4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 c005580:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c005584:	d81e      	bhi.n	c0055c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 c005586:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c00558a:	d011      	beq.n	c0055b0 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 c00558c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c005590:	d818      	bhi.n	c0055c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 c005592:	2b00      	cmp	r3, #0
 c005594:	d020      	beq.n	c0055d8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 c005596:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c00559a:	d113      	bne.n	c0055c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c00559c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0055a0:	3308      	adds	r3, #8
 c0055a2:	4618      	mov	r0, r3
 c0055a4:	f000 fe72 	bl	c00628c <RCCEx_PLL2_Config>
 c0055a8:	4603      	mov	r3, r0
 c0055aa:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 c0055ae:	e014      	b.n	c0055da <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c0055b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0055b4:	3330      	adds	r3, #48	; 0x30
 c0055b6:	4618      	mov	r0, r3
 c0055b8:	f000 ff00 	bl	c0063bc <RCCEx_PLL3_Config>
 c0055bc:	4603      	mov	r3, r0
 c0055be:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 c0055c2:	e00a      	b.n	c0055da <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c0055c4:	2301      	movs	r3, #1
 c0055c6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0055ca:	e006      	b.n	c0055da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 c0055cc:	bf00      	nop
 c0055ce:	e004      	b.n	c0055da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 c0055d0:	bf00      	nop
 c0055d2:	e002      	b.n	c0055da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 c0055d4:	bf00      	nop
 c0055d6:	e000      	b.n	c0055da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 c0055d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0055da:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0055de:	2b00      	cmp	r3, #0
 c0055e0:	d10d      	bne.n	c0055fe <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 c0055e2:	4b22      	ldr	r3, [pc, #136]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c0055e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c0055e8:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 c0055ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0055f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 c0055f4:	4a1d      	ldr	r2, [pc, #116]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c0055f6:	430b      	orrs	r3, r1
 c0055f8:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 c0055fc:	e003      	b.n	c005606 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0055fe:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005602:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 c005606:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00560a:	e9d3 2300 	ldrd	r2, r3, [r3]
 c00560e:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 c005612:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 c005616:	2300      	movs	r3, #0
 c005618:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 c00561c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 c005620:	460b      	mov	r3, r1
 c005622:	4313      	orrs	r3, r2
 c005624:	d055      	beq.n	c0056d2 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 c005626:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00562a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 c00562e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 c005632:	d035      	beq.n	c0056a0 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 c005634:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 c005638:	d82e      	bhi.n	c005698 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 c00563a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 c00563e:	d031      	beq.n	c0056a4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 c005640:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 c005644:	d828      	bhi.n	c005698 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 c005646:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c00564a:	d01b      	beq.n	c005684 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 c00564c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c005650:	d822      	bhi.n	c005698 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 c005652:	2b00      	cmp	r3, #0
 c005654:	d003      	beq.n	c00565e <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 c005656:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c00565a:	d009      	beq.n	c005670 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 c00565c:	e01c      	b.n	c005698 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c00565e:	4b03      	ldr	r3, [pc, #12]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c005660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c005662:	4a02      	ldr	r2, [pc, #8]	; (c00566c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 c005664:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005668:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 c00566a:	e01c      	b.n	c0056a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 c00566c:	54020c00 	.word	0x54020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005670:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005674:	3308      	adds	r3, #8
 c005676:	4618      	mov	r0, r3
 c005678:	f000 fe08 	bl	c00628c <RCCEx_PLL2_Config>
 c00567c:	4603      	mov	r3, r0
 c00567e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 c005682:	e010      	b.n	c0056a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c005684:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005688:	3330      	adds	r3, #48	; 0x30
 c00568a:	4618      	mov	r0, r3
 c00568c:	f000 fe96 	bl	c0063bc <RCCEx_PLL3_Config>
 c005690:	4603      	mov	r3, r0
 c005692:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 c005696:	e006      	b.n	c0056a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005698:	2301      	movs	r3, #1
 c00569a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c00569e:	e002      	b.n	c0056a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 c0056a0:	bf00      	nop
 c0056a2:	e000      	b.n	c0056a6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 c0056a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0056a6:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0056aa:	2b00      	cmp	r3, #0
 c0056ac:	d10d      	bne.n	c0056ca <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 c0056ae:	4bc3      	ldr	r3, [pc, #780]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c0056b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c0056b4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 c0056b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0056bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 c0056c0:	4abe      	ldr	r2, [pc, #760]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c0056c2:	430b      	orrs	r3, r1
 c0056c4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 c0056c8:	e003      	b.n	c0056d2 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0056ca:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0056ce:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 c0056d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0056d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 c0056da:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 c0056de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 c0056e2:	2300      	movs	r3, #0
 c0056e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 c0056e8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 c0056ec:	460b      	mov	r3, r1
 c0056ee:	4313      	orrs	r3, r2
 c0056f0:	d051      	beq.n	c005796 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 c0056f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0056f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 c0056fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c0056fe:	d033      	beq.n	c005768 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 c005700:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c005704:	d82c      	bhi.n	c005760 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 c005706:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 c00570a:	d02d      	beq.n	c005768 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 c00570c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 c005710:	d826      	bhi.n	c005760 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 c005712:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c005716:	d019      	beq.n	c00574c <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 c005718:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c00571c:	d820      	bhi.n	c005760 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 c00571e:	2b00      	cmp	r3, #0
 c005720:	d003      	beq.n	c00572a <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 c005722:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 c005726:	d007      	beq.n	c005738 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 c005728:	e01a      	b.n	c005760 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c00572a:	4ba4      	ldr	r3, [pc, #656]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c00572c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00572e:	4aa3      	ldr	r2, [pc, #652]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005734:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 c005736:	e018      	b.n	c00576a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005738:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00573c:	3308      	adds	r3, #8
 c00573e:	4618      	mov	r0, r3
 c005740:	f000 fda4 	bl	c00628c <RCCEx_PLL2_Config>
 c005744:	4603      	mov	r3, r0
 c005746:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 c00574a:	e00e      	b.n	c00576a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c00574c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005750:	3330      	adds	r3, #48	; 0x30
 c005752:	4618      	mov	r0, r3
 c005754:	f000 fe32 	bl	c0063bc <RCCEx_PLL3_Config>
 c005758:	4603      	mov	r3, r0
 c00575a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 c00575e:	e004      	b.n	c00576a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005760:	2301      	movs	r3, #1
 c005762:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005766:	e000      	b.n	c00576a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 c005768:	bf00      	nop
    }

    if (ret == HAL_OK)
 c00576a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00576e:	2b00      	cmp	r3, #0
 c005770:	d10d      	bne.n	c00578e <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 c005772:	4b92      	ldr	r3, [pc, #584]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005774:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c005778:	f423 1160 	bic.w	r1, r3, #3670016	; 0x380000
 c00577c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005780:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 c005784:	4a8d      	ldr	r2, [pc, #564]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005786:	430b      	orrs	r3, r1
 c005788:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 c00578c:	e003      	b.n	c005796 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c00578e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005792:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 c005796:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00579a:	e9d3 2300 	ldrd	r2, r3, [r3]
 c00579e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 c0057a2:	67bb      	str	r3, [r7, #120]	; 0x78
 c0057a4:	2300      	movs	r3, #0
 c0057a6:	67fb      	str	r3, [r7, #124]	; 0x7c
 c0057a8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 c0057ac:	460b      	mov	r3, r1
 c0057ae:	4313      	orrs	r3, r2
 c0057b0:	d032      	beq.n	c005818 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 c0057b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0057b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 c0057ba:	2b05      	cmp	r3, #5
 c0057bc:	d80f      	bhi.n	c0057de <HAL_RCCEx_PeriphCLKConfig+0x1466>
 c0057be:	2b03      	cmp	r3, #3
 c0057c0:	d211      	bcs.n	c0057e6 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 c0057c2:	2b01      	cmp	r3, #1
 c0057c4:	d911      	bls.n	c0057ea <HAL_RCCEx_PeriphCLKConfig+0x1472>
 c0057c6:	2b02      	cmp	r3, #2
 c0057c8:	d109      	bne.n	c0057de <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c0057ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0057ce:	3308      	adds	r3, #8
 c0057d0:	4618      	mov	r0, r3
 c0057d2:	f000 fd5b 	bl	c00628c <RCCEx_PLL2_Config>
 c0057d6:	4603      	mov	r3, r0
 c0057d8:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0057dc:	e006      	b.n	c0057ec <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 c0057de:	2301      	movs	r3, #1
 c0057e0:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0057e4:	e002      	b.n	c0057ec <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 c0057e6:	bf00      	nop
 c0057e8:	e000      	b.n	c0057ec <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 c0057ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0057ec:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0057f0:	2b00      	cmp	r3, #0
 c0057f2:	d10d      	bne.n	c005810 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 c0057f4:	4b71      	ldr	r3, [pc, #452]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c0057f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c0057fa:	f023 0107 	bic.w	r1, r3, #7
 c0057fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005802:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 c005806:	4a6d      	ldr	r2, [pc, #436]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005808:	430b      	orrs	r3, r1
 c00580a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 c00580e:	e003      	b.n	c005818 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005810:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005814:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 c005818:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00581c:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005820:	2100      	movs	r1, #0
 c005822:	6739      	str	r1, [r7, #112]	; 0x70
 c005824:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c005828:	677b      	str	r3, [r7, #116]	; 0x74
 c00582a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 c00582e:	460b      	mov	r3, r1
 c005830:	4313      	orrs	r3, r2
 c005832:	d024      	beq.n	c00587e <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 c005834:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005838:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c00583c:	2b00      	cmp	r3, #0
 c00583e:	d005      	beq.n	c00584c <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 c005840:	2b08      	cmp	r3, #8
 c005842:	d005      	beq.n	c005850 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005844:	2301      	movs	r3, #1
 c005846:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c00584a:	e002      	b.n	c005852 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 c00584c:	bf00      	nop
 c00584e:	e000      	b.n	c005852 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 c005850:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005852:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005856:	2b00      	cmp	r3, #0
 c005858:	d10d      	bne.n	c005876 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 c00585a:	4b58      	ldr	r3, [pc, #352]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c00585c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c005860:	f023 0108 	bic.w	r1, r3, #8
 c005864:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005868:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 c00586c:	4a53      	ldr	r2, [pc, #332]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c00586e:	430b      	orrs	r3, r1
 c005870:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 c005874:	e003      	b.n	c00587e <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005876:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00587a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c00587e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005882:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005886:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 c00588a:	66bb      	str	r3, [r7, #104]	; 0x68
 c00588c:	2300      	movs	r3, #0
 c00588e:	66fb      	str	r3, [r7, #108]	; 0x6c
 c005890:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 c005894:	460b      	mov	r3, r1
 c005896:	4313      	orrs	r3, r2
 c005898:	f000 80b9 	beq.w	c005a0e <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 c00589c:	4b48      	ldr	r3, [pc, #288]	; (c0059c0 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 c00589e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0058a0:	4a47      	ldr	r2, [pc, #284]	; (c0059c0 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 c0058a2:	f043 0301 	orr.w	r3, r3, #1
 c0058a6:	6253      	str	r3, [r2, #36]	; 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 c0058a8:	f7fb fe26 	bl	c0014f8 <HAL_GetTick>
 c0058ac:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 c0058b0:	e00b      	b.n	c0058ca <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c0058b2:	f7fb fe21 	bl	c0014f8 <HAL_GetTick>
 c0058b6:	4602      	mov	r2, r0
 c0058b8:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 c0058bc:	1ad3      	subs	r3, r2, r3
 c0058be:	2b02      	cmp	r3, #2
 c0058c0:	d903      	bls.n	c0058ca <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 c0058c2:	2303      	movs	r3, #3
 c0058c4:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0058c8:	e005      	b.n	c0058d6 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 c0058ca:	4b3d      	ldr	r3, [pc, #244]	; (c0059c0 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 c0058cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0058ce:	f003 0301 	and.w	r3, r3, #1
 c0058d2:	2b00      	cmp	r3, #0
 c0058d4:	d0ed      	beq.n	c0058b2 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 c0058d6:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0058da:	2b00      	cmp	r3, #0
 c0058dc:	f040 8093 	bne.w	c005a06 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 c0058e0:	4b36      	ldr	r3, [pc, #216]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c0058e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c0058e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c0058ea:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 c0058ee:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 c0058f2:	2b00      	cmp	r3, #0
 c0058f4:	d023      	beq.n	c00593e <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 c0058f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0058fa:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 c0058fe:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 c005902:	4293      	cmp	r3, r2
 c005904:	d01b      	beq.n	c00593e <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 c005906:	4b2d      	ldr	r3, [pc, #180]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005908:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c00590c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 c005910:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 c005914:	4b29      	ldr	r3, [pc, #164]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005916:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c00591a:	4a28      	ldr	r2, [pc, #160]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c00591c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c005920:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 c005924:	4b25      	ldr	r3, [pc, #148]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005926:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c00592a:	4a24      	ldr	r2, [pc, #144]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c00592c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c005930:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 c005934:	4a21      	ldr	r2, [pc, #132]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005936:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 c00593a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 c00593e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 c005942:	f003 0301 	and.w	r3, r3, #1
 c005946:	2b00      	cmp	r3, #0
 c005948:	d019      	beq.n	c00597e <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c00594a:	f7fb fdd5 	bl	c0014f8 <HAL_GetTick>
 c00594e:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c005952:	e00d      	b.n	c005970 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c005954:	f7fb fdd0 	bl	c0014f8 <HAL_GetTick>
 c005958:	4602      	mov	r2, r0
 c00595a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 c00595e:	1ad2      	subs	r2, r2, r3
 c005960:	f241 3388 	movw	r3, #5000	; 0x1388
 c005964:	429a      	cmp	r2, r3
 c005966:	d903      	bls.n	c005970 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 c005968:	2303      	movs	r3, #3
 c00596a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
            break;
 c00596e:	e006      	b.n	c00597e <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c005970:	4b12      	ldr	r3, [pc, #72]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c005972:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c005976:	f003 0302 	and.w	r3, r3, #2
 c00597a:	2b00      	cmp	r3, #0
 c00597c:	d0ea      	beq.n	c005954 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 c00597e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005982:	2b00      	cmp	r3, #0
 c005984:	d13a      	bne.n	c0059fc <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 c005986:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00598a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 c00598e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c005992:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c005996:	d115      	bne.n	c0059c4 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 c005998:	4b08      	ldr	r3, [pc, #32]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c00599a:	69db      	ldr	r3, [r3, #28]
 c00599c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 c0059a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0059a4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 c0059a8:	091b      	lsrs	r3, r3, #4
 c0059aa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 c0059ae:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 c0059b2:	4a02      	ldr	r2, [pc, #8]	; (c0059bc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 c0059b4:	430b      	orrs	r3, r1
 c0059b6:	61d3      	str	r3, [r2, #28]
 c0059b8:	e00a      	b.n	c0059d0 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 c0059ba:	bf00      	nop
 c0059bc:	54020c00 	.word	0x54020c00
 c0059c0:	54020800 	.word	0x54020800
 c0059c4:	4b9f      	ldr	r3, [pc, #636]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c0059c6:	69db      	ldr	r3, [r3, #28]
 c0059c8:	4a9e      	ldr	r2, [pc, #632]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c0059ca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 c0059ce:	61d3      	str	r3, [r2, #28]
 c0059d0:	4b9c      	ldr	r3, [pc, #624]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c0059d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c0059d6:	4a9b      	ldr	r2, [pc, #620]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c0059d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 c0059dc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c0059e0:	4b98      	ldr	r3, [pc, #608]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c0059e2:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
 c0059e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0059ea:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 c0059ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 c0059f2:	4a94      	ldr	r2, [pc, #592]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c0059f4:	430b      	orrs	r3, r1
 c0059f6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 c0059fa:	e008      	b.n	c005a0e <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 c0059fc:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005a00:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
 c005a04:	e003      	b.n	c005a0e <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005a06:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005a0a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 c005a0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005a16:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 c005a1a:	663b      	str	r3, [r7, #96]	; 0x60
 c005a1c:	2300      	movs	r3, #0
 c005a1e:	667b      	str	r3, [r7, #100]	; 0x64
 c005a20:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 c005a24:	460b      	mov	r3, r1
 c005a26:	4313      	orrs	r3, r2
 c005a28:	d035      	beq.n	c005a96 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 c005a2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005a2e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 c005a32:	2b30      	cmp	r3, #48	; 0x30
 c005a34:	d014      	beq.n	c005a60 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 c005a36:	2b30      	cmp	r3, #48	; 0x30
 c005a38:	d80e      	bhi.n	c005a58 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 c005a3a:	2b20      	cmp	r3, #32
 c005a3c:	d012      	beq.n	c005a64 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 c005a3e:	2b20      	cmp	r3, #32
 c005a40:	d80a      	bhi.n	c005a58 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 c005a42:	2b00      	cmp	r3, #0
 c005a44:	d010      	beq.n	c005a68 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 c005a46:	2b10      	cmp	r3, #16
 c005a48:	d106      	bne.n	c005a58 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c005a4a:	4b7e      	ldr	r3, [pc, #504]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c005a4e:	4a7d      	ldr	r2, [pc, #500]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005a50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005a54:	6293      	str	r3, [r2, #40]	; 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 c005a56:	e008      	b.n	c005a6a <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005a58:	2301      	movs	r3, #1
 c005a5a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005a5e:	e004      	b.n	c005a6a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 c005a60:	bf00      	nop
 c005a62:	e002      	b.n	c005a6a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 c005a64:	bf00      	nop
 c005a66:	e000      	b.n	c005a6a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 c005a68:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005a6a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005a6e:	2b00      	cmp	r3, #0
 c005a70:	d10d      	bne.n	c005a8e <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 c005a72:	4b74      	ldr	r3, [pc, #464]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005a74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c005a78:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 c005a7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005a80:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 c005a84:	4a6f      	ldr	r2, [pc, #444]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005a86:	430b      	orrs	r3, r1
 c005a88:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 c005a8c:	e003      	b.n	c005a96 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005a8e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005a92:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 c005a96:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005a9e:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 c005aa2:	65bb      	str	r3, [r7, #88]	; 0x58
 c005aa4:	2300      	movs	r3, #0
 c005aa6:	65fb      	str	r3, [r7, #92]	; 0x5c
 c005aa8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 c005aac:	460b      	mov	r3, r1
 c005aae:	4313      	orrs	r3, r2
 c005ab0:	d033      	beq.n	c005b1a <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 c005ab2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005ab6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 c005aba:	2b00      	cmp	r3, #0
 c005abc:	d002      	beq.n	c005ac4 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 c005abe:	2b40      	cmp	r3, #64	; 0x40
 c005ac0:	d007      	beq.n	c005ad2 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 c005ac2:	e010      	b.n	c005ae6 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c005ac4:	4b5f      	ldr	r3, [pc, #380]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c005ac8:	4a5e      	ldr	r2, [pc, #376]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005aca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005ace:	6293      	str	r3, [r2, #40]	; 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 c005ad0:	e00d      	b.n	c005aee <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005ad2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005ad6:	3308      	adds	r3, #8
 c005ad8:	4618      	mov	r0, r3
 c005ada:	f000 fbd7 	bl	c00628c <RCCEx_PLL2_Config>
 c005ade:	4603      	mov	r3, r0
 c005ae0:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 c005ae4:	e003      	b.n	c005aee <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 c005ae6:	2301      	movs	r3, #1
 c005ae8:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005aec:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005aee:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005af2:	2b00      	cmp	r3, #0
 c005af4:	d10d      	bne.n	c005b12 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 c005af6:	4b53      	ldr	r3, [pc, #332]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005af8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c005afc:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 c005b00:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005b04:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 c005b08:	4a4e      	ldr	r2, [pc, #312]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005b0a:	430b      	orrs	r3, r1
 c005b0c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 c005b10:	e003      	b.n	c005b1a <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005b12:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005b16:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 c005b1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005b22:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 c005b26:	653b      	str	r3, [r7, #80]	; 0x50
 c005b28:	2300      	movs	r3, #0
 c005b2a:	657b      	str	r3, [r7, #84]	; 0x54
 c005b2c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 c005b30:	460b      	mov	r3, r1
 c005b32:	4313      	orrs	r3, r2
 c005b34:	d033      	beq.n	c005b9e <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 c005b36:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005b3a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 c005b3e:	2b00      	cmp	r3, #0
 c005b40:	d002      	beq.n	c005b48 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 c005b42:	2b80      	cmp	r3, #128	; 0x80
 c005b44:	d007      	beq.n	c005b56 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 c005b46:	e010      	b.n	c005b6a <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c005b48:	4b3e      	ldr	r3, [pc, #248]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c005b4c:	4a3d      	ldr	r2, [pc, #244]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005b4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005b52:	6293      	str	r3, [r2, #40]	; 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 c005b54:	e00d      	b.n	c005b72 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005b56:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005b5a:	3308      	adds	r3, #8
 c005b5c:	4618      	mov	r0, r3
 c005b5e:	f000 fb95 	bl	c00628c <RCCEx_PLL2_Config>
 c005b62:	4603      	mov	r3, r0
 c005b64:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 c005b68:	e003      	b.n	c005b72 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 c005b6a:	2301      	movs	r3, #1
 c005b6c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005b70:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005b72:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005b76:	2b00      	cmp	r3, #0
 c005b78:	d10d      	bne.n	c005b96 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 c005b7a:	4b32      	ldr	r3, [pc, #200]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005b7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c005b80:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 c005b84:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005b88:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 c005b8c:	4a2d      	ldr	r2, [pc, #180]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005b8e:	430b      	orrs	r3, r1
 c005b90:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 c005b94:	e003      	b.n	c005b9e <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005b96:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005b9a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 c005b9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005ba6:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 c005baa:	64bb      	str	r3, [r7, #72]	; 0x48
 c005bac:	2300      	movs	r3, #0
 c005bae:	64fb      	str	r3, [r7, #76]	; 0x4c
 c005bb0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 c005bb4:	460b      	mov	r3, r1
 c005bb6:	4313      	orrs	r3, r2
 c005bb8:	d04a      	beq.n	c005c50 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 c005bba:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005bbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c005bc2:	2b04      	cmp	r3, #4
 c005bc4:	d827      	bhi.n	c005c16 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 c005bc6:	a201      	add	r2, pc, #4	; (adr r2, c005bcc <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 c005bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c005bcc:	0c005be1 	.word	0x0c005be1
 c005bd0:	0c005bef 	.word	0x0c005bef
 c005bd4:	0c005c03 	.word	0x0c005c03
 c005bd8:	0c005c1f 	.word	0x0c005c1f
 c005bdc:	0c005c1f 	.word	0x0c005c1f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c005be0:	4b18      	ldr	r3, [pc, #96]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c005be4:	4a17      	ldr	r2, [pc, #92]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005be6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005bea:	6293      	str	r3, [r2, #40]	; 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 c005bec:	e018      	b.n	c005c20 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005bee:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005bf2:	3308      	adds	r3, #8
 c005bf4:	4618      	mov	r0, r3
 c005bf6:	f000 fb49 	bl	c00628c <RCCEx_PLL2_Config>
 c005bfa:	4603      	mov	r3, r0
 c005bfc:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 c005c00:	e00e      	b.n	c005c20 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c005c02:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005c06:	3330      	adds	r3, #48	; 0x30
 c005c08:	4618      	mov	r0, r3
 c005c0a:	f000 fbd7 	bl	c0063bc <RCCEx_PLL3_Config>
 c005c0e:	4603      	mov	r3, r0
 c005c10:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 c005c14:	e004      	b.n	c005c20 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005c16:	2301      	movs	r3, #1
 c005c18:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005c1c:	e000      	b.n	c005c20 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 c005c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005c20:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005c24:	2b00      	cmp	r3, #0
 c005c26:	d10f      	bne.n	c005c48 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 c005c28:	4b06      	ldr	r3, [pc, #24]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005c2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c005c2e:	f023 0107 	bic.w	r1, r3, #7
 c005c32:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c005c3a:	4a02      	ldr	r2, [pc, #8]	; (c005c44 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 c005c3c:	430b      	orrs	r3, r1
 c005c3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 c005c42:	e005      	b.n	c005c50 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 c005c44:	54020c00 	.word	0x54020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005c48:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005c4c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 c005c50:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005c58:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 c005c5c:	643b      	str	r3, [r7, #64]	; 0x40
 c005c5e:	2300      	movs	r3, #0
 c005c60:	647b      	str	r3, [r7, #68]	; 0x44
 c005c62:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 c005c66:	460b      	mov	r3, r1
 c005c68:	4313      	orrs	r3, r2
 c005c6a:	f000 8081 	beq.w	c005d70 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 c005c6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005c72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c005c76:	2b20      	cmp	r3, #32
 c005c78:	d85f      	bhi.n	c005d3a <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 c005c7a:	a201      	add	r2, pc, #4	; (adr r2, c005c80 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 c005c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c005c80:	0c005d05 	.word	0x0c005d05
 c005c84:	0c005d3b 	.word	0x0c005d3b
 c005c88:	0c005d3b 	.word	0x0c005d3b
 c005c8c:	0c005d3b 	.word	0x0c005d3b
 c005c90:	0c005d3b 	.word	0x0c005d3b
 c005c94:	0c005d3b 	.word	0x0c005d3b
 c005c98:	0c005d3b 	.word	0x0c005d3b
 c005c9c:	0c005d3b 	.word	0x0c005d3b
 c005ca0:	0c005d13 	.word	0x0c005d13
 c005ca4:	0c005d3b 	.word	0x0c005d3b
 c005ca8:	0c005d3b 	.word	0x0c005d3b
 c005cac:	0c005d3b 	.word	0x0c005d3b
 c005cb0:	0c005d3b 	.word	0x0c005d3b
 c005cb4:	0c005d3b 	.word	0x0c005d3b
 c005cb8:	0c005d3b 	.word	0x0c005d3b
 c005cbc:	0c005d3b 	.word	0x0c005d3b
 c005cc0:	0c005d27 	.word	0x0c005d27
 c005cc4:	0c005d3b 	.word	0x0c005d3b
 c005cc8:	0c005d3b 	.word	0x0c005d3b
 c005ccc:	0c005d3b 	.word	0x0c005d3b
 c005cd0:	0c005d3b 	.word	0x0c005d3b
 c005cd4:	0c005d3b 	.word	0x0c005d3b
 c005cd8:	0c005d3b 	.word	0x0c005d3b
 c005cdc:	0c005d3b 	.word	0x0c005d3b
 c005ce0:	0c005d43 	.word	0x0c005d43
 c005ce4:	0c005d3b 	.word	0x0c005d3b
 c005ce8:	0c005d3b 	.word	0x0c005d3b
 c005cec:	0c005d3b 	.word	0x0c005d3b
 c005cf0:	0c005d3b 	.word	0x0c005d3b
 c005cf4:	0c005d3b 	.word	0x0c005d3b
 c005cf8:	0c005d3b 	.word	0x0c005d3b
 c005cfc:	0c005d3b 	.word	0x0c005d3b
 c005d00:	0c005d43 	.word	0x0c005d43
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c005d04:	4bab      	ldr	r3, [pc, #684]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c005d08:	4aaa      	ldr	r2, [pc, #680]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005d0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005d0e:	6293      	str	r3, [r2, #40]	; 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 c005d10:	e018      	b.n	c005d44 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005d12:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005d16:	3308      	adds	r3, #8
 c005d18:	4618      	mov	r0, r3
 c005d1a:	f000 fab7 	bl	c00628c <RCCEx_PLL2_Config>
 c005d1e:	4603      	mov	r3, r0
 c005d20:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 c005d24:	e00e      	b.n	c005d44 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c005d26:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005d2a:	3330      	adds	r3, #48	; 0x30
 c005d2c:	4618      	mov	r0, r3
 c005d2e:	f000 fb45 	bl	c0063bc <RCCEx_PLL3_Config>
 c005d32:	4603      	mov	r3, r0
 c005d34:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 c005d38:	e004      	b.n	c005d44 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005d3a:	2301      	movs	r3, #1
 c005d3c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005d40:	e000      	b.n	c005d44 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 c005d42:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005d44:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005d48:	2b00      	cmp	r3, #0
 c005d4a:	d10d      	bne.n	c005d68 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 c005d4c:	4b99      	ldr	r3, [pc, #612]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c005d52:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 c005d56:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005d5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c005d5e:	4a95      	ldr	r2, [pc, #596]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005d60:	430b      	orrs	r3, r1
 c005d62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 c005d66:	e003      	b.n	c005d70 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005d68:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005d6c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 c005d70:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005d78:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 c005d7c:	63bb      	str	r3, [r7, #56]	; 0x38
 c005d7e:	2300      	movs	r3, #0
 c005d80:	63fb      	str	r3, [r7, #60]	; 0x3c
 c005d82:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 c005d86:	460b      	mov	r3, r1
 c005d88:	4313      	orrs	r3, r2
 c005d8a:	d04e      	beq.n	c005e2a <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 c005d8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005d90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c005d94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c005d98:	d02e      	beq.n	c005df8 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 c005d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c005d9e:	d827      	bhi.n	c005df0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 c005da0:	2bc0      	cmp	r3, #192	; 0xc0
 c005da2:	d02b      	beq.n	c005dfc <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 c005da4:	2bc0      	cmp	r3, #192	; 0xc0
 c005da6:	d823      	bhi.n	c005df0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 c005da8:	2b80      	cmp	r3, #128	; 0x80
 c005daa:	d017      	beq.n	c005ddc <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 c005dac:	2b80      	cmp	r3, #128	; 0x80
 c005dae:	d81f      	bhi.n	c005df0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 c005db0:	2b00      	cmp	r3, #0
 c005db2:	d002      	beq.n	c005dba <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 c005db4:	2b40      	cmp	r3, #64	; 0x40
 c005db6:	d007      	beq.n	c005dc8 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 c005db8:	e01a      	b.n	c005df0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c005dba:	4b7e      	ldr	r3, [pc, #504]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c005dbe:	4a7d      	ldr	r2, [pc, #500]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005dc4:	6293      	str	r3, [r2, #40]	; 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 c005dc6:	e01a      	b.n	c005dfe <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005dc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005dcc:	3308      	adds	r3, #8
 c005dce:	4618      	mov	r0, r3
 c005dd0:	f000 fa5c 	bl	c00628c <RCCEx_PLL2_Config>
 c005dd4:	4603      	mov	r3, r0
 c005dd6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 c005dda:	e010      	b.n	c005dfe <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c005ddc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005de0:	3330      	adds	r3, #48	; 0x30
 c005de2:	4618      	mov	r0, r3
 c005de4:	f000 faea 	bl	c0063bc <RCCEx_PLL3_Config>
 c005de8:	4603      	mov	r3, r0
 c005dea:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 c005dee:	e006      	b.n	c005dfe <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005df0:	2301      	movs	r3, #1
 c005df2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005df6:	e002      	b.n	c005dfe <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 c005df8:	bf00      	nop
 c005dfa:	e000      	b.n	c005dfe <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 c005dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005dfe:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005e02:	2b00      	cmp	r3, #0
 c005e04:	d10d      	bne.n	c005e22 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 c005e06:	4b6b      	ldr	r3, [pc, #428]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c005e0c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 c005e10:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005e14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c005e18:	4a66      	ldr	r2, [pc, #408]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005e1a:	430b      	orrs	r3, r1
 c005e1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 c005e20:	e003      	b.n	c005e2a <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005e22:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005e26:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 c005e2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005e32:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 c005e36:	633b      	str	r3, [r7, #48]	; 0x30
 c005e38:	2300      	movs	r3, #0
 c005e3a:	637b      	str	r3, [r7, #52]	; 0x34
 c005e3c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 c005e40:	460b      	mov	r3, r1
 c005e42:	4313      	orrs	r3, r2
 c005e44:	d055      	beq.n	c005ef2 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 c005e46:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005e4a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 c005e4e:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 c005e52:	d031      	beq.n	c005eb8 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 c005e54:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 c005e58:	d82a      	bhi.n	c005eb0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 c005e5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c005e5e:	d02d      	beq.n	c005ebc <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 c005e60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c005e64:	d824      	bhi.n	c005eb0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 c005e66:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 c005e6a:	d029      	beq.n	c005ec0 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 c005e6c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 c005e70:	d81e      	bhi.n	c005eb0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 c005e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005e76:	d011      	beq.n	c005e9c <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 c005e78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005e7c:	d818      	bhi.n	c005eb0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 c005e7e:	2b00      	cmp	r3, #0
 c005e80:	d020      	beq.n	c005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 c005e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c005e86:	d113      	bne.n	c005eb0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005e88:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005e8c:	3308      	adds	r3, #8
 c005e8e:	4618      	mov	r0, r3
 c005e90:	f000 f9fc 	bl	c00628c <RCCEx_PLL2_Config>
 c005e94:	4603      	mov	r3, r0
 c005e96:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 c005e9a:	e014      	b.n	c005ec6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c005e9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005ea0:	3330      	adds	r3, #48	; 0x30
 c005ea2:	4618      	mov	r0, r3
 c005ea4:	f000 fa8a 	bl	c0063bc <RCCEx_PLL3_Config>
 c005ea8:	4603      	mov	r3, r0
 c005eaa:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 c005eae:	e00a      	b.n	c005ec6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005eb0:	2301      	movs	r3, #1
 c005eb2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005eb6:	e006      	b.n	c005ec6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 c005eb8:	bf00      	nop
 c005eba:	e004      	b.n	c005ec6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 c005ebc:	bf00      	nop
 c005ebe:	e002      	b.n	c005ec6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 c005ec0:	bf00      	nop
 c005ec2:	e000      	b.n	c005ec6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 c005ec4:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005ec6:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005eca:	2b00      	cmp	r3, #0
 c005ecc:	d10d      	bne.n	c005eea <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 c005ece:	4b39      	ldr	r3, [pc, #228]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c005ed4:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 c005ed8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005edc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 c005ee0:	4a34      	ldr	r2, [pc, #208]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005ee2:	430b      	orrs	r3, r1
 c005ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 c005ee8:	e003      	b.n	c005ef2 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005eea:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005eee:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 c005ef2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005efa:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 c005efe:	62bb      	str	r3, [r7, #40]	; 0x28
 c005f00:	2300      	movs	r3, #0
 c005f02:	62fb      	str	r3, [r7, #44]	; 0x2c
 c005f04:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 c005f08:	460b      	mov	r3, r1
 c005f0a:	4313      	orrs	r3, r2
 c005f0c:	d058      	beq.n	c005fc0 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 c005f0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005f12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c005f16:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 c005f1a:	d031      	beq.n	c005f80 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 c005f1c:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 c005f20:	d82a      	bhi.n	c005f78 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 c005f22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c005f26:	d02d      	beq.n	c005f84 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 c005f28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c005f2c:	d824      	bhi.n	c005f78 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 c005f2e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 c005f32:	d029      	beq.n	c005f88 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 c005f34:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 c005f38:	d81e      	bhi.n	c005f78 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 c005f3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c005f3e:	d011      	beq.n	c005f64 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 c005f40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c005f44:	d818      	bhi.n	c005f78 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 c005f46:	2b00      	cmp	r3, #0
 c005f48:	d020      	beq.n	c005f8c <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 c005f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c005f4e:	d113      	bne.n	c005f78 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c005f50:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005f54:	3308      	adds	r3, #8
 c005f56:	4618      	mov	r0, r3
 c005f58:	f000 f998 	bl	c00628c <RCCEx_PLL2_Config>
 c005f5c:	4603      	mov	r3, r0
 c005f5e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 c005f62:	e014      	b.n	c005f8e <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c005f64:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005f68:	3330      	adds	r3, #48	; 0x30
 c005f6a:	4618      	mov	r0, r3
 c005f6c:	f000 fa26 	bl	c0063bc <RCCEx_PLL3_Config>
 c005f70:	4603      	mov	r3, r0
 c005f72:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 c005f76:	e00a      	b.n	c005f8e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005f78:	2301      	movs	r3, #1
 c005f7a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c005f7e:	e006      	b.n	c005f8e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 c005f80:	bf00      	nop
 c005f82:	e004      	b.n	c005f8e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 c005f84:	bf00      	nop
 c005f86:	e002      	b.n	c005f8e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 c005f88:	bf00      	nop
 c005f8a:	e000      	b.n	c005f8e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 c005f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005f8e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005f92:	2b00      	cmp	r3, #0
 c005f94:	d110      	bne.n	c005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 c005f96:	4b07      	ldr	r3, [pc, #28]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c005f9c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 c005fa0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005fa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 c005fa8:	4902      	ldr	r1, [pc, #8]	; (c005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 c005faa:	4313      	orrs	r3, r2
 c005fac:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 c005fb0:	e006      	b.n	c005fc0 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 c005fb2:	bf00      	nop
 c005fb4:	54020c00 	.word	0x54020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005fb8:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c005fbc:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 c005fc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 c005fc8:	2100      	movs	r1, #0
 c005fca:	6239      	str	r1, [r7, #32]
 c005fcc:	f003 0301 	and.w	r3, r3, #1
 c005fd0:	627b      	str	r3, [r7, #36]	; 0x24
 c005fd2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 c005fd6:	460b      	mov	r3, r1
 c005fd8:	4313      	orrs	r3, r2
 c005fda:	d055      	beq.n	c006088 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 c005fdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c005fe0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 c005fe4:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 c005fe8:	d031      	beq.n	c00604e <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 c005fea:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 c005fee:	d82a      	bhi.n	c006046 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 c005ff0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c005ff4:	d02d      	beq.n	c006052 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 c005ff6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c005ffa:	d824      	bhi.n	c006046 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 c005ffc:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 c006000:	d029      	beq.n	c006056 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 c006002:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 c006006:	d81e      	bhi.n	c006046 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 c006008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c00600c:	d011      	beq.n	c006032 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 c00600e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c006012:	d818      	bhi.n	c006046 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 c006014:	2b00      	cmp	r3, #0
 c006016:	d020      	beq.n	c00605a <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 c006018:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c00601c:	d113      	bne.n	c006046 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c00601e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c006022:	3308      	adds	r3, #8
 c006024:	4618      	mov	r0, r3
 c006026:	f000 f931 	bl	c00628c <RCCEx_PLL2_Config>
 c00602a:	4603      	mov	r3, r0
 c00602c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 c006030:	e014      	b.n	c00605c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c006032:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c006036:	3330      	adds	r3, #48	; 0x30
 c006038:	4618      	mov	r0, r3
 c00603a:	f000 f9bf 	bl	c0063bc <RCCEx_PLL3_Config>
 c00603e:	4603      	mov	r3, r0
 c006040:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 c006044:	e00a      	b.n	c00605c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c006046:	2301      	movs	r3, #1
 c006048:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c00604c:	e006      	b.n	c00605c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 c00604e:	bf00      	nop
 c006050:	e004      	b.n	c00605c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 c006052:	bf00      	nop
 c006054:	e002      	b.n	c00605c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 c006056:	bf00      	nop
 c006058:	e000      	b.n	c00605c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 c00605a:	bf00      	nop
    }

    if (ret == HAL_OK)
 c00605c:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c006060:	2b00      	cmp	r3, #0
 c006062:	d10d      	bne.n	c006080 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 c006064:	4b88      	ldr	r3, [pc, #544]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c006066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 c00606a:	f423 3260 	bic.w	r2, r3, #229376	; 0x38000
 c00606e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c006072:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 c006076:	4984      	ldr	r1, [pc, #528]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c006078:	4313      	orrs	r3, r2
 c00607a:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 c00607e:	e003      	b.n	c006088 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c006080:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c006084:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 c006088:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00608c:	e9d3 2300 	ldrd	r2, r3, [r3]
 c006090:	2100      	movs	r1, #0
 c006092:	61b9      	str	r1, [r7, #24]
 c006094:	f003 0302 	and.w	r3, r3, #2
 c006098:	61fb      	str	r3, [r7, #28]
 c00609a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 c00609e:	460b      	mov	r3, r1
 c0060a0:	4313      	orrs	r3, r2
 c0060a2:	d03d      	beq.n	c006120 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 c0060a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0060a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c0060ac:	2b03      	cmp	r3, #3
 c0060ae:	d81c      	bhi.n	c0060ea <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 c0060b0:	a201      	add	r2, pc, #4	; (adr r2, c0060b8 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 c0060b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c0060b6:	bf00      	nop
 c0060b8:	0c0060f3 	.word	0x0c0060f3
 c0060bc:	0c0060c9 	.word	0x0c0060c9
 c0060c0:	0c0060d7 	.word	0x0c0060d7
 c0060c4:	0c0060f3 	.word	0x0c0060f3
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c0060c8:	4b6f      	ldr	r3, [pc, #444]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c0060ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0060cc:	4a6e      	ldr	r2, [pc, #440]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c0060ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c0060d2:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 c0060d4:	e00e      	b.n	c0060f4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c0060d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0060da:	3308      	adds	r3, #8
 c0060dc:	4618      	mov	r0, r3
 c0060de:	f000 f8d5 	bl	c00628c <RCCEx_PLL2_Config>
 c0060e2:	4603      	mov	r3, r0
 c0060e4:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 c0060e8:	e004      	b.n	c0060f4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c0060ea:	2301      	movs	r3, #1
 c0060ec:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c0060f0:	e000      	b.n	c0060f4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 c0060f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 c0060f4:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0060f8:	2b00      	cmp	r3, #0
 c0060fa:	d10d      	bne.n	c006118 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 c0060fc:	4b62      	ldr	r3, [pc, #392]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c0060fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c006102:	f023 0203 	bic.w	r2, r3, #3
 c006106:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00610a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 c00610e:	495e      	ldr	r1, [pc, #376]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c006110:	4313      	orrs	r3, r2
 c006112:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 c006116:	e003      	b.n	c006120 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c006118:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00611c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 c006120:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c006124:	e9d3 2300 	ldrd	r2, r3, [r3]
 c006128:	2100      	movs	r1, #0
 c00612a:	6139      	str	r1, [r7, #16]
 c00612c:	f003 0304 	and.w	r3, r3, #4
 c006130:	617b      	str	r3, [r7, #20]
 c006132:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 c006136:	460b      	mov	r3, r1
 c006138:	4313      	orrs	r3, r2
 c00613a:	d03a      	beq.n	c0061b2 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 c00613c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c006140:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 c006144:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c006148:	d00e      	beq.n	c006168 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 c00614a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c00614e:	d815      	bhi.n	c00617c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 c006150:	2b00      	cmp	r3, #0
 c006152:	d017      	beq.n	c006184 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 c006154:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c006158:	d110      	bne.n	c00617c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c00615a:	4b4b      	ldr	r3, [pc, #300]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c00615c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00615e:	4a4a      	ldr	r2, [pc, #296]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c006160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c006164:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c006166:	e00e      	b.n	c006186 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 c006168:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00616c:	3308      	adds	r3, #8
 c00616e:	4618      	mov	r0, r3
 c006170:	f000 f88c 	bl	c00628c <RCCEx_PLL2_Config>
 c006174:	4603      	mov	r3, r0
 c006176:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c00617a:	e004      	b.n	c006186 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 c00617c:	2301      	movs	r3, #1
 c00617e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c006182:	e000      	b.n	c006186 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 c006184:	bf00      	nop
    }

    if (ret == HAL_OK)
 c006186:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00618a:	2b00      	cmp	r3, #0
 c00618c:	d10d      	bne.n	c0061aa <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 c00618e:	4b3e      	ldr	r3, [pc, #248]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c006190:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c006194:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c006198:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00619c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 c0061a0:	4939      	ldr	r1, [pc, #228]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c0061a2:	4313      	orrs	r3, r2
 c0061a4:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
 c0061a8:	e003      	b.n	c0061b2 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0061aa:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c0061ae:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 c0061b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 c0061ba:	2100      	movs	r1, #0
 c0061bc:	60b9      	str	r1, [r7, #8]
 c0061be:	f003 0310 	and.w	r3, r3, #16
 c0061c2:	60fb      	str	r3, [r7, #12]
 c0061c4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 c0061c8:	460b      	mov	r3, r1
 c0061ca:	4313      	orrs	r3, r2
 c0061cc:	d038      	beq.n	c006240 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 c0061ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0061d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 c0061d6:	2b30      	cmp	r3, #48	; 0x30
 c0061d8:	d01b      	beq.n	c006212 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 c0061da:	2b30      	cmp	r3, #48	; 0x30
 c0061dc:	d815      	bhi.n	c00620a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 c0061de:	2b10      	cmp	r3, #16
 c0061e0:	d002      	beq.n	c0061e8 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 c0061e2:	2b20      	cmp	r3, #32
 c0061e4:	d007      	beq.n	c0061f6 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 c0061e6:	e010      	b.n	c00620a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 c0061e8:	4b27      	ldr	r3, [pc, #156]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c0061ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0061ec:	4a26      	ldr	r2, [pc, #152]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c0061ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c0061f2:	6293      	str	r3, [r2, #40]	; 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 c0061f4:	e00e      	b.n	c006214 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 c0061f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c0061fa:	3330      	adds	r3, #48	; 0x30
 c0061fc:	4618      	mov	r0, r3
 c0061fe:	f000 f8dd 	bl	c0063bc <RCCEx_PLL3_Config>
 c006202:	4603      	mov	r3, r0
 c006204:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 c006208:	e004      	b.n	c006214 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c00620a:	2301      	movs	r3, #1
 c00620c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 c006210:	e000      	b.n	c006214 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 c006212:	bf00      	nop
    }

    if (ret == HAL_OK)
 c006214:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c006218:	2b00      	cmp	r3, #0
 c00621a:	d10d      	bne.n	c006238 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 c00621c:	4b1a      	ldr	r3, [pc, #104]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c00621e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 c006222:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 c006226:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00622a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 c00622e:	4916      	ldr	r1, [pc, #88]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c006230:	4313      	orrs	r3, r2
 c006232:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 c006236:	e003      	b.n	c006240 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c006238:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 c00623c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 c006240:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c006244:	e9d3 2300 	ldrd	r2, r3, [r3]
 c006248:	2100      	movs	r1, #0
 c00624a:	6039      	str	r1, [r7, #0]
 c00624c:	f003 0308 	and.w	r3, r3, #8
 c006250:	607b      	str	r3, [r7, #4]
 c006252:	e9d7 1200 	ldrd	r1, r2, [r7]
 c006256:	460b      	mov	r3, r1
 c006258:	4313      	orrs	r3, r2
 c00625a:	d00c      	beq.n	c006276 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 c00625c:	4b0a      	ldr	r3, [pc, #40]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c00625e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 c006262:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 c006266:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 c00626a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 c00626e:	4906      	ldr	r1, [pc, #24]	; (c006288 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 c006270:	4313      	orrs	r3, r2
 c006272:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8

  }
#endif /* CEC */

  return status;
 c006276:	f897 315a 	ldrb.w	r3, [r7, #346]	; 0x15a
}
 c00627a:	4618      	mov	r0, r3
 c00627c:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 c006280:	46bd      	mov	sp, r7
 c006282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 c006286:	bf00      	nop
 c006288:	54020c00 	.word	0x54020c00

0c00628c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 c00628c:	b580      	push	{r7, lr}
 c00628e:	b084      	sub	sp, #16
 c006290:	af00      	add	r7, sp, #0
 c006292:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 c006294:	4b48      	ldr	r3, [pc, #288]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006296:	681b      	ldr	r3, [r3, #0]
 c006298:	4a47      	ldr	r2, [pc, #284]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c00629a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 c00629e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 c0062a0:	f7fb f92a 	bl	c0014f8 <HAL_GetTick>
 c0062a4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 c0062a6:	e008      	b.n	c0062ba <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 c0062a8:	f7fb f926 	bl	c0014f8 <HAL_GetTick>
 c0062ac:	4602      	mov	r2, r0
 c0062ae:	68fb      	ldr	r3, [r7, #12]
 c0062b0:	1ad3      	subs	r3, r2, r3
 c0062b2:	2b02      	cmp	r3, #2
 c0062b4:	d901      	bls.n	c0062ba <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 c0062b6:	2303      	movs	r3, #3
 c0062b8:	e07a      	b.n	c0063b0 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 c0062ba:	4b3f      	ldr	r3, [pc, #252]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c0062bc:	681b      	ldr	r3, [r3, #0]
 c0062be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c0062c2:	2b00      	cmp	r3, #0
 c0062c4:	d1f0      	bne.n	c0062a8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 c0062c6:	4b3c      	ldr	r3, [pc, #240]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c0062c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0062ca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 c0062ce:	f023 0303 	bic.w	r3, r3, #3
 c0062d2:	687a      	ldr	r2, [r7, #4]
 c0062d4:	6811      	ldr	r1, [r2, #0]
 c0062d6:	687a      	ldr	r2, [r7, #4]
 c0062d8:	6852      	ldr	r2, [r2, #4]
 c0062da:	0212      	lsls	r2, r2, #8
 c0062dc:	430a      	orrs	r2, r1
 c0062de:	4936      	ldr	r1, [pc, #216]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c0062e0:	4313      	orrs	r3, r2
 c0062e2:	62cb      	str	r3, [r1, #44]	; 0x2c
 c0062e4:	687b      	ldr	r3, [r7, #4]
 c0062e6:	689b      	ldr	r3, [r3, #8]
 c0062e8:	3b01      	subs	r3, #1
 c0062ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 c0062ee:	687b      	ldr	r3, [r7, #4]
 c0062f0:	68db      	ldr	r3, [r3, #12]
 c0062f2:	3b01      	subs	r3, #1
 c0062f4:	025b      	lsls	r3, r3, #9
 c0062f6:	b29b      	uxth	r3, r3
 c0062f8:	431a      	orrs	r2, r3
 c0062fa:	687b      	ldr	r3, [r7, #4]
 c0062fc:	691b      	ldr	r3, [r3, #16]
 c0062fe:	3b01      	subs	r3, #1
 c006300:	041b      	lsls	r3, r3, #16
 c006302:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 c006306:	431a      	orrs	r2, r3
 c006308:	687b      	ldr	r3, [r7, #4]
 c00630a:	695b      	ldr	r3, [r3, #20]
 c00630c:	3b01      	subs	r3, #1
 c00630e:	061b      	lsls	r3, r3, #24
 c006310:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 c006314:	4928      	ldr	r1, [pc, #160]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006316:	4313      	orrs	r3, r2
 c006318:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 c00631a:	4b27      	ldr	r3, [pc, #156]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c00631c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c00631e:	f023 020c 	bic.w	r2, r3, #12
 c006322:	687b      	ldr	r3, [r7, #4]
 c006324:	699b      	ldr	r3, [r3, #24]
 c006326:	4924      	ldr	r1, [pc, #144]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006328:	4313      	orrs	r3, r2
 c00632a:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 c00632c:	4b22      	ldr	r3, [pc, #136]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c00632e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c006330:	f023 0220 	bic.w	r2, r3, #32
 c006334:	687b      	ldr	r3, [r7, #4]
 c006336:	69db      	ldr	r3, [r3, #28]
 c006338:	491f      	ldr	r1, [pc, #124]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c00633a:	4313      	orrs	r3, r2
 c00633c:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 c00633e:	4b1e      	ldr	r3, [pc, #120]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 c006342:	687b      	ldr	r3, [r7, #4]
 c006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c006346:	491c      	ldr	r1, [pc, #112]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006348:	4313      	orrs	r3, r2
 c00634a:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 c00634c:	4b1a      	ldr	r3, [pc, #104]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c00634e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c006350:	4a19      	ldr	r2, [pc, #100]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006352:	f023 0310 	bic.w	r3, r3, #16
 c006356:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 c006358:	4b17      	ldr	r3, [pc, #92]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c00635a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c00635c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 c006360:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 c006364:	687a      	ldr	r2, [r7, #4]
 c006366:	6a12      	ldr	r2, [r2, #32]
 c006368:	00d2      	lsls	r2, r2, #3
 c00636a:	4913      	ldr	r1, [pc, #76]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c00636c:	4313      	orrs	r3, r2
 c00636e:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 c006370:	4b11      	ldr	r3, [pc, #68]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c006374:	4a10      	ldr	r2, [pc, #64]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006376:	f043 0310 	orr.w	r3, r3, #16
 c00637a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 c00637c:	4b0e      	ldr	r3, [pc, #56]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c00637e:	681b      	ldr	r3, [r3, #0]
 c006380:	4a0d      	ldr	r2, [pc, #52]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c006382:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 c006386:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 c006388:	f7fb f8b6 	bl	c0014f8 <HAL_GetTick>
 c00638c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 c00638e:	e008      	b.n	c0063a2 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 c006390:	f7fb f8b2 	bl	c0014f8 <HAL_GetTick>
 c006394:	4602      	mov	r2, r0
 c006396:	68fb      	ldr	r3, [r7, #12]
 c006398:	1ad3      	subs	r3, r2, r3
 c00639a:	2b02      	cmp	r3, #2
 c00639c:	d901      	bls.n	c0063a2 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 c00639e:	2303      	movs	r3, #3
 c0063a0:	e006      	b.n	c0063b0 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 c0063a2:	4b05      	ldr	r3, [pc, #20]	; (c0063b8 <RCCEx_PLL2_Config+0x12c>)
 c0063a4:	681b      	ldr	r3, [r3, #0]
 c0063a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c0063aa:	2b00      	cmp	r3, #0
 c0063ac:	d0f0      	beq.n	c006390 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 c0063ae:	2300      	movs	r3, #0

}
 c0063b0:	4618      	mov	r0, r3
 c0063b2:	3710      	adds	r7, #16
 c0063b4:	46bd      	mov	sp, r7
 c0063b6:	bd80      	pop	{r7, pc}
 c0063b8:	54020c00 	.word	0x54020c00

0c0063bc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 c0063bc:	b580      	push	{r7, lr}
 c0063be:	b084      	sub	sp, #16
 c0063c0:	af00      	add	r7, sp, #0
 c0063c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 c0063c4:	4b48      	ldr	r3, [pc, #288]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0063c6:	681b      	ldr	r3, [r3, #0]
 c0063c8:	4a47      	ldr	r2, [pc, #284]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0063ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c0063ce:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 c0063d0:	f7fb f892 	bl	c0014f8 <HAL_GetTick>
 c0063d4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 c0063d6:	e008      	b.n	c0063ea <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 c0063d8:	f7fb f88e 	bl	c0014f8 <HAL_GetTick>
 c0063dc:	4602      	mov	r2, r0
 c0063de:	68fb      	ldr	r3, [r7, #12]
 c0063e0:	1ad3      	subs	r3, r2, r3
 c0063e2:	2b02      	cmp	r3, #2
 c0063e4:	d901      	bls.n	c0063ea <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 c0063e6:	2303      	movs	r3, #3
 c0063e8:	e07a      	b.n	c0064e0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 c0063ea:	4b3f      	ldr	r3, [pc, #252]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0063ec:	681b      	ldr	r3, [r3, #0]
 c0063ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c0063f2:	2b00      	cmp	r3, #0
 c0063f4:	d1f0      	bne.n	c0063d8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 c0063f6:	4b3c      	ldr	r3, [pc, #240]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0063f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c0063fa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 c0063fe:	f023 0303 	bic.w	r3, r3, #3
 c006402:	687a      	ldr	r2, [r7, #4]
 c006404:	6811      	ldr	r1, [r2, #0]
 c006406:	687a      	ldr	r2, [r7, #4]
 c006408:	6852      	ldr	r2, [r2, #4]
 c00640a:	0212      	lsls	r2, r2, #8
 c00640c:	430a      	orrs	r2, r1
 c00640e:	4936      	ldr	r1, [pc, #216]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c006410:	4313      	orrs	r3, r2
 c006412:	630b      	str	r3, [r1, #48]	; 0x30
 c006414:	687b      	ldr	r3, [r7, #4]
 c006416:	689b      	ldr	r3, [r3, #8]
 c006418:	3b01      	subs	r3, #1
 c00641a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 c00641e:	687b      	ldr	r3, [r7, #4]
 c006420:	68db      	ldr	r3, [r3, #12]
 c006422:	3b01      	subs	r3, #1
 c006424:	025b      	lsls	r3, r3, #9
 c006426:	b29b      	uxth	r3, r3
 c006428:	431a      	orrs	r2, r3
 c00642a:	687b      	ldr	r3, [r7, #4]
 c00642c:	691b      	ldr	r3, [r3, #16]
 c00642e:	3b01      	subs	r3, #1
 c006430:	041b      	lsls	r3, r3, #16
 c006432:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 c006436:	431a      	orrs	r2, r3
 c006438:	687b      	ldr	r3, [r7, #4]
 c00643a:	695b      	ldr	r3, [r3, #20]
 c00643c:	3b01      	subs	r3, #1
 c00643e:	061b      	lsls	r3, r3, #24
 c006440:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 c006444:	4928      	ldr	r1, [pc, #160]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c006446:	4313      	orrs	r3, r2
 c006448:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 c00644a:	4b27      	ldr	r3, [pc, #156]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c00644c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c00644e:	f023 020c 	bic.w	r2, r3, #12
 c006452:	687b      	ldr	r3, [r7, #4]
 c006454:	699b      	ldr	r3, [r3, #24]
 c006456:	4924      	ldr	r1, [pc, #144]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c006458:	4313      	orrs	r3, r2
 c00645a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 c00645c:	4b22      	ldr	r3, [pc, #136]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c00645e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c006460:	f023 0220 	bic.w	r2, r3, #32
 c006464:	687b      	ldr	r3, [r7, #4]
 c006466:	69db      	ldr	r3, [r3, #28]
 c006468:	491f      	ldr	r1, [pc, #124]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c00646a:	4313      	orrs	r3, r2
 c00646c:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 c00646e:	4b1e      	ldr	r3, [pc, #120]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c006470:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 c006472:	687b      	ldr	r3, [r7, #4]
 c006474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c006476:	491c      	ldr	r1, [pc, #112]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c006478:	4313      	orrs	r3, r2
 c00647a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 c00647c:	4b1a      	ldr	r3, [pc, #104]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c00647e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c006480:	4a19      	ldr	r2, [pc, #100]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c006482:	f023 0310 	bic.w	r3, r3, #16
 c006486:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 c006488:	4b17      	ldr	r3, [pc, #92]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c00648a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c00648c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 c006490:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 c006494:	687a      	ldr	r2, [r7, #4]
 c006496:	6a12      	ldr	r2, [r2, #32]
 c006498:	00d2      	lsls	r2, r2, #3
 c00649a:	4913      	ldr	r1, [pc, #76]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c00649c:	4313      	orrs	r3, r2
 c00649e:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 c0064a0:	4b11      	ldr	r3, [pc, #68]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0064a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c0064a4:	4a10      	ldr	r2, [pc, #64]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0064a6:	f043 0310 	orr.w	r3, r3, #16
 c0064aa:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 c0064ac:	4b0e      	ldr	r3, [pc, #56]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0064ae:	681b      	ldr	r3, [r3, #0]
 c0064b0:	4a0d      	ldr	r2, [pc, #52]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0064b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c0064b6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 c0064b8:	f7fb f81e 	bl	c0014f8 <HAL_GetTick>
 c0064bc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 c0064be:	e008      	b.n	c0064d2 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 c0064c0:	f7fb f81a 	bl	c0014f8 <HAL_GetTick>
 c0064c4:	4602      	mov	r2, r0
 c0064c6:	68fb      	ldr	r3, [r7, #12]
 c0064c8:	1ad3      	subs	r3, r2, r3
 c0064ca:	2b02      	cmp	r3, #2
 c0064cc:	d901      	bls.n	c0064d2 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 c0064ce:	2303      	movs	r3, #3
 c0064d0:	e006      	b.n	c0064e0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 c0064d2:	4b05      	ldr	r3, [pc, #20]	; (c0064e8 <RCCEx_PLL3_Config+0x12c>)
 c0064d4:	681b      	ldr	r3, [r3, #0]
 c0064d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c0064da:	2b00      	cmp	r3, #0
 c0064dc:	d0f0      	beq.n	c0064c0 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 c0064de:	2300      	movs	r3, #0
}
 c0064e0:	4618      	mov	r0, r3
 c0064e2:	3710      	adds	r7, #16
 c0064e4:	46bd      	mov	sp, r7
 c0064e6:	bd80      	pop	{r7, pc}
 c0064e8:	54020c00 	.word	0x54020c00

0c0064ec <memset>:
 c0064ec:	4402      	add	r2, r0
 c0064ee:	4603      	mov	r3, r0
 c0064f0:	4293      	cmp	r3, r2
 c0064f2:	d100      	bne.n	c0064f6 <memset+0xa>
 c0064f4:	4770      	bx	lr
 c0064f6:	f803 1b01 	strb.w	r1, [r3], #1
 c0064fa:	e7f9      	b.n	c0064f0 <memset+0x4>

0c0064fc <__libc_init_array>:
 c0064fc:	b570      	push	{r4, r5, r6, lr}
 c0064fe:	4d0d      	ldr	r5, [pc, #52]	; (c006534 <__libc_init_array+0x38>)
 c006500:	2600      	movs	r6, #0
 c006502:	4c0d      	ldr	r4, [pc, #52]	; (c006538 <__libc_init_array+0x3c>)
 c006504:	1b64      	subs	r4, r4, r5
 c006506:	10a4      	asrs	r4, r4, #2
 c006508:	42a6      	cmp	r6, r4
 c00650a:	d109      	bne.n	c006520 <__libc_init_array+0x24>
 c00650c:	4d0b      	ldr	r5, [pc, #44]	; (c00653c <__libc_init_array+0x40>)
 c00650e:	2600      	movs	r6, #0
 c006510:	4c0b      	ldr	r4, [pc, #44]	; (c006540 <__libc_init_array+0x44>)
 c006512:	f000 f817 	bl	c006544 <_init>
 c006516:	1b64      	subs	r4, r4, r5
 c006518:	10a4      	asrs	r4, r4, #2
 c00651a:	42a6      	cmp	r6, r4
 c00651c:	d105      	bne.n	c00652a <__libc_init_array+0x2e>
 c00651e:	bd70      	pop	{r4, r5, r6, pc}
 c006520:	f855 3b04 	ldr.w	r3, [r5], #4
 c006524:	3601      	adds	r6, #1
 c006526:	4798      	blx	r3
 c006528:	e7ee      	b.n	c006508 <__libc_init_array+0xc>
 c00652a:	f855 3b04 	ldr.w	r3, [r5], #4
 c00652e:	3601      	adds	r6, #1
 c006530:	4798      	blx	r3
 c006532:	e7f2      	b.n	c00651a <__libc_init_array+0x1e>
 c006534:	0c00656c 	.word	0x0c00656c
 c006538:	0c00656c 	.word	0x0c00656c
 c00653c:	0c00656c 	.word	0x0c00656c
 c006540:	0c006570 	.word	0x0c006570

0c006544 <_init>:
 c006544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c006546:	bf00      	nop
 c006548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00654a:	bc08      	pop	{r3}
 c00654c:	469e      	mov	lr, r3
 c00654e:	4770      	bx	lr

0c006550 <_fini>:
 c006550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c006552:	bf00      	nop
 c006554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c006556:	bc08      	pop	{r3}
 c006558:	469e      	mov	lr, r3
 c00655a:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0c01f000 <SECURE_SystemCoreClockUpdate>:
 c01f000:	e97f e97f 	sg
 c01f004:	f7e2 b99e 	b.w	c001344 <__acle_se_SECURE_SystemCoreClockUpdate>

0c01f008 <SECURE_RegisterCallback>:
 c01f008:	e97f e97f 	sg
 c01f00c:	f7e1 be3e 	b.w	c000c8c <__acle_se_SECURE_RegisterCallback>
	...
