;redcode
;assert 1
	SPL 0, <832
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 27, @12
	SLT @216, 60
	ADD <280, <90
	SPL -208, @720
	JMP <127, 106
	JMP <127, 106
	JMZ -7, @-20
	CMP @127, 106
	DAT <470, #-9
	MOV 27, @12
	SUB @127, 106
	SPL 2, <10
	SPL <12, <10
	MOV -1, <-20
	MOV -7, <-20
	SUB #20, <72
	SUB #20, <72
	CMP 27, @12
	CMP 27, @12
	JMP @72, #250
	JMP -7, @120
	JMP <127, 106
	DAT <277, #1
	SUB @147, @-100
	CMP -7, <-126
	DAT <277, #1
	ADD <470, -9
	SLT 27, @12
	DAT <277, #1
	CMP 27, @12
	SLT <300, 90
	ADD <-30, 9
	SLT 29, @12
	ADD 210, 60
	SLT 27, @12
	SPL <127, 106
	JMZ <-28, 109
	SLT <300, 91
	SPL 0, <332
	MOV -1, <-20
	SUB 1, 27
	MOV -1, <-20
	MOV -7, <-20
	CMP -277, <-126
	SPL 0, <832
	SUB 1, 27
	DAT #700, <72
