Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/luem/Desktop/lab03_dwe/lab03_dwe/top_top_sch_tb_isim_beh.exe -prj C:/Users/luem/Desktop/lab03_dwe/lab03_dwe/top_top_sch_tb_beh.prj work.top_top_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/luem/Desktop/lab03_dwe/lab03_dwe/alarmcontroller.vf" into library work
Analyzing Verilog file "C:/Users/luem/Desktop/lab03_dwe/lab03_dwe/top.vf" into library work
Analyzing Verilog file "C:/Users/luem/Desktop/lab03_dwe/lab03_dwe/alarmtest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_top
Compiling module VCC
Compiling module AND4
Compiling module FMAP
Compiling module AND6_MXILINX_top
Compiling module GND
Compiling module INV
Compiling module alarmcontroller_MUSER_top
Compiling module top
Compiling module top_top_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/Users/luem/Desktop/lab03_dwe/lab03_dwe/top_top_sch_tb_isim_beh.exe
Fuse Memory Usage: 27452 KB
Fuse CPU Usage: 374 ms
