<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › ixgbe › ixgbe_dcb_82598.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ixgbe_dcb_82598.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel 10 Gigabit PCI Express Linux driver</span>
<span class="cm">  Copyright(c) 1999 - 2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  Linux NICS &lt;linux.nics@intel.com&gt;</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _DCB_82598_CONFIG_H_</span>
<span class="cp">#define _DCB_82598_CONFIG_H_</span>

<span class="cm">/* DCB register definitions */</span>

<span class="cp">#define IXGBE_DPMCS_MTSOS_SHIFT 16</span>
<span class="cp">#define IXGBE_DPMCS_TDPAC       0x00000001 </span><span class="cm">/* 0 Round Robin, 1 DFP - Deficit Fixed Priority */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DPMCS_TRM         0x00000010 </span><span class="cm">/* Transmit Recycle Mode */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DPMCS_ARBDIS      0x00000040 </span><span class="cm">/* DCB arbiter disable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DPMCS_TSOEF       0x00080000 </span><span class="cm">/* TSO Expand Factor: 0=x4, 1=x2 */</span><span class="cp"></span>

<span class="cp">#define IXGBE_RUPPBMR_MQA       0x80000000 </span><span class="cm">/* Enable UP to queue mapping */</span><span class="cp"></span>

<span class="cp">#define IXGBE_RT2CR_MCL_SHIFT   12 </span><span class="cm">/* Offset to Max Credit Limit setting */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RT2CR_LSP         0x80000000 </span><span class="cm">/* LSP enable bit */</span><span class="cp"></span>

<span class="cp">#define IXGBE_RDRXCTL_MPBEN     0x00000010 </span><span class="cm">/* DMA config for multiple packet buffers enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDRXCTL_MCEN      0x00000040 </span><span class="cm">/* DMA config for multiple cores (RSS) enable */</span><span class="cp"></span>

<span class="cp">#define IXGBE_TDTQ2TCCR_MCL_SHIFT   12</span>
<span class="cp">#define IXGBE_TDTQ2TCCR_BWG_SHIFT   9</span>
<span class="cp">#define IXGBE_TDTQ2TCCR_GSP     0x40000000</span>
<span class="cp">#define IXGBE_TDTQ2TCCR_LSP     0x80000000</span>

<span class="cp">#define IXGBE_TDPT2TCCR_MCL_SHIFT   12</span>
<span class="cp">#define IXGBE_TDPT2TCCR_BWG_SHIFT   9</span>
<span class="cp">#define IXGBE_TDPT2TCCR_GSP     0x40000000</span>
<span class="cp">#define IXGBE_TDPT2TCCR_LSP     0x80000000</span>

<span class="cp">#define IXGBE_PDPMCS_TPPAC      0x00000020 </span><span class="cm">/* 0 Round Robin, 1 for DFP - Deficit Fixed Priority */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PDPMCS_ARBDIS     0x00000040 </span><span class="cm">/* Arbiter disable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PDPMCS_TRM        0x00000100 </span><span class="cm">/* Transmit Recycle Mode enable */</span><span class="cp"></span>

<span class="cp">#define IXGBE_DTXCTL_ENDBUBD    0x00000004 </span><span class="cm">/* Enable DBU buffer division */</span><span class="cp"></span>

<span class="cp">#define IXGBE_TXPBSIZE_40KB     0x0000A000 </span><span class="cm">/* 40KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXPBSIZE_48KB     0x0000C000 </span><span class="cm">/* 48KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXPBSIZE_64KB     0x00010000 </span><span class="cm">/* 64KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXPBSIZE_80KB     0x00014000 </span><span class="cm">/* 80KB Packet Buffer */</span><span class="cp"></span>

<span class="cp">#define IXGBE_RDRXCTL_RDMTS_1_2 0x00000000</span>

<span class="cm">/* DCB hardware-specific driver APIs */</span>

<span class="cm">/* DCB PFC functions */</span>
<span class="n">s32</span> <span class="n">ixgbe_dcb_config_pfc_82598</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pfc_en</span><span class="p">);</span>

<span class="cm">/* DCB hw initialization */</span>
<span class="n">s32</span> <span class="n">ixgbe_dcb_config_rx_arbiter_82598</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					<span class="n">u16</span> <span class="o">*</span><span class="n">refill</span><span class="p">,</span>
					<span class="n">u16</span> <span class="o">*</span><span class="n">max</span><span class="p">,</span>
					<span class="n">u8</span> <span class="o">*</span><span class="n">prio_type</span><span class="p">);</span>

<span class="n">s32</span> <span class="n">ixgbe_dcb_config_tx_desc_arbiter_82598</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
						<span class="n">u16</span> <span class="o">*</span><span class="n">refill</span><span class="p">,</span>
						<span class="n">u16</span> <span class="o">*</span><span class="n">max</span><span class="p">,</span>
						<span class="n">u8</span> <span class="o">*</span><span class="n">bwg_id</span><span class="p">,</span>
						<span class="n">u8</span> <span class="o">*</span><span class="n">prio_type</span><span class="p">);</span>

<span class="n">s32</span> <span class="n">ixgbe_dcb_config_tx_data_arbiter_82598</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
						<span class="n">u16</span> <span class="o">*</span><span class="n">refill</span><span class="p">,</span>
						<span class="n">u16</span> <span class="o">*</span><span class="n">max</span><span class="p">,</span>
						<span class="n">u8</span> <span class="o">*</span><span class="n">bwg_id</span><span class="p">,</span>
						<span class="n">u8</span> <span class="o">*</span><span class="n">prio_type</span><span class="p">);</span>

<span class="n">s32</span> <span class="n">ixgbe_dcb_hw_config_82598</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pfc_en</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">refill</span><span class="p">,</span>
			      <span class="n">u16</span> <span class="o">*</span><span class="n">max</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">bwg_id</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">prio_type</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _DCB_82598_CONFIG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
