#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_000001eee2afae70 .scope module, "tb_sync_loadclearreg" "tb_sync_loadclearreg" 2 3;
 .timescale -9 -12;
v000001eee29b67f0_0 .var "D", 7 0;
v000001eee29b6890_0 .net "Qout", 7 0, v000001eee2982c30_0;  1 drivers
v000001eee2afb340_0 .var "clear", 0 0;
v000001eee2afb3e0_0 .var "clk", 0 0;
v000001eee2afb480_0 .var "load", 0 0;
S_000001eee29b6520 .scope module, "register" "sync_loadclearreg" 2 10, 3 1 0, S_000001eee2afae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Qout";
v000001eee2982e90_0 .net "D", 7 0, v000001eee29b67f0_0;  1 drivers
v000001eee2982c30_0 .var "Qout", 7 0;
v000001eee2afbea0_0 .net "clear", 0 0, v000001eee2afb340_0;  1 drivers
v000001eee29b66b0_0 .net "clk", 0 0, v000001eee2afb3e0_0;  1 drivers
v000001eee29b6750_0 .net "load", 0 0, v000001eee2afb480_0;  1 drivers
E_000001eee2af8d80 .event posedge, v000001eee29b66b0_0;
    .scope S_000001eee29b6520;
T_0 ;
    %wait E_000001eee2af8d80;
    %load/vec4 v000001eee29b6750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001eee2982e90_0;
    %assign/vec4 v000001eee2982c30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eee2afbea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001eee2982c30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001eee2afae70;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eee2afb340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eee2afb480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eee2afb3e0_0, 0, 1;
    %delay 5000, 0;
    %end;
    .thread T_1;
    .scope S_000001eee2afae70;
T_2 ;
    %load/vec4 v000001eee2afb3e0_0;
    %inv;
    %store/vec4 v000001eee2afb3e0_0, 0, 1;
    %delay 2000, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001eee2afae70;
T_3 ;
    %vpi_call 2 31 "$dumpfile", "improvedregwaveform.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001eee2afae70 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eee2afb480_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 37 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001eee29b67f0_0, 0, 8;
    %delay 5000, 0;
    %vpi_call 2 41 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001eee29b67f0_0, 0, 8;
    %delay 5000, 0;
    %vpi_call 2 46 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eee2afb340_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 50 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001eee29b67f0_0, 0, 8;
    %delay 5000, 0;
    %vpi_call 2 54 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eee2afb340_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 58 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eee2afb480_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 62 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %pushi/vec4 69, 0, 8;
    %store/vec4 v000001eee29b67f0_0, 0, 8;
    %delay 5000, 0;
    %vpi_call 2 66 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eee2afb480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eee2afb340_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 71 "$display", "LOAD = %d | CLEAR = %d | D = %d | Qout = %d |", v000001eee2afb480_0, v000001eee2afb340_0, v000001eee29b67f0_0, v000001eee29b6890_0 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Registers/tb_sync_loadclearreg.v";
    "Registers/sync_loadclearreg.v";
