

================================================================
== Vivado HLS Report for 'workload'
================================================================
* Date:           Wed Apr 15 21:55:00 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUG1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  125|  125|  125|  125|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_aes256_encrypt_ecb_fu_359  |aes256_encrypt_ecb  |   46|   46|   46|   46|   none  |
        |grp_aes256_encrypt_ecb_fu_371  |aes256_encrypt_ecb  |   46|   46|   46|   46|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   32|   32|         1|          1|          1|    32|    yes   |
        |- major_loop     |   90|   90|        90|          -|          -|     1|    no    |
        | + reshape1      |   28|   28|        14|          -|          -|     2|    no    |
        |  ++ reshape1.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + reshape2      |   12|   12|         6|          -|          -|     2|    no    |
        |  ++ reshape2.1  |    4|    4|         1|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   224|
|FIFO             |        -|      -|      -|     -|
|Instance         |        4|      -|    246|  1052|
|Memory           |        0|      -|     32|     8|
|Multiplexer      |        -|      -|      -|   221|
|Register         |        -|      -|    206|     -|
+-----------------+---------+-------+-------+------+
|Total            |        4|      0|    484|  1505|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       10|      0|      3|    18|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |grp_aes256_encrypt_ecb_fu_359  |aes256_encrypt_ecb  |        2|      0|  123|  526|
    |grp_aes256_encrypt_ecb_fu_371  |aes256_encrypt_ecb  |        2|      0|  123|  526|
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |Total                          |                    |        4|      0|  246| 1052|
    +-------------------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |local_key_0_U  |workload_local_key_0  |        0|  16|   4|    32|    8|     1|          256|
    |local_key_1_U  |workload_local_key_0  |        0|  16|   4|    32|    8|     1|          256|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                      |        0|  32|   8|    64|   16|     2|          512|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |j_2_fu_389_p2                    |     +    |      0|  0|  15|           6|           1|
    |j_4_fu_404_p2                    |     +    |      0|  0|  10|           2|           1|
    |j_5_fu_507_p2                    |     +    |      0|  0|  10|           2|           1|
    |k_2_fu_428_p2                    |     +    |      0|  0|  12|           3|           1|
    |k_3_fu_531_p2                    |     +    |      0|  0|  12|           3|           1|
    |sum2_fu_570_p2                   |     +    |      0|  0|  15|           5|           5|
    |sum_fu_443_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp1_fu_561_p2                   |     +    |      0|  0|  12|           3|           3|
    |tmp8_fu_434_p2                   |     +    |      0|  0|  12|           3|           3|
    |exitcond2_fu_383_p2              |   icmp   |      0|  0|  11|           6|           7|
    |exitcond3_fu_398_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond5_fu_422_p2              |   icmp   |      0|  0|   9|           3|           4|
    |exitcond6_fu_501_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_525_p2               |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state9_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    |buf_0_load_phi_fu_547_p3         |  select  |      0|  0|   8|           1|           8|
    |buf_1_1_4_fu_471_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_1_1_6_fu_478_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_1_1_7_fu_457_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_1_1_8_fu_464_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_1_load_phi_fu_541_p3         |  select  |      0|  0|   8|           1|           8|
    |data_d0                          |  select  |      0|  0|   8|           1|           8|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 224|          56|          99|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         12|    1|         12|
    |buf_0_0_1_reg_208     |   9|          2|    8|         16|
    |buf_0_0_2_be_reg_325  |   9|          2|    8|         16|
    |buf_0_0_2_reg_266     |   9|          2|    8|         16|
    |buf_0_1_1_reg_197     |   9|          2|    8|         16|
    |buf_0_1_2_be_reg_313  |   9|          2|    8|         16|
    |buf_0_1_2_reg_254     |   9|          2|    8|         16|
    |buf_1_0_1_reg_186     |   9|          2|    8|         16|
    |buf_1_0_2_be_reg_301  |   9|          2|    8|         16|
    |buf_1_0_2_reg_242     |   9|          2|    8|         16|
    |buf_1_1_1_reg_175     |   9|          2|    8|         16|
    |buf_1_1_2_be_reg_289  |   9|          2|    8|         16|
    |buf_1_1_2_reg_230     |   9|          2|    8|         16|
    |data_address0         |  15|          3|    4|         12|
    |j_1_reg_219           |   9|          2|    2|          4|
    |j_3_reg_337           |   9|          2|    2|          4|
    |j_reg_103             |   9|          2|    6|         12|
    |k_1_reg_348           |   9|          2|    3|          6|
    |k_reg_278             |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 221|         49|  117|        248|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  11|   0|   11|          0|
    |buf_0_0_1_reg_208                           |   8|   0|    8|          0|
    |buf_0_0_2_be_reg_325                        |   8|   0|    8|          0|
    |buf_0_0_2_reg_266                           |   8|   0|    8|          0|
    |buf_0_0_3_reg_657                           |   8|   0|    8|          0|
    |buf_0_0_reg_150                             |   8|   0|    8|          0|
    |buf_0_1_1_reg_197                           |   8|   0|    8|          0|
    |buf_0_1_2_be_reg_313                        |   8|   0|    8|          0|
    |buf_0_1_2_reg_254                           |   8|   0|    8|          0|
    |buf_0_1_3_reg_663                           |   8|   0|    8|          0|
    |buf_0_1_reg_138                             |   8|   0|    8|          0|
    |buf_1_0_1_reg_186                           |   8|   0|    8|          0|
    |buf_1_0_2_be_reg_301                        |   8|   0|    8|          0|
    |buf_1_0_2_reg_242                           |   8|   0|    8|          0|
    |buf_1_0_3_reg_669                           |   8|   0|    8|          0|
    |buf_1_0_reg_126                             |   8|   0|    8|          0|
    |buf_1_1_1_reg_175                           |   8|   0|    8|          0|
    |buf_1_1_2_be_reg_289                        |   8|   0|    8|          0|
    |buf_1_1_2_reg_230                           |   8|   0|    8|          0|
    |buf_1_1_3_reg_675                           |   8|   0|    8|          0|
    |buf_1_1_reg_114                             |   8|   0|    8|          0|
    |grp_aes256_encrypt_ecb_fu_359_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes256_encrypt_ecb_fu_371_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_162                                 |   1|   0|    1|          0|
    |j_1_reg_219                                 |   2|   0|    2|          0|
    |j_3_reg_337                                 |   2|   0|    2|          0|
    |j_4_reg_602                                 |   2|   0|    2|          0|
    |j_5_reg_684                                 |   2|   0|    2|          0|
    |j_reg_103                                   |   6|   0|    6|          0|
    |k_1_reg_348                                 |   3|   0|    3|          0|
    |k_2_reg_619                                 |   3|   0|    3|          0|
    |k_reg_278                                   |   3|   0|    3|          0|
    |tmp7_cast_reg_593                           |   4|   0|    5|          1|
    |tmp_1_reg_607                               |   1|   0|    1|          0|
    |tmp_2_reg_611                               |   1|   0|    3|          2|
    |tmp_3_reg_689                               |   1|   0|    1|          0|
    |tmp_7_reg_629                               |   1|   0|    1|          0|
    |tmp_9_reg_694                               |   1|   0|    3|          2|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 206|   0|  211|          5|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_done        | out |    1| ap_ctrl_hs |   workload   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   workload   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   workload   | return value |
|data_address0  | out |    4|  ap_memory |     data     |     array    |
|data_ce0       | out |    1|  ap_memory |     data     |     array    |
|data_we0       | out |    1|  ap_memory |     data     |     array    |
|data_d0        | out |    8|  ap_memory |     data     |     array    |
|data_q0        |  in |    8|  ap_memory |     data     |     array    |
|data_offset    |  in |    4|   ap_none  |  data_offset |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / (!i_2)
5 --> 
	9  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / (!exitcond5)
	5  / (exitcond5)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond6)
	4  / (exitcond6)
11 --> 
	11  / (!exitcond)
	10  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_offset)" [buf4bug1.cpp:237]   --->   Operation 12 'read' 'data_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %.preheader132" [buf4bug1.cpp:254]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_2, %0 ], [ 0, %.preheader132.preheader ]"   --->   Operation 14 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.45ns)   --->   "%exitcond2 = icmp eq i6 %j, -32" [buf4bug1.cpp:254]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.94ns)   --->   "%j_2 = add i6 %j, 1" [buf4bug1.cpp:254]   --->   Operation 17 'add' 'j_2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader1.preheader, label %0" [buf4bug1.cpp:254]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [buf4bug1.cpp:254]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4bug1.cpp:255]   --->   Operation 20 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [buf4bug1.cpp:260]   --->   Operation 21 'specregionend' 'empty_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %.preheader132" [buf4bug1.cpp:254]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i4 %data_offset_read to i5" [buf4bug1.cpp:273]   --->   Operation 23 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.66ns)   --->   "br label %.preheader1"   --->   Operation 24 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%buf_1_1 = phi i8 [ %buf_1_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 25 'phi' 'buf_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%buf_1_0 = phi i8 [ %buf_1_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 26 'phi' 'buf_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%buf_0_1 = phi i8 [ %buf_0_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 27 'phi' 'buf_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%buf_0_0 = phi i8 [ %buf_0_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 28 'phi' 'buf_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = phi i1 [ true, %9 ], [ false, %.preheader1.preheader ]"   --->   Operation 29 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 30 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %i_2, label %10, label %1" [buf4bug1.cpp:269]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [buf4bug1.cpp:269]   --->   Operation 32 'specloopname' <Predicate = (!i_2)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)" [buf4bug1.cpp:269]   --->   Operation 33 'specregionbegin' 'tmp_4' <Predicate = (!i_2)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.66ns)   --->   "br label %2" [buf4bug1.cpp:270]   --->   Operation 34 'br' <Predicate = (!i_2)> <Delay = 1.66>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [buf4bug1.cpp:290]   --->   Operation 35 'ret' <Predicate = (i_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.87>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%buf_1_1_1 = phi i8 [ %buf_1_1, %1 ], [ %buf_1_1_2, %5 ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 36 'phi' 'buf_1_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%buf_1_0_1 = phi i8 [ %buf_1_0, %1 ], [ %buf_1_0_2, %5 ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 37 'phi' 'buf_1_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%buf_0_1_1 = phi i8 [ %buf_0_1, %1 ], [ %buf_0_1_2, %5 ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 38 'phi' 'buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%buf_0_0_1 = phi i8 [ %buf_0_0, %1 ], [ %buf_0_0_2, %5 ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 39 'phi' 'buf_0_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ 0, %1 ], [ %j_4, %5 ]"   --->   Operation 40 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.93ns)   --->   "%exitcond3 = icmp eq i2 %j_1, -2" [buf4bug1.cpp:270]   --->   Operation 41 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 42 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%j_4 = add i2 %j_1, 1" [buf4bug1.cpp:270]   --->   Operation 43 'add' 'j_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader131.0, label %3" [buf4bug1.cpp:270]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [buf4bug1.cpp:270]   --->   Operation 45 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [buf4bug1.cpp:270]   --->   Operation 46 'specregionbegin' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i2 %j_1 to i1" [buf4bug1.cpp:270]   --->   Operation 47 'trunc' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_1, i2 0)" [buf4bug1.cpp:273]   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.66ns)   --->   "br label %.backedge" [buf4bug1.cpp:271]   --->   Operation 49 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_5 : Operation 50 [2/2] (1.66ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 50 'call' 'call_ret4' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [2/2] (1.66ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_1, i8 %buf_1_0_1, i8 %buf_1_1_1)" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 51 'call' 'call_ret' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.60>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%buf_1_1_2 = phi i8 [ %buf_1_1_1, %3 ], [ %buf_1_1_2_be, %.backedge.backedge ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 52 'phi' 'buf_1_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%buf_1_0_2 = phi i8 [ %buf_1_0_1, %3 ], [ %buf_1_0_2_be, %.backedge.backedge ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 53 'phi' 'buf_1_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%buf_0_1_2 = phi i8 [ %buf_0_1_1, %3 ], [ %buf_0_1_2_be, %.backedge.backedge ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 54 'phi' 'buf_0_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%buf_0_0_2 = phi i8 [ %buf_0_0_1, %3 ], [ %buf_0_0_2_be, %.backedge.backedge ]" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 55 'phi' 'buf_0_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %3 ], [ %k_2, %.backedge.backedge ]"   --->   Operation 56 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.18ns)   --->   "%exitcond5 = icmp eq i3 %k, -4" [buf4bug1.cpp:271]   --->   Operation 57 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 58 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.68ns)   --->   "%k_2 = add i3 %k, 1" [buf4bug1.cpp:271]   --->   Operation 59 'add' 'k_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %4" [buf4bug1.cpp:271]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.68ns)   --->   "%tmp8 = add i3 %tmp_2, %k" [buf4bug1.cpp:273]   --->   Operation 61 'add' 'tmp8' <Predicate = (!exitcond5)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i3 %tmp8 to i5" [buf4bug1.cpp:273]   --->   Operation 62 'zext' 'tmp8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.77ns)   --->   "%sum = add i5 %tmp8_cast, %tmp7_cast" [buf4bug1.cpp:273]   --->   Operation 63 'add' 'sum' <Predicate = (!exitcond5)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sum_cast = zext i5 %sum to i64" [buf4bug1.cpp:273]   --->   Operation 64 'zext' 'sum_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [16 x i8]* %data, i64 0, i64 %sum_cast" [buf4bug1.cpp:273]   --->   Operation 65 'getelementptr' 'data_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4bug1.cpp:273]   --->   Operation 66 'load' 'buf_0_1_5' <Predicate = (!exitcond5)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i3 %k to i1" [buf4bug1.cpp:273]   --->   Operation 67 'trunc' 'tmp_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_5)" [buf4bug1.cpp:276]   --->   Operation 68 'specregionend' 'empty_9' <Predicate = (exitcond5)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [buf4bug1.cpp:270]   --->   Operation 69 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 70 [1/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4bug1.cpp:273]   --->   Operation 70 'load' 'buf_0_1_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %branch3, label %branch2" [buf4bug1.cpp:273]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.37ns)   --->   "%buf_1_1_7 = select i1 %tmp_7, i8 %buf_0_1_5, i8 %buf_0_1_2" [buf4bug1.cpp:273]   --->   Operation 72 'select' 'buf_1_1_7' <Predicate = (!tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.37ns)   --->   "%buf_1_1_8 = select i1 %tmp_7, i8 %buf_0_0_2, i8 %buf_0_1_5" [buf4bug1.cpp:273]   --->   Operation 73 'select' 'buf_1_1_8' <Predicate = (!tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.66ns)   --->   "br label %.backedge.backedge" [buf4bug1.cpp:273]   --->   Operation 74 'br' <Predicate = (!tmp_1)> <Delay = 1.66>
ST_7 : Operation 75 [1/1] (1.37ns)   --->   "%buf_1_1_4 = select i1 %tmp_7, i8 %buf_0_1_5, i8 %buf_1_1_2" [buf4bug1.cpp:273]   --->   Operation 75 'select' 'buf_1_1_4' <Predicate = (tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.37ns)   --->   "%buf_1_1_6 = select i1 %tmp_7, i8 %buf_1_0_2, i8 %buf_0_1_5" [buf4bug1.cpp:273]   --->   Operation 76 'select' 'buf_1_1_6' <Predicate = (tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.66ns)   --->   "br label %.backedge.backedge" [buf4bug1.cpp:273]   --->   Operation 77 'br' <Predicate = (tmp_1)> <Delay = 1.66>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%buf_1_1_2_be = phi i8 [ %buf_1_1_4, %branch3 ], [ %buf_1_1_2, %branch2 ]"   --->   Operation 78 'phi' 'buf_1_1_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%buf_1_0_2_be = phi i8 [ %buf_1_1_6, %branch3 ], [ %buf_1_0_2, %branch2 ]"   --->   Operation 79 'phi' 'buf_1_0_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%buf_0_1_2_be = phi i8 [ %buf_0_1_2, %branch3 ], [ %buf_1_1_7, %branch2 ]"   --->   Operation 80 'phi' 'buf_0_1_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%buf_0_0_2_be = phi i8 [ %buf_0_0_2, %branch3 ], [ %buf_1_1_8, %branch2 ]"   --->   Operation 81 'phi' 'buf_0_0_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.66>
ST_9 : Operation 83 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 83 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%buf_0_0_3 = extractvalue { i8, i8 } %call_ret4, 0" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 84 'extractvalue' 'buf_0_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%buf_0_1_3 = extractvalue { i8, i8 } %call_ret4, 1" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 85 'extractvalue' 'buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_1, i8 %buf_1_0_1, i8 %buf_1_1_1)" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 86 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%buf_1_0_3 = extractvalue { i8, i8 } %call_ret, 0" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 87 'extractvalue' 'buf_1_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%buf_1_1_3 = extractvalue { i8, i8 } %call_ret, 1" [buf4bug1.cpp:234->buf4bug1.cpp:279]   --->   Operation 88 'extractvalue' 'buf_1_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.66ns)   --->   "br label %.preheader" [buf4bug1.cpp:281]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.66>

State 10 <SV = 6> <Delay = 1.87>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ %j_5, %8 ], [ 0, %.preheader131.0 ]"   --->   Operation 90 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.93ns)   --->   "%exitcond6 = icmp eq i2 %j_3, -2" [buf4bug1.cpp:281]   --->   Operation 91 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 92 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.58ns)   --->   "%j_5 = add i2 %j_3, 1" [buf4bug1.cpp:281]   --->   Operation 93 'add' 'j_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %9, label %6" [buf4bug1.cpp:281]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [buf4bug1.cpp:281]   --->   Operation 95 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [buf4bug1.cpp:281]   --->   Operation 96 'specregionbegin' 'tmp_6' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i2 %j_3 to i1" [buf4bug1.cpp:281]   --->   Operation 97 'trunc' 'tmp_3' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_3, i2 0)" [buf4bug1.cpp:284]   --->   Operation 98 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.66ns)   --->   "br label %7" [buf4bug1.cpp:282]   --->   Operation 99 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_4)" [buf4bug1.cpp:289]   --->   Operation 100 'specregionend' 'empty_13' <Predicate = (exitcond6)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader1" [buf4bug1.cpp:269]   --->   Operation 101 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 5.60>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ 0, %6 ], [ %k_3, %_ifconv ]"   --->   Operation 102 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %k_1, -4" [buf4bug1.cpp:282]   --->   Operation 103 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 104 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.68ns)   --->   "%k_3 = add i3 %k_1, 1" [buf4bug1.cpp:282]   --->   Operation 105 'add' 'k_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %_ifconv" [buf4bug1.cpp:282]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i3 %k_1 to i1" [buf4bug1.cpp:284]   --->   Operation 107 'trunc' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node buf_load_phi)   --->   "%buf_1_load_phi = select i1 %tmp_8, i8 %buf_1_1_3, i8 %buf_1_0_3" [buf4bug1.cpp:284]   --->   Operation 108 'select' 'buf_1_load_phi' <Predicate = (!exitcond & tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (1.37ns) (out node of the LUT)   --->   "%buf_0_load_phi = select i1 %tmp_8, i8 %buf_0_1_3, i8 %buf_0_0_3" [buf4bug1.cpp:284]   --->   Operation 109 'select' 'buf_0_load_phi' <Predicate = (!exitcond & !tmp_3)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.37ns) (out node of the LUT)   --->   "%buf_load_phi = select i1 %tmp_3, i8 %buf_1_load_phi, i8 %buf_0_load_phi" [buf4bug1.cpp:284]   --->   Operation 110 'select' 'buf_load_phi' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (1.68ns)   --->   "%tmp1 = add i3 %tmp_9, %k_1" [buf4bug1.cpp:284]   --->   Operation 111 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i3 %tmp1 to i5" [buf4bug1.cpp:284]   --->   Operation 112 'zext' 'tmp10_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.77ns)   --->   "%sum2 = add i5 %tmp10_cast, %tmp7_cast" [buf4bug1.cpp:284]   --->   Operation 113 'add' 'sum2' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%sum2_cast = zext i5 %sum2 to i64" [buf4bug1.cpp:284]   --->   Operation 114 'zext' 'sum2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [16 x i8]* %data, i64 0, i64 %sum2_cast" [buf4bug1.cpp:284]   --->   Operation 115 'getelementptr' 'data_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (2.15ns)   --->   "store i8 %buf_load_phi, i8* %data_addr_1, align 1" [buf4bug1.cpp:284]   --->   Operation 116 'store' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "br label %7" [buf4bug1.cpp:282]   --->   Operation 117 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_6)" [buf4bug1.cpp:288]   --->   Operation 118 'specregionend' 'empty_12' <Predicate = (exitcond)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [buf4bug1.cpp:281]   --->   Operation 119 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ local_key_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_key_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_offset_read (read             ) [ 001100000000]
StgValue_13      (br               ) [ 011000000000]
j                (phi              ) [ 001000000000]
exitcond2        (icmp             ) [ 001000000000]
empty            (speclooptripcount) [ 000000000000]
j_2              (add              ) [ 011000000000]
StgValue_18      (br               ) [ 000000000000]
tmp              (specregionbegin  ) [ 000000000000]
StgValue_20      (specpipeline     ) [ 000000000000]
empty_5          (specregionend    ) [ 000000000000]
StgValue_22      (br               ) [ 011000000000]
tmp7_cast        (zext             ) [ 000011111111]
StgValue_24      (br               ) [ 000111111111]
buf_1_1          (phi              ) [ 000011111000]
buf_1_0          (phi              ) [ 000011111000]
buf_0_1          (phi              ) [ 000011111000]
buf_0_0          (phi              ) [ 000011111000]
i_2              (phi              ) [ 000011111111]
empty_6          (speclooptripcount) [ 000000000000]
StgValue_31      (br               ) [ 000000000000]
StgValue_32      (specloopname     ) [ 000000000000]
tmp_4            (specregionbegin  ) [ 000001111111]
StgValue_34      (br               ) [ 000011111111]
StgValue_35      (ret              ) [ 000000000000]
buf_1_1_1        (phi              ) [ 000001111100]
buf_1_0_1        (phi              ) [ 000001111100]
buf_0_1_1        (phi              ) [ 000001111100]
buf_0_0_1        (phi              ) [ 000001111100]
j_1              (phi              ) [ 000001000000]
exitcond3        (icmp             ) [ 000011111111]
empty_7          (speclooptripcount) [ 000000000000]
j_4              (add              ) [ 000011111111]
StgValue_44      (br               ) [ 000000000000]
StgValue_45      (specloopname     ) [ 000000000000]
tmp_5            (specregionbegin  ) [ 000000111000]
tmp_1            (trunc            ) [ 000000111000]
tmp_2            (bitconcatenate   ) [ 000000111000]
StgValue_49      (br               ) [ 000011111111]
buf_1_1_2        (phi              ) [ 000011111111]
buf_1_0_2        (phi              ) [ 000011111111]
buf_0_1_2        (phi              ) [ 000011111111]
buf_0_0_2        (phi              ) [ 000011111111]
k                (phi              ) [ 000000100000]
exitcond5        (icmp             ) [ 000011111111]
empty_8          (speclooptripcount) [ 000000000000]
k_2              (add              ) [ 000011111111]
StgValue_60      (br               ) [ 000000000000]
tmp8             (add              ) [ 000000000000]
tmp8_cast        (zext             ) [ 000000000000]
sum              (add              ) [ 000000000000]
sum_cast         (zext             ) [ 000000000000]
data_addr        (getelementptr    ) [ 000000010000]
tmp_7            (trunc            ) [ 000000010000]
empty_9          (specregionend    ) [ 000000000000]
StgValue_69      (br               ) [ 000011111111]
buf_0_1_5        (load             ) [ 000000000000]
StgValue_71      (br               ) [ 000000000000]
buf_1_1_7        (select           ) [ 000011111111]
buf_1_1_8        (select           ) [ 000011111111]
StgValue_74      (br               ) [ 000011111111]
buf_1_1_4        (select           ) [ 000011111111]
buf_1_1_6        (select           ) [ 000011111111]
StgValue_77      (br               ) [ 000011111111]
buf_1_1_2_be     (phi              ) [ 000011101111]
buf_1_0_2_be     (phi              ) [ 000011101111]
buf_0_1_2_be     (phi              ) [ 000011101111]
buf_0_0_2_be     (phi              ) [ 000011101111]
StgValue_82      (br               ) [ 000011111111]
call_ret4        (call             ) [ 000000000000]
buf_0_0_3        (extractvalue     ) [ 000110000011]
buf_0_1_3        (extractvalue     ) [ 000110000011]
call_ret         (call             ) [ 000000000000]
buf_1_0_3        (extractvalue     ) [ 000110000011]
buf_1_1_3        (extractvalue     ) [ 000110000011]
StgValue_89      (br               ) [ 000011111111]
j_3              (phi              ) [ 000000000010]
exitcond6        (icmp             ) [ 000011111111]
empty_10         (speclooptripcount) [ 000000000000]
j_5              (add              ) [ 000011111111]
StgValue_94      (br               ) [ 000000000000]
StgValue_95      (specloopname     ) [ 000000000000]
tmp_6            (specregionbegin  ) [ 000000000001]
tmp_3            (trunc            ) [ 000000000001]
tmp_9            (bitconcatenate   ) [ 000000000001]
StgValue_99      (br               ) [ 000011111111]
empty_13         (specregionend    ) [ 000000000000]
StgValue_101     (br               ) [ 000111111111]
k_1              (phi              ) [ 000000000001]
exitcond         (icmp             ) [ 000011111111]
empty_11         (speclooptripcount) [ 000000000000]
k_3              (add              ) [ 000011111111]
StgValue_106     (br               ) [ 000000000000]
tmp_8            (trunc            ) [ 000000000000]
buf_1_load_phi   (select           ) [ 000000000000]
buf_0_load_phi   (select           ) [ 000000000000]
buf_load_phi     (select           ) [ 000000000000]
tmp1             (add              ) [ 000000000000]
tmp10_cast       (zext             ) [ 000000000000]
sum2             (add              ) [ 000000000000]
sum2_cast        (zext             ) [ 000000000000]
data_addr_1      (getelementptr    ) [ 000000000000]
StgValue_116     (store            ) [ 000000000000]
StgValue_117     (br               ) [ 000011111111]
empty_12         (specregionend    ) [ 000000000000]
StgValue_119     (br               ) [ 000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_key_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_key_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes256_encrypt_ecb"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="data_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_1_5/6 StgValue_116/11 "/>
</bind>
</comp>

<comp id="95" class="1004" name="data_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/11 "/>
</bind>
</comp>

<comp id="103" class="1005" name="j_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="1"/>
<pin id="105" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="buf_1_1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_1_1_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="buf_1_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="1"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="buf_1_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="buf_0_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="1"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="buf_0_1_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="buf_0_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="buf_0_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_2_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_2_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="buf_1_1_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="buf_1_1_1_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="8" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_1/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="buf_1_0_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="buf_1_0_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="8" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_1/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="buf_0_1_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="buf_0_1_1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="8" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_1/5 "/>
</bind>
</comp>

<comp id="208" class="1005" name="buf_0_0_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="buf_0_0_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="8" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_1/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="j_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="2" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="buf_1_1_2_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_2 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="buf_1_1_2_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="8" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_2/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="buf_1_0_2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_2 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="buf_1_0_2_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="8" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_2/6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="buf_0_1_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_2 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="buf_0_1_2_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="8" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_2/6 "/>
</bind>
</comp>

<comp id="266" class="1005" name="buf_0_0_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_2 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="buf_0_0_2_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="8" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_2/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="k_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="k_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="289" class="1005" name="buf_1_1_2_be_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_2_be (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="buf_1_1_2_be_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="8" slack="2"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_2_be/8 "/>
</bind>
</comp>

<comp id="301" class="1005" name="buf_1_0_2_be_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_2_be (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="buf_1_0_2_be_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="8" slack="2"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_2_be/8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="buf_0_1_2_be_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_2_be (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="buf_0_1_2_be_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="2"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="8" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_2_be/8 "/>
</bind>
</comp>

<comp id="325" class="1005" name="buf_0_0_2_be_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_2_be (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="buf_0_0_2_be_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="2"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="8" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_2_be/8 "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="1"/>
<pin id="339" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_3_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="348" class="1005" name="k_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="1"/>
<pin id="350" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="k_1_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/11 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_aes256_encrypt_ecb_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="0" index="3" bw="8" slack="0"/>
<pin id="364" dir="0" index="4" bw="8" slack="0"/>
<pin id="365" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_aes256_encrypt_ecb_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="0" index="3" bw="8" slack="0"/>
<pin id="376" dir="0" index="4" bw="8" slack="0"/>
<pin id="377" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="exitcond2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="j_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp7_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="2"/>
<pin id="397" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="exitcond3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="j_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="exitcond5_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="k_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="1"/>
<pin id="436" dir="0" index="1" bw="3" slack="0"/>
<pin id="437" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp8_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp8_cast/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sum_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="3"/>
<pin id="446" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sum_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_7_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="buf_1_1_7_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="0" index="2" bw="8" slack="1"/>
<pin id="461" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_7/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="buf_1_1_8_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="8" slack="1"/>
<pin id="467" dir="0" index="2" bw="8" slack="0"/>
<pin id="468" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_8/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="buf_1_1_4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="8" slack="1"/>
<pin id="475" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_4/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="buf_1_1_6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="8" slack="1"/>
<pin id="481" dir="0" index="2" bw="8" slack="0"/>
<pin id="482" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_6/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="buf_0_0_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_0_3/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="buf_0_1_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_1_3/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="buf_1_0_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_1_0_3/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="buf_1_1_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_1_1_3/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="exitcond6_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="2" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="j_5_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="exitcond_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="k_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/11 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_8_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="buf_1_load_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="2"/>
<pin id="544" dir="0" index="2" bw="8" slack="2"/>
<pin id="545" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_load_phi/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="buf_0_load_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="2"/>
<pin id="550" dir="0" index="2" bw="8" slack="2"/>
<pin id="551" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_0_load_phi/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="buf_load_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_phi/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="0" index="1" bw="3" slack="0"/>
<pin id="564" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp10_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_cast/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sum2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="4" slack="5"/>
<pin id="573" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sum2_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/11 "/>
</bind>
</comp>

<comp id="580" class="1005" name="data_offset_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="2"/>
<pin id="582" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="data_offset_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="j_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp7_cast_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="3"/>
<pin id="595" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="tmp7_cast "/>
</bind>
</comp>

<comp id="602" class="1005" name="j_4_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="2"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="619" class="1005" name="k_2_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="data_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="1"/>
<pin id="626" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_7_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="637" class="1005" name="buf_1_1_7_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_7 "/>
</bind>
</comp>

<comp id="642" class="1005" name="buf_1_1_8_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_8 "/>
</bind>
</comp>

<comp id="647" class="1005" name="buf_1_1_4_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_4 "/>
</bind>
</comp>

<comp id="652" class="1005" name="buf_1_1_6_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_6 "/>
</bind>
</comp>

<comp id="657" class="1005" name="buf_0_0_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_3 "/>
</bind>
</comp>

<comp id="663" class="1005" name="buf_0_1_3_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_3 "/>
</bind>
</comp>

<comp id="669" class="1005" name="buf_1_0_3_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="buf_1_1_3_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_3 "/>
</bind>
</comp>

<comp id="684" class="1005" name="j_5_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_3_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_9_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="1"/>
<pin id="696" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="702" class="1005" name="k_3_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="0"/>
<pin id="704" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="72" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="72" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="162" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="162" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="184"><net_src comp="114" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="195"><net_src comp="126" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="206"><net_src comp="138" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="217"><net_src comp="150" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="240"><net_src comp="175" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="252"><net_src comp="186" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="264"><net_src comp="197" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="276"><net_src comp="208" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="299"><net_src comp="230" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="311"><net_src comp="242" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="323"><net_src comp="254" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="335"><net_src comp="266" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="329" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="6" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="211" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="200" pin="4"/><net_sink comp="359" pin=3"/></net>

<net id="370"><net_src comp="4" pin="0"/><net_sink comp="359" pin=4"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="189" pin="4"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="178" pin="4"/><net_sink comp="371" pin=3"/></net>

<net id="382"><net_src comp="4" pin="0"/><net_sink comp="371" pin=4"/></net>

<net id="387"><net_src comp="107" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="107" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="20" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="402"><net_src comp="223" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="223" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="223" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="282" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="282" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="70" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="282" pin="4"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="456"><net_src comp="282" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="89" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="254" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="266" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="89" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="89" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="230" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="242" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="89" pin="3"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="359" pin="5"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="359" pin="5"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="371" pin="5"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="371" pin="5"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="341" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="52" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="341" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="341" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="60" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="50" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="352" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="66" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="352" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="352" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="537" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="541" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="547" pin="3"/><net_sink comp="553" pin=2"/></net>

<net id="560"><net_src comp="553" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="565"><net_src comp="352" pin="4"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="561" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="583"><net_src comp="76" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="591"><net_src comp="389" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="596"><net_src comp="395" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="605"><net_src comp="404" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="610"><net_src comp="410" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="414" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="622"><net_src comp="428" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="627"><net_src comp="82" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="632"><net_src comp="453" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="640"><net_src comp="457" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="645"><net_src comp="464" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="650"><net_src comp="471" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="655"><net_src comp="478" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="660"><net_src comp="485" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="666"><net_src comp="489" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="672"><net_src comp="493" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="678"><net_src comp="497" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="687"><net_src comp="507" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="692"><net_src comp="513" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="697"><net_src comp="517" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="705"><net_src comp="531" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="352" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {11 }
	Port: sbox | {}
	Port: local_key_0 | {}
	Port: local_key_1 | {}
 - Input state : 
	Port: workload : data | {6 7 }
	Port: workload : data_offset | {1 }
	Port: workload : sbox | {5 9 }
	Port: workload : local_key_0 | {5 9 }
	Port: workload : local_key_1 | {5 9 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		j_2 : 1
		StgValue_18 : 2
		empty_5 : 1
	State 3
	State 4
		StgValue_31 : 1
	State 5
		exitcond3 : 1
		j_4 : 1
		StgValue_44 : 2
		tmp_1 : 1
		tmp_2 : 2
		call_ret4 : 1
		call_ret : 1
	State 6
		exitcond5 : 1
		k_2 : 1
		StgValue_60 : 2
		tmp8 : 1
		tmp8_cast : 2
		sum : 3
		sum_cast : 4
		data_addr : 5
		buf_0_1_5 : 6
		tmp_7 : 1
	State 7
		buf_1_1_7 : 1
		buf_1_1_8 : 1
		buf_1_1_4 : 1
		buf_1_1_6 : 1
	State 8
	State 9
		buf_0_0_3 : 1
		buf_0_1_3 : 1
		buf_1_0_3 : 1
		buf_1_1_3 : 1
	State 10
		exitcond6 : 1
		j_5 : 1
		StgValue_94 : 2
		tmp_3 : 1
		tmp_9 : 2
	State 11
		exitcond : 1
		k_3 : 1
		StgValue_106 : 2
		tmp_8 : 1
		buf_1_load_phi : 2
		buf_0_load_phi : 2
		buf_load_phi : 3
		tmp1 : 1
		tmp10_cast : 2
		sum2 : 3
		sum2_cast : 4
		data_addr_1 : 5
		StgValue_116 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_aes256_encrypt_ecb_fu_359 |    1    |  8.4095 |   379   |   255   |
|          | grp_aes256_encrypt_ecb_fu_371 |    1    |  8.4095 |   379   |   255   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           j_2_fu_389          |    0    |    0    |    0    |    15   |
|          |           j_4_fu_404          |    0    |    0    |    0    |    10   |
|          |           k_2_fu_428          |    0    |    0    |    0    |    12   |
|          |          tmp8_fu_434          |    0    |    0    |    0    |    12   |
|    add   |           sum_fu_443          |    0    |    0    |    0    |    13   |
|          |           j_5_fu_507          |    0    |    0    |    0    |    10   |
|          |           k_3_fu_531          |    0    |    0    |    0    |    12   |
|          |          tmp1_fu_561          |    0    |    0    |    0    |    12   |
|          |          sum2_fu_570          |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        buf_1_1_7_fu_457       |    0    |    0    |    0    |    8    |
|          |        buf_1_1_8_fu_464       |    0    |    0    |    0    |    8    |
|          |        buf_1_1_4_fu_471       |    0    |    0    |    0    |    8    |
|  select  |        buf_1_1_6_fu_478       |    0    |    0    |    0    |    8    |
|          |     buf_1_load_phi_fu_541     |    0    |    0    |    0    |    8    |
|          |     buf_0_load_phi_fu_547     |    0    |    0    |    0    |    8    |
|          |      buf_load_phi_fu_553      |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        exitcond2_fu_383       |    0    |    0    |    0    |    11   |
|          |        exitcond3_fu_398       |    0    |    0    |    0    |    8    |
|   icmp   |        exitcond5_fu_422       |    0    |    0    |    0    |    9    |
|          |        exitcond6_fu_501       |    0    |    0    |    0    |    8    |
|          |        exitcond_fu_525        |    0    |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |  data_offset_read_read_fu_76  |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        tmp7_cast_fu_395       |    0    |    0    |    0    |    0    |
|          |        tmp8_cast_fu_439       |    0    |    0    |    0    |    0    |
|   zext   |        sum_cast_fu_448        |    0    |    0    |    0    |    0    |
|          |       tmp10_cast_fu_566       |    0    |    0    |    0    |    0    |
|          |        sum2_cast_fu_575       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_1_fu_410         |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_7_fu_453         |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_513         |    0    |    0    |    0    |    0    |
|          |          tmp_8_fu_537         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|          tmp_2_fu_414         |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_517         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        buf_0_0_3_fu_485       |    0    |    0    |    0    |    0    |
|extractvalue|        buf_0_1_3_fu_489       |    0    |    0    |    0    |    0    |
|          |        buf_1_0_3_fu_493       |    0    |    0    |    0    |    0    |
|          |        buf_1_1_3_fu_497       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    2    |  16.819 |   758   |   720   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    buf_0_0_1_reg_208   |    8   |
|  buf_0_0_2_be_reg_325  |    8   |
|    buf_0_0_2_reg_266   |    8   |
|    buf_0_0_3_reg_657   |    8   |
|     buf_0_0_reg_150    |    8   |
|    buf_0_1_1_reg_197   |    8   |
|  buf_0_1_2_be_reg_313  |    8   |
|    buf_0_1_2_reg_254   |    8   |
|    buf_0_1_3_reg_663   |    8   |
|     buf_0_1_reg_138    |    8   |
|    buf_1_0_1_reg_186   |    8   |
|  buf_1_0_2_be_reg_301  |    8   |
|    buf_1_0_2_reg_242   |    8   |
|    buf_1_0_3_reg_669   |    8   |
|     buf_1_0_reg_126    |    8   |
|    buf_1_1_1_reg_175   |    8   |
|  buf_1_1_2_be_reg_289  |    8   |
|    buf_1_1_2_reg_230   |    8   |
|    buf_1_1_3_reg_675   |    8   |
|    buf_1_1_4_reg_647   |    8   |
|    buf_1_1_6_reg_652   |    8   |
|    buf_1_1_7_reg_637   |    8   |
|    buf_1_1_8_reg_642   |    8   |
|     buf_1_1_reg_114    |    8   |
|    data_addr_reg_624   |    4   |
|data_offset_read_reg_580|    4   |
|       i_2_reg_162      |    1   |
|       j_1_reg_219      |    2   |
|       j_2_reg_588      |    6   |
|       j_3_reg_337      |    2   |
|       j_4_reg_602      |    2   |
|       j_5_reg_684      |    2   |
|        j_reg_103       |    6   |
|       k_1_reg_348      |    3   |
|       k_2_reg_619      |    3   |
|       k_3_reg_702      |    3   |
|        k_reg_278       |    3   |
|    tmp7_cast_reg_593   |    5   |
|      tmp_1_reg_607     |    1   |
|      tmp_2_reg_611     |    3   |
|      tmp_3_reg_689     |    1   |
|      tmp_7_reg_629     |    1   |
|      tmp_9_reg_694     |    3   |
+------------------------+--------+
|          Total         |   247  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   3  |   4  |   12   ||    15   |
|  buf_1_1_reg_114 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_1_0_reg_126 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_0_1_reg_138 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_0_0_reg_150 |  p0  |   2  |   8  |   16   ||    9    |
|    i_2_reg_162   |  p0  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   || 10.0287 ||    51   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   16   |   758  |   720  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   51   |
|  Register |    -   |    -   |   247  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   26   |  1005  |   771  |
+-----------+--------+--------+--------+--------+
