WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2549042 heartbeat IPC: 3.92305 cumulative IPC: 3.92305 (Simulation time: 0 hr 2 min 36 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2549043 cumulative IPC: 3.92305 (Simulation time: 0 hr 2 min 36 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2549043 (Simulation time: 0 hr 2 min 36 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6873870 heartbeat IPC: 2.31224 cumulative IPC: 2.31224 (Simulation time: 0 hr 6 min 29 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11146479 heartbeat IPC: 2.34049 cumulative IPC: 2.32628 (Simulation time: 0 hr 10 min 47 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 15400751 heartbeat IPC: 2.35058 cumulative IPC: 2.33433 (Simulation time: 0 hr 14 min 52 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 19667935 heartbeat IPC: 2.34347 cumulative IPC: 2.3366 (Simulation time: 0 hr 17 min 53 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 26713649 heartbeat IPC: 1.41931 cumulative IPC: 2.06915 (Simulation time: 0 hr 20 min 20 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 24164607 cumulative IPC: 2.06915 (Simulation time: 0 hr 20 min 20 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 24164607 (Simulation time: 0 hr 20 min 20 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.06915 instructions: 50000002 cycles: 24164607
CPU 0 Branch Prediction Accuracy: 91.6321% MPKI: 0.6887 Average ROB Occupancy at Mispredict: 192.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.35788
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

LLC TOTAL       ACCESS:     312772  HIT:     134762  MISS:     178010
LLC LOAD         ACCESS:     250926  HIT:     100090  MISS:     150836
LLC RFO          ACCESS:      24965  HIT:        289  MISS:      24676
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      33216  HIT:      33202  MISS:         14
LLC TRANSLATION  ACCESS:       3665  HIT:       1181  MISS:       2484
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 721.677 cycles
cpu0_DTLB TOTAL       ACCESS:   16865608  HIT:   13124955  MISS:    3740653
cpu0_DTLB LOAD         ACCESS:   16865608  HIT:   13124955  MISS:    3740653
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.5843 cycles
cpu0_ITLB TOTAL       ACCESS:    5966469  HIT:    5966344  MISS:        125
cpu0_ITLB LOAD         ACCESS:    5966469  HIT:    5966344  MISS:        125
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 196.953 cycles
cpu0_L1D TOTAL       ACCESS:   25809691  HIT:   15220439  MISS:   10589252
cpu0_L1D LOAD         ACCESS:   20645374  HIT:   11293876  MISS:    9351498
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5120332  HIT:    3926443  MISS:    1193889
cpu0_L1D TRANSLATION  ACCESS:      43985  HIT:        120  MISS:      43865
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.741 cycles
cpu0_L1I TOTAL       ACCESS:    8297659  HIT:    6498739  MISS:    1798920
cpu0_L1I LOAD         ACCESS:    8297659  HIT:    6498739  MISS:    1798920
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.64978 cycles
cpu0_L2C TOTAL       ACCESS:    5373044  HIT:    5093476  MISS:     279568
cpu0_L2C LOAD         ACCESS:    4756573  HIT:    4505635  MISS:     250938
cpu0_L2C RFO          ACCESS:     306088  HIT:     281123  MISS:      24965
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     305871  HIT:     305871  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       4512  HIT:        847  MISS:       3665
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 480.158 cycles
cpu0_STLB TOTAL       ACCESS:    2216627  HIT:    2213569  MISS:       3058
cpu0_STLB LOAD         ACCESS:    2216627  HIT:    2213569  MISS:       3058
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 899.949 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      81825
  ROW_BUFFER_MISS:      96171
 AVG DBUS CONGESTED CYCLE:    3.97217
 WQ ROW_BUFFER_HIT:       5118
  ROW_BUFFER_MISS:      29245  FULL:          0

