<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000')">rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod855.html#inst_tag_278399"  onclick="showContent('inst_tag_278399')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></td>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#inst_tag_278399_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#inst_tag_278399_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#inst_tag_278399_Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#inst_tag_278399_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod855.html#inst_tag_278400"  onclick="showContent('inst_tag_278400')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></td>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#inst_tag_278400_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#inst_tag_278400_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#inst_tag_278400_Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#inst_tag_278400_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod855.html#inst_tag_278401"  onclick="showContent('inst_tag_278401')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></td>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#inst_tag_278401_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#inst_tag_278401_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#inst_tag_278401_Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#inst_tag_278401_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod855.html#inst_tag_278402"  onclick="showContent('inst_tag_278402')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></td>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#inst_tag_278402_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#inst_tag_278402_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#inst_tag_278402_Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#inst_tag_278402_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_278399'>
<hr>
<a name="inst_tag_278399"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278399" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#inst_tag_278399_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#inst_tag_278399_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#inst_tag_278399_Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#inst_tag_278399_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.93</td>
<td class="s5 cl rt"> 58.06</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.17</td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_46138" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_278400'>
<hr>
<a name="inst_tag_278400"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278400" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#inst_tag_278400_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#inst_tag_278400_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#inst_tag_278400_Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#inst_tag_278400_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.93</td>
<td class="s5 cl rt"> 58.06</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.17</td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_46138" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_278401'>
<hr>
<a name="inst_tag_278401"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278401" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#inst_tag_278401_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#inst_tag_278401_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#inst_tag_278401_Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#inst_tag_278401_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.33</td>
<td class="s7 cl rt"> 70.97</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.60</td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_46139" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_278402'>
<hr>
<a name="inst_tag_278402"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278402" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"><a href="mod855.html#inst_tag_278402_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod855.html#inst_tag_278402_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod855.html#inst_tag_278402_Toggle" >  1.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod855.html#inst_tag_278402_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.33</td>
<td class="s7 cl rt"> 70.97</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.60</td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_46139" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod855.html" >rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>35</td><td>27</td><td>77.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52905</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52913</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52920</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52927</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52934</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52941</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52948</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52955</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52962</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>52969</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
52904                   	input  [7:0]  Rx_Req_User         ;
52905      1/1          	input         Rx_Req_Vld          ;
52906      1/1          	input         StrmRatio           ;
52907      1/1          	input         Sys_Clk             ;
52908                   	input         Sys_Clk_ClkS        ;
52909                   	input         Sys_Clk_En          ;
52910                   	input         Sys_Clk_EnS         ;
52911                   	input         Sys_Clk_RetRstN     ;
52912                   	input         Sys_Clk_RstN        ;
52913      1/1          	input         Sys_Clk_Tm          ;
52914      1/1          	output        Sys_Pwr_Idle        ;
52915      1/1          	output        Sys_Pwr_WakeUp      ;
52916      <font color = "red">0/1     ==>  	output [31:0] Tx_Req_Addr         ;</font>
                        MISSING_ELSE
52917                   	output [7:0]  Tx_Req_Be           ;
52918                   	output        Tx_Req_BurstType    ;
52919                   	output [63:0] Tx_Req_Data         ;
52920      1/1          	output        Tx_Req_Last         ;
52921      1/1          	output [5:0]  Tx_Req_Len1         ;
52922      1/1          	output        Tx_Req_Lock         ;
52923      <font color = "red">0/1     ==>  	output [2:0]  Tx_Req_Opc          ;</font>
                        MISSING_ELSE
52924                   	input         Tx_Req_Rdy          ;
52925                   	output [3:0]  Tx_Req_SeqId        ;
52926                   	output        Tx_Req_SeqUnOrdered ;
52927      1/1          	output        Tx_Req_SeqUnique    ;
52928      1/1          	output [7:0]  Tx_Req_User         ;
52929      1/1          	output        Tx_Req_Vld          ;
52930      <font color = "red">0/1     ==>  	wire        u_156a           ;</font>
                        MISSING_ELSE
52931                   	wire [63:0] u_2393           ;
52932                   	wire [31:0] u_828c           ;
52933                   	wire [3:0]  u_b175           ;
52934      1/1          	wire [6:0]  upreStrm_AddrLsb ;
52935      1/1          	wire        Abort            ;
52936      1/1          	reg         Addr             ;
52937      <font color = "red">0/1     ==>  	reg         Cnt              ;</font>
                        MISSING_ELSE
52938                   	wire        CntClr           ;
52939                   	wire        CntInc           ;
52940                   	reg         First            ;
52941      1/1          	wire        MaxCnt           ;
52942      1/1          	wire [6:0]  NewLen1          ;
52943      1/1          	wire        Pad              ;
52944      <font color = "red">0/1     ==>  	reg         Ratio            ;</font>
                        MISSING_ELSE
52945                   	wire [6:0]  StrmAddr         ;
52946                   	wire        StrmCe           ;
52947                   	wire        Wide             ;
52948      1/1          	wire        WideWr           ;
52949      1/1          	assign CmdTx = CmdRx;
52950      1/1          	assign WideWr = Wide &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
52951      <font color = "red">0/1     ==>  	assign Tx_Req_Vld = Rx_Req_Vld;</font>
                        MISSING_ELSE
52952                   	assign CntInc = WideWr &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
52953                   	assign u_b175 = Rx_Req_Data [63:60];
52954                   	assign StrmCe = First &amp; Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Opc == 3'b110 &amp; u_b175 == 4'b1101 &amp; StrmRatio;
52955      1/1          	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
52956      1/1          	assign CntClr = Cnt == MaxCnt;
52957      1/1          	assign Rx_Req_Rdy = Tx_Req_Rdy &amp; ( ~ WideWr | CntClr );
52958      <font color = "red">0/1     ==>  	assign Abort = First &amp; Rx_Req_Opc == 3'b110 &amp; ~ Rx_Req_Lock;</font>
                        MISSING_ELSE
52959                   	assign Wide = u_156a &amp; ~ Abort;
52960                   	assign NewLen1 =
52961                   		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
52962      1/1          	assign Len1MSB = NewLen1 [6];
52963      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52964      1/1          		if ( ! Sys_Clk_RstN )
52965      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( 1'b1 );</font>
                        MISSING_ELSE
52966                   		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
52967                   			First &lt;= #1.0 ( Rx_Req_Last );
52968                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52969      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52970      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( 1'b0 );
52971      <font color = "grey">unreachable  </font>		else if ( CntInc )
52972      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );
                   <font color = "red">==>  MISSING_ELSE</font>
52973      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52974      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52975      <font color = "grey">unreachable  </font>			Ratio &lt;= #1.0 ( 1'b0 );
52976                   		else if ( StrmCe )
                   <font color = "red">==>  MISSING_ELSE</font>
52977                   			Ratio &lt;= #1.0 ( StrmRatio );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod855.html" >rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52910
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52917
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52924
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52931
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52938
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52945
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52952
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52959
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod855.html" >rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">2</td>
<td class="rt">4.26  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">446</td>
<td class="rt">7</td>
<td class="rt">1.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">4</td>
<td class="rt">1.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">3</td>
<td class="rt">1.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">2</td>
<td class="rt">6.90  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">7</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">4</td>
<td class="rt">3.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">3</td>
<td class="rt">2.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">212</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod855.html" >rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">26</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52917</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52931</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52938</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52945</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52952</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52959</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52905</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52913</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52920</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52927</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52934</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52941</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52948</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52955</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52962</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52910      	input         Sys_Clk_EnS         ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52917      	output [7:0]  Tx_Req_Be           ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52924      	input         Tx_Req_Rdy          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52931      	wire [63:0] u_2393           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52938      	wire        CntClr           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52945      	wire [6:0]  StrmAddr         ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52952      	assign CntInc = WideWr & Tx_Req_Vld & Tx_Req_Rdy;
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52959      	assign Wide = u_156a & ~ Abort;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52905      	input         Rx_Req_Vld          ;
           	<font color = "green">-1-</font>                                   
52906      	input         StrmRatio           ;
           <font color = "green">	==></font>
52907      	input         Sys_Clk             ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52913      	input         Sys_Clk_Tm          ;
           	<font color = "green">-1-</font>                                   
52914      	output        Sys_Pwr_Idle        ;
           <font color = "green">	==></font>
52915      	output        Sys_Pwr_WakeUp      ;
           	<font color = "red">-2-</font>                                   
52916      	output [31:0] Tx_Req_Addr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52920      	output        Tx_Req_Last         ;
           	<font color = "green">-1-</font>                                   
52921      	output [5:0]  Tx_Req_Len1         ;
           <font color = "green">	==></font>
52922      	output        Tx_Req_Lock         ;
           	<font color = "red">-2-</font>                                   
52923      	output [2:0]  Tx_Req_Opc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52927      	output        Tx_Req_SeqUnique    ;
           	<font color = "green">-1-</font>                                   
52928      	output [7:0]  Tx_Req_User         ;
           <font color = "green">	==></font>
52929      	output        Tx_Req_Vld          ;
           	<font color = "red">-2-</font>                                   
52930      	wire        u_156a           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52934      	wire [6:0]  upreStrm_AddrLsb ;
           	<font color = "green">-1-</font>                              
52935      	wire        Abort            ;
           <font color = "green">	==></font>
52936      	reg         Addr             ;
           	<font color = "red">-2-</font>                              
52937      	reg         Cnt              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52941      	wire        MaxCnt           ;
           	<font color = "green">-1-</font>                              
52942      	wire [6:0]  NewLen1          ;
           <font color = "green">	==></font>
52943      	wire        Pad              ;
           	<font color = "red">-2-</font>                              
52944      	reg         Ratio            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52948      	wire        WideWr           ;
           	<font color = "green">-1-</font>                              
52949      	assign CmdTx = CmdRx;
           <font color = "green">	==></font>
52950      	assign WideWr = Wide & ( ~ First | Rx_Req_Opc == 3'b100 );
           	<font color = "red">-2-</font>                                                          
52951      	assign Tx_Req_Vld = Rx_Req_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52955      	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	<font color = "green">-1-</font>                                    
52956      	assign CntClr = Cnt == MaxCnt;
           <font color = "green">	==></font>
52957      	assign Rx_Req_Rdy = Tx_Req_Rdy & ( ~ WideWr | CntClr );
           	<font color = "red">-2-</font>                                                       
52958      	assign Abort = First & Rx_Req_Opc == 3'b110 & ~ Rx_Req_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52962      	assign Len1MSB = NewLen1 [6];
           	<font color = "green">-1-</font>                             
52963      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
52964      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
52965      			First <= #1.0 ( 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278399'>
<a name="inst_tag_278399_Line"></a>
<b>Line Coverage for Instance : <a href="mod855.html#inst_tag_278399" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>35</td><td>27</td><td>77.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52905</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52913</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52920</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52927</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52934</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52941</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52948</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52955</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52962</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>52969</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
52904                   	input  [7:0]  Rx_Req_User         ;
52905      1/1          	input         Rx_Req_Vld          ;
52906      1/1          	input         StrmRatio           ;
52907      1/1          	input         Sys_Clk             ;
52908                   	input         Sys_Clk_ClkS        ;
52909                   	input         Sys_Clk_En          ;
52910                   	input         Sys_Clk_EnS         ;
52911                   	input         Sys_Clk_RetRstN     ;
52912                   	input         Sys_Clk_RstN        ;
52913      1/1          	input         Sys_Clk_Tm          ;
52914      1/1          	output        Sys_Pwr_Idle        ;
52915      1/1          	output        Sys_Pwr_WakeUp      ;
52916      <font color = "red">0/1     ==>  	output [31:0] Tx_Req_Addr         ;</font>
                        MISSING_ELSE
52917                   	output [7:0]  Tx_Req_Be           ;
52918                   	output        Tx_Req_BurstType    ;
52919                   	output [63:0] Tx_Req_Data         ;
52920      1/1          	output        Tx_Req_Last         ;
52921      1/1          	output [5:0]  Tx_Req_Len1         ;
52922      1/1          	output        Tx_Req_Lock         ;
52923      <font color = "red">0/1     ==>  	output [2:0]  Tx_Req_Opc          ;</font>
                        MISSING_ELSE
52924                   	input         Tx_Req_Rdy          ;
52925                   	output [3:0]  Tx_Req_SeqId        ;
52926                   	output        Tx_Req_SeqUnOrdered ;
52927      1/1          	output        Tx_Req_SeqUnique    ;
52928      1/1          	output [7:0]  Tx_Req_User         ;
52929      1/1          	output        Tx_Req_Vld          ;
52930      <font color = "red">0/1     ==>  	wire        u_156a           ;</font>
                        MISSING_ELSE
52931                   	wire [63:0] u_2393           ;
52932                   	wire [31:0] u_828c           ;
52933                   	wire [3:0]  u_b175           ;
52934      1/1          	wire [6:0]  upreStrm_AddrLsb ;
52935      1/1          	wire        Abort            ;
52936      1/1          	reg         Addr             ;
52937      <font color = "red">0/1     ==>  	reg         Cnt              ;</font>
                        MISSING_ELSE
52938                   	wire        CntClr           ;
52939                   	wire        CntInc           ;
52940                   	reg         First            ;
52941      1/1          	wire        MaxCnt           ;
52942      1/1          	wire [6:0]  NewLen1          ;
52943      1/1          	wire        Pad              ;
52944      <font color = "red">0/1     ==>  	reg         Ratio            ;</font>
                        MISSING_ELSE
52945                   	wire [6:0]  StrmAddr         ;
52946                   	wire        StrmCe           ;
52947                   	wire        Wide             ;
52948      1/1          	wire        WideWr           ;
52949      1/1          	assign CmdTx = CmdRx;
52950      1/1          	assign WideWr = Wide &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
52951      <font color = "red">0/1     ==>  	assign Tx_Req_Vld = Rx_Req_Vld;</font>
                        MISSING_ELSE
52952                   	assign CntInc = WideWr &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
52953                   	assign u_b175 = Rx_Req_Data [63:60];
52954                   	assign StrmCe = First &amp; Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Opc == 3'b110 &amp; u_b175 == 4'b1101 &amp; StrmRatio;
52955      1/1          	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
52956      1/1          	assign CntClr = Cnt == MaxCnt;
52957      1/1          	assign Rx_Req_Rdy = Tx_Req_Rdy &amp; ( ~ WideWr | CntClr );
52958      <font color = "red">0/1     ==>  	assign Abort = First &amp; Rx_Req_Opc == 3'b110 &amp; ~ Rx_Req_Lock;</font>
                        MISSING_ELSE
52959                   	assign Wide = u_156a &amp; ~ Abort;
52960                   	assign NewLen1 =
52961                   		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
52962      1/1          	assign Len1MSB = NewLen1 [6];
52963      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52964      1/1          		if ( ! Sys_Clk_RstN )
52965      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( 1'b1 );</font>
                        MISSING_ELSE
52966                   		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
52967                   			First &lt;= #1.0 ( Rx_Req_Last );
52968                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52969      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52970      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( 1'b0 );
52971      <font color = "grey">unreachable  </font>		else if ( CntInc )
52972      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );
                   <font color = "red">==>  MISSING_ELSE</font>
52973      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52974      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52975      <font color = "grey">unreachable  </font>			Ratio &lt;= #1.0 ( 1'b0 );
52976                   		else if ( StrmCe )
                   <font color = "red">==>  MISSING_ELSE</font>
52977                   			Ratio &lt;= #1.0 ( StrmRatio );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_278399_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod855.html#inst_tag_278399" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52910
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52917
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52924
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52931
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52938
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52945
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52952
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52959
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278399_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod855.html#inst_tag_278399" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">2</td>
<td class="rt">4.26  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">446</td>
<td class="rt">7</td>
<td class="rt">1.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">4</td>
<td class="rt">1.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">3</td>
<td class="rt">1.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">2</td>
<td class="rt">6.90  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">7</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">4</td>
<td class="rt">3.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">3</td>
<td class="rt">2.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">212</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278399_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod855.html#inst_tag_278399" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">26</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52917</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52931</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52938</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52945</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52952</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52959</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52905</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52913</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52920</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52927</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52934</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52941</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52948</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52955</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52962</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52910      	input         Sys_Clk_EnS         ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52917      	output [7:0]  Tx_Req_Be           ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52924      	input         Tx_Req_Rdy          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52931      	wire [63:0] u_2393           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52938      	wire        CntClr           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52945      	wire [6:0]  StrmAddr         ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52952      	assign CntInc = WideWr & Tx_Req_Vld & Tx_Req_Rdy;
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52959      	assign Wide = u_156a & ~ Abort;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52905      	input         Rx_Req_Vld          ;
           	<font color = "green">-1-</font>                                   
52906      	input         StrmRatio           ;
           <font color = "green">	==></font>
52907      	input         Sys_Clk             ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52913      	input         Sys_Clk_Tm          ;
           	<font color = "green">-1-</font>                                   
52914      	output        Sys_Pwr_Idle        ;
           <font color = "green">	==></font>
52915      	output        Sys_Pwr_WakeUp      ;
           	<font color = "red">-2-</font>                                   
52916      	output [31:0] Tx_Req_Addr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52920      	output        Tx_Req_Last         ;
           	<font color = "green">-1-</font>                                   
52921      	output [5:0]  Tx_Req_Len1         ;
           <font color = "green">	==></font>
52922      	output        Tx_Req_Lock         ;
           	<font color = "red">-2-</font>                                   
52923      	output [2:0]  Tx_Req_Opc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52927      	output        Tx_Req_SeqUnique    ;
           	<font color = "green">-1-</font>                                   
52928      	output [7:0]  Tx_Req_User         ;
           <font color = "green">	==></font>
52929      	output        Tx_Req_Vld          ;
           	<font color = "red">-2-</font>                                   
52930      	wire        u_156a           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52934      	wire [6:0]  upreStrm_AddrLsb ;
           	<font color = "green">-1-</font>                              
52935      	wire        Abort            ;
           <font color = "green">	==></font>
52936      	reg         Addr             ;
           	<font color = "red">-2-</font>                              
52937      	reg         Cnt              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52941      	wire        MaxCnt           ;
           	<font color = "green">-1-</font>                              
52942      	wire [6:0]  NewLen1          ;
           <font color = "green">	==></font>
52943      	wire        Pad              ;
           	<font color = "red">-2-</font>                              
52944      	reg         Ratio            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52948      	wire        WideWr           ;
           	<font color = "green">-1-</font>                              
52949      	assign CmdTx = CmdRx;
           <font color = "green">	==></font>
52950      	assign WideWr = Wide & ( ~ First | Rx_Req_Opc == 3'b100 );
           	<font color = "red">-2-</font>                                                          
52951      	assign Tx_Req_Vld = Rx_Req_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52955      	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	<font color = "green">-1-</font>                                    
52956      	assign CntClr = Cnt == MaxCnt;
           <font color = "green">	==></font>
52957      	assign Rx_Req_Rdy = Tx_Req_Rdy & ( ~ WideWr | CntClr );
           	<font color = "red">-2-</font>                                                       
52958      	assign Abort = First & Rx_Req_Opc == 3'b110 & ~ Rx_Req_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52962      	assign Len1MSB = NewLen1 [6];
           	<font color = "green">-1-</font>                             
52963      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
52964      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
52965      			First <= #1.0 ( 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278400'>
<a name="inst_tag_278400_Line"></a>
<b>Line Coverage for Instance : <a href="mod855.html#inst_tag_278400" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>35</td><td>27</td><td>77.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52905</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52913</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52920</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52927</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52934</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52941</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52948</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52955</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52962</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>52969</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
52904                   	input  [7:0]  Rx_Req_User         ;
52905      1/1          	input         Rx_Req_Vld          ;
52906      1/1          	input         StrmRatio           ;
52907      1/1          	input         Sys_Clk             ;
52908                   	input         Sys_Clk_ClkS        ;
52909                   	input         Sys_Clk_En          ;
52910                   	input         Sys_Clk_EnS         ;
52911                   	input         Sys_Clk_RetRstN     ;
52912                   	input         Sys_Clk_RstN        ;
52913      1/1          	input         Sys_Clk_Tm          ;
52914      1/1          	output        Sys_Pwr_Idle        ;
52915      1/1          	output        Sys_Pwr_WakeUp      ;
52916      <font color = "red">0/1     ==>  	output [31:0] Tx_Req_Addr         ;</font>
                        MISSING_ELSE
52917                   	output [7:0]  Tx_Req_Be           ;
52918                   	output        Tx_Req_BurstType    ;
52919                   	output [63:0] Tx_Req_Data         ;
52920      1/1          	output        Tx_Req_Last         ;
52921      1/1          	output [5:0]  Tx_Req_Len1         ;
52922      1/1          	output        Tx_Req_Lock         ;
52923      <font color = "red">0/1     ==>  	output [2:0]  Tx_Req_Opc          ;</font>
                        MISSING_ELSE
52924                   	input         Tx_Req_Rdy          ;
52925                   	output [3:0]  Tx_Req_SeqId        ;
52926                   	output        Tx_Req_SeqUnOrdered ;
52927      1/1          	output        Tx_Req_SeqUnique    ;
52928      1/1          	output [7:0]  Tx_Req_User         ;
52929      1/1          	output        Tx_Req_Vld          ;
52930      <font color = "red">0/1     ==>  	wire        u_156a           ;</font>
                        MISSING_ELSE
52931                   	wire [63:0] u_2393           ;
52932                   	wire [31:0] u_828c           ;
52933                   	wire [3:0]  u_b175           ;
52934      1/1          	wire [6:0]  upreStrm_AddrLsb ;
52935      1/1          	wire        Abort            ;
52936      1/1          	reg         Addr             ;
52937      <font color = "red">0/1     ==>  	reg         Cnt              ;</font>
                        MISSING_ELSE
52938                   	wire        CntClr           ;
52939                   	wire        CntInc           ;
52940                   	reg         First            ;
52941      1/1          	wire        MaxCnt           ;
52942      1/1          	wire [6:0]  NewLen1          ;
52943      1/1          	wire        Pad              ;
52944      <font color = "red">0/1     ==>  	reg         Ratio            ;</font>
                        MISSING_ELSE
52945                   	wire [6:0]  StrmAddr         ;
52946                   	wire        StrmCe           ;
52947                   	wire        Wide             ;
52948      1/1          	wire        WideWr           ;
52949      1/1          	assign CmdTx = CmdRx;
52950      1/1          	assign WideWr = Wide &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
52951      <font color = "red">0/1     ==>  	assign Tx_Req_Vld = Rx_Req_Vld;</font>
                        MISSING_ELSE
52952                   	assign CntInc = WideWr &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
52953                   	assign u_b175 = Rx_Req_Data [63:60];
52954                   	assign StrmCe = First &amp; Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Opc == 3'b110 &amp; u_b175 == 4'b1101 &amp; StrmRatio;
52955      1/1          	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
52956      1/1          	assign CntClr = Cnt == MaxCnt;
52957      1/1          	assign Rx_Req_Rdy = Tx_Req_Rdy &amp; ( ~ WideWr | CntClr );
52958      <font color = "red">0/1     ==>  	assign Abort = First &amp; Rx_Req_Opc == 3'b110 &amp; ~ Rx_Req_Lock;</font>
                        MISSING_ELSE
52959                   	assign Wide = u_156a &amp; ~ Abort;
52960                   	assign NewLen1 =
52961                   		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
52962      1/1          	assign Len1MSB = NewLen1 [6];
52963      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52964      1/1          		if ( ! Sys_Clk_RstN )
52965      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( 1'b1 );</font>
                        MISSING_ELSE
52966                   		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
52967                   			First &lt;= #1.0 ( Rx_Req_Last );
52968                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52969      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52970      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( 1'b0 );
52971      <font color = "grey">unreachable  </font>		else if ( CntInc )
52972      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );
                   <font color = "red">==>  MISSING_ELSE</font>
52973      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52974      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52975      <font color = "grey">unreachable  </font>			Ratio &lt;= #1.0 ( 1'b0 );
52976                   		else if ( StrmCe )
                   <font color = "red">==>  MISSING_ELSE</font>
52977                   			Ratio &lt;= #1.0 ( StrmRatio );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_278400_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod855.html#inst_tag_278400" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52910
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52917
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52924
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52931
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52938
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52945
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52952
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52959
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278400_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod855.html#inst_tag_278400" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">2</td>
<td class="rt">4.26  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">446</td>
<td class="rt">7</td>
<td class="rt">1.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">4</td>
<td class="rt">1.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">3</td>
<td class="rt">1.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">2</td>
<td class="rt">6.90  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">7</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">4</td>
<td class="rt">3.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">3</td>
<td class="rt">2.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">212</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278400_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod855.html#inst_tag_278400" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">26</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52917</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52931</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52938</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52945</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52952</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52959</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52905</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52913</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52920</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52927</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52934</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52941</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52948</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52955</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52962</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52910      	input         Sys_Clk_EnS         ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52917      	output [7:0]  Tx_Req_Be           ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52924      	input         Tx_Req_Rdy          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52931      	wire [63:0] u_2393           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52938      	wire        CntClr           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52945      	wire [6:0]  StrmAddr         ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52952      	assign CntInc = WideWr & Tx_Req_Vld & Tx_Req_Rdy;
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52959      	assign Wide = u_156a & ~ Abort;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52905      	input         Rx_Req_Vld          ;
           	<font color = "green">-1-</font>                                   
52906      	input         StrmRatio           ;
           <font color = "green">	==></font>
52907      	input         Sys_Clk             ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52913      	input         Sys_Clk_Tm          ;
           	<font color = "green">-1-</font>                                   
52914      	output        Sys_Pwr_Idle        ;
           <font color = "green">	==></font>
52915      	output        Sys_Pwr_WakeUp      ;
           	<font color = "red">-2-</font>                                   
52916      	output [31:0] Tx_Req_Addr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52920      	output        Tx_Req_Last         ;
           	<font color = "green">-1-</font>                                   
52921      	output [5:0]  Tx_Req_Len1         ;
           <font color = "green">	==></font>
52922      	output        Tx_Req_Lock         ;
           	<font color = "red">-2-</font>                                   
52923      	output [2:0]  Tx_Req_Opc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52927      	output        Tx_Req_SeqUnique    ;
           	<font color = "green">-1-</font>                                   
52928      	output [7:0]  Tx_Req_User         ;
           <font color = "green">	==></font>
52929      	output        Tx_Req_Vld          ;
           	<font color = "red">-2-</font>                                   
52930      	wire        u_156a           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52934      	wire [6:0]  upreStrm_AddrLsb ;
           	<font color = "green">-1-</font>                              
52935      	wire        Abort            ;
           <font color = "green">	==></font>
52936      	reg         Addr             ;
           	<font color = "red">-2-</font>                              
52937      	reg         Cnt              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52941      	wire        MaxCnt           ;
           	<font color = "green">-1-</font>                              
52942      	wire [6:0]  NewLen1          ;
           <font color = "green">	==></font>
52943      	wire        Pad              ;
           	<font color = "red">-2-</font>                              
52944      	reg         Ratio            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52948      	wire        WideWr           ;
           	<font color = "green">-1-</font>                              
52949      	assign CmdTx = CmdRx;
           <font color = "green">	==></font>
52950      	assign WideWr = Wide & ( ~ First | Rx_Req_Opc == 3'b100 );
           	<font color = "red">-2-</font>                                                          
52951      	assign Tx_Req_Vld = Rx_Req_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52955      	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	<font color = "green">-1-</font>                                    
52956      	assign CntClr = Cnt == MaxCnt;
           <font color = "green">	==></font>
52957      	assign Rx_Req_Rdy = Tx_Req_Rdy & ( ~ WideWr | CntClr );
           	<font color = "red">-2-</font>                                                       
52958      	assign Abort = First & Rx_Req_Opc == 3'b110 & ~ Rx_Req_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52962      	assign Len1MSB = NewLen1 [6];
           	<font color = "green">-1-</font>                             
52963      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
52964      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
52965      			First <= #1.0 ( 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278401'>
<a name="inst_tag_278401_Line"></a>
<b>Line Coverage for Instance : <a href="mod855.html#inst_tag_278401" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>35</td><td>27</td><td>77.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52905</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52913</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52920</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52927</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52934</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52941</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52948</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52955</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52962</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>52969</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
52904                   	input  [7:0]  Rx_Req_User         ;
52905      1/1          	input         Rx_Req_Vld          ;
52906      1/1          	input         StrmRatio           ;
52907      1/1          	input         Sys_Clk             ;
52908                   	input         Sys_Clk_ClkS        ;
52909                   	input         Sys_Clk_En          ;
52910                   	input         Sys_Clk_EnS         ;
52911                   	input         Sys_Clk_RetRstN     ;
52912                   	input         Sys_Clk_RstN        ;
52913      1/1          	input         Sys_Clk_Tm          ;
52914      1/1          	output        Sys_Pwr_Idle        ;
52915      1/1          	output        Sys_Pwr_WakeUp      ;
52916      <font color = "red">0/1     ==>  	output [31:0] Tx_Req_Addr         ;</font>
                        MISSING_ELSE
52917                   	output [7:0]  Tx_Req_Be           ;
52918                   	output        Tx_Req_BurstType    ;
52919                   	output [63:0] Tx_Req_Data         ;
52920      1/1          	output        Tx_Req_Last         ;
52921      1/1          	output [5:0]  Tx_Req_Len1         ;
52922      1/1          	output        Tx_Req_Lock         ;
52923      <font color = "red">0/1     ==>  	output [2:0]  Tx_Req_Opc          ;</font>
                        MISSING_ELSE
52924                   	input         Tx_Req_Rdy          ;
52925                   	output [3:0]  Tx_Req_SeqId        ;
52926                   	output        Tx_Req_SeqUnOrdered ;
52927      1/1          	output        Tx_Req_SeqUnique    ;
52928      1/1          	output [7:0]  Tx_Req_User         ;
52929      1/1          	output        Tx_Req_Vld          ;
52930      <font color = "red">0/1     ==>  	wire        u_156a           ;</font>
                        MISSING_ELSE
52931                   	wire [63:0] u_2393           ;
52932                   	wire [31:0] u_828c           ;
52933                   	wire [3:0]  u_b175           ;
52934      1/1          	wire [6:0]  upreStrm_AddrLsb ;
52935      1/1          	wire        Abort            ;
52936      1/1          	reg         Addr             ;
52937      <font color = "red">0/1     ==>  	reg         Cnt              ;</font>
                        MISSING_ELSE
52938                   	wire        CntClr           ;
52939                   	wire        CntInc           ;
52940                   	reg         First            ;
52941      1/1          	wire        MaxCnt           ;
52942      1/1          	wire [6:0]  NewLen1          ;
52943      1/1          	wire        Pad              ;
52944      <font color = "red">0/1     ==>  	reg         Ratio            ;</font>
                        MISSING_ELSE
52945                   	wire [6:0]  StrmAddr         ;
52946                   	wire        StrmCe           ;
52947                   	wire        Wide             ;
52948      1/1          	wire        WideWr           ;
52949      1/1          	assign CmdTx = CmdRx;
52950      1/1          	assign WideWr = Wide &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
52951      <font color = "red">0/1     ==>  	assign Tx_Req_Vld = Rx_Req_Vld;</font>
                        MISSING_ELSE
52952                   	assign CntInc = WideWr &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
52953                   	assign u_b175 = Rx_Req_Data [63:60];
52954                   	assign StrmCe = First &amp; Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Opc == 3'b110 &amp; u_b175 == 4'b1101 &amp; StrmRatio;
52955      1/1          	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
52956      1/1          	assign CntClr = Cnt == MaxCnt;
52957      1/1          	assign Rx_Req_Rdy = Tx_Req_Rdy &amp; ( ~ WideWr | CntClr );
52958      <font color = "red">0/1     ==>  	assign Abort = First &amp; Rx_Req_Opc == 3'b110 &amp; ~ Rx_Req_Lock;</font>
                        MISSING_ELSE
52959                   	assign Wide = u_156a &amp; ~ Abort;
52960                   	assign NewLen1 =
52961                   		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
52962      1/1          	assign Len1MSB = NewLen1 [6];
52963      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52964      1/1          		if ( ! Sys_Clk_RstN )
52965      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( 1'b1 );</font>
                        MISSING_ELSE
52966                   		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
52967                   			First &lt;= #1.0 ( Rx_Req_Last );
52968                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52969      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52970      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( 1'b0 );
52971      <font color = "grey">unreachable  </font>		else if ( CntInc )
52972      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );
                   <font color = "red">==>  MISSING_ELSE</font>
52973      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52974      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52975      <font color = "grey">unreachable  </font>			Ratio &lt;= #1.0 ( 1'b0 );
52976                   		else if ( StrmCe )
                   <font color = "red">==>  MISSING_ELSE</font>
52977                   			Ratio &lt;= #1.0 ( StrmRatio );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_278401_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod855.html#inst_tag_278401" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52910
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52917
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52924
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52931
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52938
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52945
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52952
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52959
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278401_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod855.html#inst_tag_278401" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">2</td>
<td class="rt">4.26  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">446</td>
<td class="rt">7</td>
<td class="rt">1.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">4</td>
<td class="rt">1.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">3</td>
<td class="rt">1.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">2</td>
<td class="rt">6.90  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">7</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">4</td>
<td class="rt">3.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">3</td>
<td class="rt">2.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">212</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278401_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod855.html#inst_tag_278401" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">26</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52917</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52931</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52938</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52945</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52952</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52959</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52905</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52913</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52920</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52927</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52934</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52941</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52948</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52955</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52962</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52910      	input         Sys_Clk_EnS         ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52917      	output [7:0]  Tx_Req_Be           ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52924      	input         Tx_Req_Rdy          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52931      	wire [63:0] u_2393           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52938      	wire        CntClr           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52945      	wire [6:0]  StrmAddr         ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52952      	assign CntInc = WideWr & Tx_Req_Vld & Tx_Req_Rdy;
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52959      	assign Wide = u_156a & ~ Abort;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52905      	input         Rx_Req_Vld          ;
           	<font color = "green">-1-</font>                                   
52906      	input         StrmRatio           ;
           <font color = "green">	==></font>
52907      	input         Sys_Clk             ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52913      	input         Sys_Clk_Tm          ;
           	<font color = "green">-1-</font>                                   
52914      	output        Sys_Pwr_Idle        ;
           <font color = "green">	==></font>
52915      	output        Sys_Pwr_WakeUp      ;
           	<font color = "red">-2-</font>                                   
52916      	output [31:0] Tx_Req_Addr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52920      	output        Tx_Req_Last         ;
           	<font color = "green">-1-</font>                                   
52921      	output [5:0]  Tx_Req_Len1         ;
           <font color = "green">	==></font>
52922      	output        Tx_Req_Lock         ;
           	<font color = "red">-2-</font>                                   
52923      	output [2:0]  Tx_Req_Opc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52927      	output        Tx_Req_SeqUnique    ;
           	<font color = "green">-1-</font>                                   
52928      	output [7:0]  Tx_Req_User         ;
           <font color = "green">	==></font>
52929      	output        Tx_Req_Vld          ;
           	<font color = "red">-2-</font>                                   
52930      	wire        u_156a           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52934      	wire [6:0]  upreStrm_AddrLsb ;
           	<font color = "green">-1-</font>                              
52935      	wire        Abort            ;
           <font color = "green">	==></font>
52936      	reg         Addr             ;
           	<font color = "red">-2-</font>                              
52937      	reg         Cnt              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52941      	wire        MaxCnt           ;
           	<font color = "green">-1-</font>                              
52942      	wire [6:0]  NewLen1          ;
           <font color = "green">	==></font>
52943      	wire        Pad              ;
           	<font color = "red">-2-</font>                              
52944      	reg         Ratio            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52948      	wire        WideWr           ;
           	<font color = "green">-1-</font>                              
52949      	assign CmdTx = CmdRx;
           <font color = "green">	==></font>
52950      	assign WideWr = Wide & ( ~ First | Rx_Req_Opc == 3'b100 );
           	<font color = "red">-2-</font>                                                          
52951      	assign Tx_Req_Vld = Rx_Req_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52955      	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	<font color = "green">-1-</font>                                    
52956      	assign CntClr = Cnt == MaxCnt;
           <font color = "green">	==></font>
52957      	assign Rx_Req_Rdy = Tx_Req_Rdy & ( ~ WideWr | CntClr );
           	<font color = "red">-2-</font>                                                       
52958      	assign Abort = First & Rx_Req_Opc == 3'b110 & ~ Rx_Req_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52962      	assign Len1MSB = NewLen1 [6];
           	<font color = "green">-1-</font>                             
52963      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
52964      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
52965      			First <= #1.0 ( 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278402'>
<a name="inst_tag_278402_Line"></a>
<b>Line Coverage for Instance : <a href="mod855.html#inst_tag_278402" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>35</td><td>27</td><td>77.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52905</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52913</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52920</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52927</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52934</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52941</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52948</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52955</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52962</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>52969</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
52904                   	input  [7:0]  Rx_Req_User         ;
52905      1/1          	input         Rx_Req_Vld          ;
52906      1/1          	input         StrmRatio           ;
52907      1/1          	input         Sys_Clk             ;
52908                   	input         Sys_Clk_ClkS        ;
52909                   	input         Sys_Clk_En          ;
52910                   	input         Sys_Clk_EnS         ;
52911                   	input         Sys_Clk_RetRstN     ;
52912                   	input         Sys_Clk_RstN        ;
52913      1/1          	input         Sys_Clk_Tm          ;
52914      1/1          	output        Sys_Pwr_Idle        ;
52915      1/1          	output        Sys_Pwr_WakeUp      ;
52916      <font color = "red">0/1     ==>  	output [31:0] Tx_Req_Addr         ;</font>
                        MISSING_ELSE
52917                   	output [7:0]  Tx_Req_Be           ;
52918                   	output        Tx_Req_BurstType    ;
52919                   	output [63:0] Tx_Req_Data         ;
52920      1/1          	output        Tx_Req_Last         ;
52921      1/1          	output [5:0]  Tx_Req_Len1         ;
52922      1/1          	output        Tx_Req_Lock         ;
52923      <font color = "red">0/1     ==>  	output [2:0]  Tx_Req_Opc          ;</font>
                        MISSING_ELSE
52924                   	input         Tx_Req_Rdy          ;
52925                   	output [3:0]  Tx_Req_SeqId        ;
52926                   	output        Tx_Req_SeqUnOrdered ;
52927      1/1          	output        Tx_Req_SeqUnique    ;
52928      1/1          	output [7:0]  Tx_Req_User         ;
52929      1/1          	output        Tx_Req_Vld          ;
52930      <font color = "red">0/1     ==>  	wire        u_156a           ;</font>
                        MISSING_ELSE
52931                   	wire [63:0] u_2393           ;
52932                   	wire [31:0] u_828c           ;
52933                   	wire [3:0]  u_b175           ;
52934      1/1          	wire [6:0]  upreStrm_AddrLsb ;
52935      1/1          	wire        Abort            ;
52936      1/1          	reg         Addr             ;
52937      <font color = "red">0/1     ==>  	reg         Cnt              ;</font>
                        MISSING_ELSE
52938                   	wire        CntClr           ;
52939                   	wire        CntInc           ;
52940                   	reg         First            ;
52941      1/1          	wire        MaxCnt           ;
52942      1/1          	wire [6:0]  NewLen1          ;
52943      1/1          	wire        Pad              ;
52944      <font color = "red">0/1     ==>  	reg         Ratio            ;</font>
                        MISSING_ELSE
52945                   	wire [6:0]  StrmAddr         ;
52946                   	wire        StrmCe           ;
52947                   	wire        Wide             ;
52948      1/1          	wire        WideWr           ;
52949      1/1          	assign CmdTx = CmdRx;
52950      1/1          	assign WideWr = Wide &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
52951      <font color = "red">0/1     ==>  	assign Tx_Req_Vld = Rx_Req_Vld;</font>
                        MISSING_ELSE
52952                   	assign CntInc = WideWr &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
52953                   	assign u_b175 = Rx_Req_Data [63:60];
52954                   	assign StrmCe = First &amp; Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Opc == 3'b110 &amp; u_b175 == 4'b1101 &amp; StrmRatio;
52955      1/1          	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
52956      1/1          	assign CntClr = Cnt == MaxCnt;
52957      1/1          	assign Rx_Req_Rdy = Tx_Req_Rdy &amp; ( ~ WideWr | CntClr );
52958      <font color = "red">0/1     ==>  	assign Abort = First &amp; Rx_Req_Opc == 3'b110 &amp; ~ Rx_Req_Lock;</font>
                        MISSING_ELSE
52959                   	assign Wide = u_156a &amp; ~ Abort;
52960                   	assign NewLen1 =
52961                   		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
52962      1/1          	assign Len1MSB = NewLen1 [6];
52963      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52964      1/1          		if ( ! Sys_Clk_RstN )
52965      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( 1'b1 );</font>
                        MISSING_ELSE
52966                   		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
52967                   			First &lt;= #1.0 ( Rx_Req_Last );
52968                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52969      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52970      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( 1'b0 );
52971      <font color = "grey">unreachable  </font>		else if ( CntInc )
52972      <font color = "grey">unreachable  </font>			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );
                   <font color = "red">==>  MISSING_ELSE</font>
52973      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52974      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
52975      <font color = "grey">unreachable  </font>			Ratio &lt;= #1.0 ( 1'b0 );
52976                   		else if ( StrmCe )
                   <font color = "red">==>  MISSING_ELSE</font>
52977                   			Ratio &lt;= #1.0 ( StrmRatio );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_278402_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod855.html#inst_tag_278402" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52910
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52917
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52924
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52931
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52938
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52945
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52952
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52959
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278402_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod855.html#inst_tag_278402" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">2</td>
<td class="rt">4.26  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">446</td>
<td class="rt">7</td>
<td class="rt">1.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">4</td>
<td class="rt">1.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">3</td>
<td class="rt">1.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">2</td>
<td class="rt">6.90  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">7</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">4</td>
<td class="rt">3.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">3</td>
<td class="rt">2.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">212</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">106</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278402_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod855.html#inst_tag_278402" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">26</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52917</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52924</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52931</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52938</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52945</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52952</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52959</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52905</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52913</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52920</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52927</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52934</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52941</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52948</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52955</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">52962</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52910      	input         Sys_Clk_EnS         ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52917      	output [7:0]  Tx_Req_Be           ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52924      	input         Tx_Req_Rdy          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52931      	wire [63:0] u_2393           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52938      	wire        CntClr           ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52945      	wire [6:0]  StrmAddr         ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52952      	assign CntInc = WideWr & Tx_Req_Vld & Tx_Req_Rdy;
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52959      	assign Wide = u_156a & ~ Abort;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52905      	input         Rx_Req_Vld          ;
           	<font color = "green">-1-</font>                                   
52906      	input         StrmRatio           ;
           <font color = "green">	==></font>
52907      	input         Sys_Clk             ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52913      	input         Sys_Clk_Tm          ;
           	<font color = "green">-1-</font>                                   
52914      	output        Sys_Pwr_Idle        ;
           <font color = "green">	==></font>
52915      	output        Sys_Pwr_WakeUp      ;
           	<font color = "red">-2-</font>                                   
52916      	output [31:0] Tx_Req_Addr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52920      	output        Tx_Req_Last         ;
           	<font color = "green">-1-</font>                                   
52921      	output [5:0]  Tx_Req_Len1         ;
           <font color = "green">	==></font>
52922      	output        Tx_Req_Lock         ;
           	<font color = "red">-2-</font>                                   
52923      	output [2:0]  Tx_Req_Opc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52927      	output        Tx_Req_SeqUnique    ;
           	<font color = "green">-1-</font>                                   
52928      	output [7:0]  Tx_Req_User         ;
           <font color = "green">	==></font>
52929      	output        Tx_Req_Vld          ;
           	<font color = "red">-2-</font>                                   
52930      	wire        u_156a           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52934      	wire [6:0]  upreStrm_AddrLsb ;
           	<font color = "green">-1-</font>                              
52935      	wire        Abort            ;
           <font color = "green">	==></font>
52936      	reg         Addr             ;
           	<font color = "red">-2-</font>                              
52937      	reg         Cnt              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52941      	wire        MaxCnt           ;
           	<font color = "green">-1-</font>                              
52942      	wire [6:0]  NewLen1          ;
           <font color = "green">	==></font>
52943      	wire        Pad              ;
           	<font color = "red">-2-</font>                              
52944      	reg         Ratio            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52948      	wire        WideWr           ;
           	<font color = "green">-1-</font>                              
52949      	assign CmdTx = CmdRx;
           <font color = "green">	==></font>
52950      	assign WideWr = Wide & ( ~ First | Rx_Req_Opc == 3'b100 );
           	<font color = "red">-2-</font>                                                          
52951      	assign Tx_Req_Vld = Rx_Req_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52955      	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	<font color = "green">-1-</font>                                    
52956      	assign CntClr = Cnt == MaxCnt;
           <font color = "green">	==></font>
52957      	assign Rx_Req_Rdy = Tx_Req_Rdy & ( ~ WideWr | CntClr );
           	<font color = "red">-2-</font>                                                       
52958      	assign Abort = First & Rx_Req_Opc == 3'b110 & ~ Rx_Req_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52962      	assign Len1MSB = NewLen1 [6];
           	<font color = "green">-1-</font>                             
52963      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
52964      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
52965      			First <= #1.0 ( 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_278399">
    <li>
      <a href="#inst_tag_278399_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278399_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278399_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278399_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_278400">
    <li>
      <a href="#inst_tag_278400_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278400_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278400_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278400_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_278401">
    <li>
      <a href="#inst_tag_278401_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278401_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278401_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278401_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_278402">
    <li>
      <a href="#inst_tag_278402_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278402_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278402_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278402_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
