#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002b3e4f56cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002b3e4f9bc90_0 .net "PC", 31 0, v000002b3e4f94d60_0;  1 drivers
v000002b3e4f9bd30_0 .var "clk", 0 0;
v000002b3e4f9bdd0_0 .net "clkout", 0 0, L_000002b3e4f9c7f0;  1 drivers
v000002b3e4f9a610_0 .net "cycles_consumed", 31 0, v000002b3e4f9b650_0;  1 drivers
v000002b3e4f9be70_0 .var "rst", 0 0;
S_000002b3e4f57010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002b3e4f56cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002b3e4f6f3d0 .param/l "RType" 0 4 2, C4<000000>;
P_000002b3e4f6f408 .param/l "add" 0 4 5, C4<100000>;
P_000002b3e4f6f440 .param/l "addi" 0 4 8, C4<001000>;
P_000002b3e4f6f478 .param/l "addu" 0 4 5, C4<100001>;
P_000002b3e4f6f4b0 .param/l "and_" 0 4 5, C4<100100>;
P_000002b3e4f6f4e8 .param/l "andi" 0 4 8, C4<001100>;
P_000002b3e4f6f520 .param/l "beq" 0 4 10, C4<000100>;
P_000002b3e4f6f558 .param/l "bne" 0 4 10, C4<000101>;
P_000002b3e4f6f590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b3e4f6f5c8 .param/l "j" 0 4 12, C4<000010>;
P_000002b3e4f6f600 .param/l "jal" 0 4 12, C4<000011>;
P_000002b3e4f6f638 .param/l "jr" 0 4 6, C4<001000>;
P_000002b3e4f6f670 .param/l "lw" 0 4 8, C4<100011>;
P_000002b3e4f6f6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b3e4f6f6e0 .param/l "or_" 0 4 5, C4<100101>;
P_000002b3e4f6f718 .param/l "ori" 0 4 8, C4<001101>;
P_000002b3e4f6f750 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b3e4f6f788 .param/l "sll" 0 4 6, C4<000000>;
P_000002b3e4f6f7c0 .param/l "slt" 0 4 5, C4<101010>;
P_000002b3e4f6f7f8 .param/l "slti" 0 4 8, C4<101010>;
P_000002b3e4f6f830 .param/l "srl" 0 4 6, C4<000010>;
P_000002b3e4f6f868 .param/l "sub" 0 4 5, C4<100010>;
P_000002b3e4f6f8a0 .param/l "subu" 0 4 5, C4<100011>;
P_000002b3e4f6f8d8 .param/l "sw" 0 4 8, C4<101011>;
P_000002b3e4f6f910 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b3e4f6f948 .param/l "xori" 0 4 8, C4<001110>;
L_000002b3e4f9c080 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9c390 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9ce10 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9c320 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9c0f0 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9cbe0 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9c400 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9ce80 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9c7f0 .functor OR 1, v000002b3e4f9bd30_0, v000002b3e4f64430_0, C4<0>, C4<0>;
L_000002b3e4f9cf60 .functor OR 1, L_000002b3e501f9c0, L_000002b3e501f6a0, C4<0>, C4<0>;
L_000002b3e4f9cef0 .functor AND 1, L_000002b3e501e660, L_000002b3e501ee80, C4<1>, C4<1>;
L_000002b3e4f9c6a0 .functor NOT 1, v000002b3e4f9be70_0, C4<0>, C4<0>, C4<0>;
L_000002b3e4f9c470 .functor OR 1, L_000002b3e501ed40, L_000002b3e501f4c0, C4<0>, C4<0>;
L_000002b3e4f9cb70 .functor OR 1, L_000002b3e4f9c470, L_000002b3e501f100, C4<0>, C4<0>;
L_000002b3e4f9c780 .functor OR 1, L_000002b3e501f420, L_000002b3e5030a40, C4<0>, C4<0>;
L_000002b3e4f9c9b0 .functor AND 1, L_000002b3e501f380, L_000002b3e4f9c780, C4<1>, C4<1>;
L_000002b3e4f9cd30 .functor OR 1, L_000002b3e5031440, L_000002b3e5030900, C4<0>, C4<0>;
L_000002b3e4f9c710 .functor AND 1, L_000002b3e5030e00, L_000002b3e4f9cd30, C4<1>, C4<1>;
L_000002b3e4f9c4e0 .functor NOT 1, L_000002b3e4f9c7f0, C4<0>, C4<0>, C4<0>;
v000002b3e4f94f40_0 .net "ALUOp", 3 0, v000002b3e4f63670_0;  1 drivers
v000002b3e4f95da0_0 .net "ALUResult", 31 0, v000002b3e4f953a0_0;  1 drivers
v000002b3e4f95ee0_0 .net "ALUSrc", 0 0, v000002b3e4f63030_0;  1 drivers
v000002b3e4f97c70_0 .net "ALUin2", 31 0, L_000002b3e5031a80;  1 drivers
v000002b3e4f97590_0 .net "MemReadEn", 0 0, v000002b3e4f63e90_0;  1 drivers
v000002b3e4f97a90_0 .net "MemWriteEn", 0 0, v000002b3e4f62770_0;  1 drivers
v000002b3e4f976d0_0 .net "MemtoReg", 0 0, v000002b3e4f637b0_0;  1 drivers
v000002b3e4f974f0_0 .net "PC", 31 0, v000002b3e4f94d60_0;  alias, 1 drivers
v000002b3e4f97e50_0 .net "PCPlus1", 31 0, L_000002b3e501f060;  1 drivers
v000002b3e4f96050_0 .net "PCsrc", 0 0, v000002b3e4f94c20_0;  1 drivers
v000002b3e4f960f0_0 .net "RegDst", 0 0, v000002b3e4f62ef0_0;  1 drivers
v000002b3e4f96370_0 .net "RegWriteEn", 0 0, v000002b3e4f63f30_0;  1 drivers
v000002b3e4f97810_0 .net "WriteRegister", 4 0, L_000002b3e501e520;  1 drivers
v000002b3e4f96230_0 .net *"_ivl_0", 0 0, L_000002b3e4f9c080;  1 drivers
L_000002b3e4fd1ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f97bd0_0 .net/2u *"_ivl_10", 4 0, L_000002b3e4fd1ec0;  1 drivers
L_000002b3e4fd22b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f964b0_0 .net *"_ivl_101", 15 0, L_000002b3e4fd22b0;  1 drivers
v000002b3e4f97770_0 .net *"_ivl_102", 31 0, L_000002b3e501df80;  1 drivers
L_000002b3e4fd22f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f97ef0_0 .net *"_ivl_105", 25 0, L_000002b3e4fd22f8;  1 drivers
L_000002b3e4fd2340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f979f0_0 .net/2u *"_ivl_106", 31 0, L_000002b3e4fd2340;  1 drivers
v000002b3e4f97950_0 .net *"_ivl_108", 0 0, L_000002b3e501e660;  1 drivers
L_000002b3e4fd2388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f96550_0 .net/2u *"_ivl_110", 5 0, L_000002b3e4fd2388;  1 drivers
v000002b3e4f96f50_0 .net *"_ivl_112", 0 0, L_000002b3e501ee80;  1 drivers
v000002b3e4f96d70_0 .net *"_ivl_115", 0 0, L_000002b3e4f9cef0;  1 drivers
v000002b3e4f96190_0 .net *"_ivl_116", 47 0, L_000002b3e501ede0;  1 drivers
L_000002b3e4fd23d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f96af0_0 .net *"_ivl_119", 15 0, L_000002b3e4fd23d0;  1 drivers
L_000002b3e4fd1f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b3e4f96910_0 .net/2u *"_ivl_12", 5 0, L_000002b3e4fd1f08;  1 drivers
v000002b3e4f973b0_0 .net *"_ivl_120", 47 0, L_000002b3e501e0c0;  1 drivers
L_000002b3e4fd2418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f97450_0 .net *"_ivl_123", 15 0, L_000002b3e4fd2418;  1 drivers
v000002b3e4f97d10_0 .net *"_ivl_125", 0 0, L_000002b3e501e2a0;  1 drivers
v000002b3e4f978b0_0 .net *"_ivl_126", 31 0, L_000002b3e501e700;  1 drivers
v000002b3e4f969b0_0 .net *"_ivl_128", 47 0, L_000002b3e501f740;  1 drivers
v000002b3e4f97310_0 .net *"_ivl_130", 47 0, L_000002b3e501f560;  1 drivers
v000002b3e4f965f0_0 .net *"_ivl_132", 47 0, L_000002b3e501e160;  1 drivers
v000002b3e4f967d0_0 .net *"_ivl_134", 47 0, L_000002b3e501e200;  1 drivers
v000002b3e4f97db0_0 .net *"_ivl_14", 0 0, L_000002b3e4f9a1b0;  1 drivers
v000002b3e4f97b30_0 .net *"_ivl_140", 0 0, L_000002b3e4f9c6a0;  1 drivers
L_000002b3e4fd24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f97090_0 .net/2u *"_ivl_142", 31 0, L_000002b3e4fd24a8;  1 drivers
L_000002b3e4fd2580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002b3e4f962d0_0 .net/2u *"_ivl_146", 5 0, L_000002b3e4fd2580;  1 drivers
v000002b3e4f97130_0 .net *"_ivl_148", 0 0, L_000002b3e501ed40;  1 drivers
L_000002b3e4fd25c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002b3e4f971d0_0 .net/2u *"_ivl_150", 5 0, L_000002b3e4fd25c8;  1 drivers
v000002b3e4f96870_0 .net *"_ivl_152", 0 0, L_000002b3e501f4c0;  1 drivers
v000002b3e4f96a50_0 .net *"_ivl_155", 0 0, L_000002b3e4f9c470;  1 drivers
L_000002b3e4fd2610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002b3e4f96c30_0 .net/2u *"_ivl_156", 5 0, L_000002b3e4fd2610;  1 drivers
v000002b3e4f96b90_0 .net *"_ivl_158", 0 0, L_000002b3e501f100;  1 drivers
L_000002b3e4fd1f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002b3e4f96cd0_0 .net/2u *"_ivl_16", 4 0, L_000002b3e4fd1f50;  1 drivers
v000002b3e4f96410_0 .net *"_ivl_161", 0 0, L_000002b3e4f9cb70;  1 drivers
L_000002b3e4fd2658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f96e10_0 .net/2u *"_ivl_162", 15 0, L_000002b3e4fd2658;  1 drivers
v000002b3e4f96eb0_0 .net *"_ivl_164", 31 0, L_000002b3e501e8e0;  1 drivers
v000002b3e4f96690_0 .net *"_ivl_167", 0 0, L_000002b3e501f1a0;  1 drivers
v000002b3e4f96730_0 .net *"_ivl_168", 15 0, L_000002b3e501eac0;  1 drivers
v000002b3e4f96ff0_0 .net *"_ivl_170", 31 0, L_000002b3e501f240;  1 drivers
v000002b3e4f97270_0 .net *"_ivl_174", 31 0, L_000002b3e501ef20;  1 drivers
L_000002b3e4fd26a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f97630_0 .net *"_ivl_177", 25 0, L_000002b3e4fd26a0;  1 drivers
L_000002b3e4fd26e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f98060_0 .net/2u *"_ivl_178", 31 0, L_000002b3e4fd26e8;  1 drivers
v000002b3e4f98b00_0 .net *"_ivl_180", 0 0, L_000002b3e501f380;  1 drivers
L_000002b3e4fd2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f99be0_0 .net/2u *"_ivl_182", 5 0, L_000002b3e4fd2730;  1 drivers
v000002b3e4f99140_0 .net *"_ivl_184", 0 0, L_000002b3e501f420;  1 drivers
L_000002b3e4fd2778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b3e4f99c80_0 .net/2u *"_ivl_186", 5 0, L_000002b3e4fd2778;  1 drivers
v000002b3e4f98600_0 .net *"_ivl_188", 0 0, L_000002b3e5030a40;  1 drivers
v000002b3e4f99b40_0 .net *"_ivl_19", 4 0, L_000002b3e4f9a250;  1 drivers
v000002b3e4f98420_0 .net *"_ivl_191", 0 0, L_000002b3e4f9c780;  1 drivers
v000002b3e4f99aa0_0 .net *"_ivl_193", 0 0, L_000002b3e4f9c9b0;  1 drivers
L_000002b3e4fd27c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b3e4f996e0_0 .net/2u *"_ivl_194", 5 0, L_000002b3e4fd27c0;  1 drivers
v000002b3e4f98e20_0 .net *"_ivl_196", 0 0, L_000002b3e5031bc0;  1 drivers
L_000002b3e4fd2808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b3e4f98920_0 .net/2u *"_ivl_198", 31 0, L_000002b3e4fd2808;  1 drivers
L_000002b3e4fd1e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f991e0_0 .net/2u *"_ivl_2", 5 0, L_000002b3e4fd1e78;  1 drivers
v000002b3e4f986a0_0 .net *"_ivl_20", 4 0, L_000002b3e4f9abb0;  1 drivers
v000002b3e4f99d20_0 .net *"_ivl_200", 31 0, L_000002b3e5030d60;  1 drivers
v000002b3e4f98ba0_0 .net *"_ivl_204", 31 0, L_000002b3e5030220;  1 drivers
L_000002b3e4fd2850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f98f60_0 .net *"_ivl_207", 25 0, L_000002b3e4fd2850;  1 drivers
L_000002b3e4fd2898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f998c0_0 .net/2u *"_ivl_208", 31 0, L_000002b3e4fd2898;  1 drivers
v000002b3e4f995a0_0 .net *"_ivl_210", 0 0, L_000002b3e5030e00;  1 drivers
L_000002b3e4fd28e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f98560_0 .net/2u *"_ivl_212", 5 0, L_000002b3e4fd28e0;  1 drivers
v000002b3e4f993c0_0 .net *"_ivl_214", 0 0, L_000002b3e5031440;  1 drivers
L_000002b3e4fd2928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b3e4f98ec0_0 .net/2u *"_ivl_216", 5 0, L_000002b3e4fd2928;  1 drivers
v000002b3e4f99320_0 .net *"_ivl_218", 0 0, L_000002b3e5030900;  1 drivers
v000002b3e4f98880_0 .net *"_ivl_221", 0 0, L_000002b3e4f9cd30;  1 drivers
v000002b3e4f98740_0 .net *"_ivl_223", 0 0, L_000002b3e4f9c710;  1 drivers
L_000002b3e4fd2970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b3e4f99820_0 .net/2u *"_ivl_224", 5 0, L_000002b3e4fd2970;  1 drivers
v000002b3e4f99f00_0 .net *"_ivl_226", 0 0, L_000002b3e50304a0;  1 drivers
v000002b3e4f99000_0 .net *"_ivl_228", 31 0, L_000002b3e5030f40;  1 drivers
v000002b3e4f987e0_0 .net *"_ivl_24", 0 0, L_000002b3e4f9ce10;  1 drivers
L_000002b3e4fd1f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f99280_0 .net/2u *"_ivl_26", 4 0, L_000002b3e4fd1f98;  1 drivers
v000002b3e4f98c40_0 .net *"_ivl_29", 4 0, L_000002b3e4f9a9d0;  1 drivers
v000002b3e4f99460_0 .net *"_ivl_32", 0 0, L_000002b3e4f9c320;  1 drivers
L_000002b3e4fd1fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f98240_0 .net/2u *"_ivl_34", 4 0, L_000002b3e4fd1fe0;  1 drivers
v000002b3e4f982e0_0 .net *"_ivl_37", 4 0, L_000002b3e4f9ae30;  1 drivers
v000002b3e4f984c0_0 .net *"_ivl_40", 0 0, L_000002b3e4f9c0f0;  1 drivers
L_000002b3e4fd2028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f990a0_0 .net/2u *"_ivl_42", 15 0, L_000002b3e4fd2028;  1 drivers
v000002b3e4f99500_0 .net *"_ivl_45", 15 0, L_000002b3e501e020;  1 drivers
v000002b3e4f99780_0 .net *"_ivl_48", 0 0, L_000002b3e4f9cbe0;  1 drivers
v000002b3e4f99e60_0 .net *"_ivl_5", 5 0, L_000002b3e4f9ab10;  1 drivers
L_000002b3e4fd2070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f99960_0 .net/2u *"_ivl_50", 36 0, L_000002b3e4fd2070;  1 drivers
L_000002b3e4fd20b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f99640_0 .net/2u *"_ivl_52", 31 0, L_000002b3e4fd20b8;  1 drivers
v000002b3e4f98a60_0 .net *"_ivl_55", 4 0, L_000002b3e501ea20;  1 drivers
v000002b3e4f99a00_0 .net *"_ivl_56", 36 0, L_000002b3e501e980;  1 drivers
v000002b3e4f989c0_0 .net *"_ivl_58", 36 0, L_000002b3e501e480;  1 drivers
v000002b3e4f99dc0_0 .net *"_ivl_62", 0 0, L_000002b3e4f9c400;  1 drivers
L_000002b3e4fd2100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f98ce0_0 .net/2u *"_ivl_64", 5 0, L_000002b3e4fd2100;  1 drivers
v000002b3e4f98d80_0 .net *"_ivl_67", 5 0, L_000002b3e501f2e0;  1 drivers
v000002b3e4f98380_0 .net *"_ivl_70", 0 0, L_000002b3e4f9ce80;  1 drivers
L_000002b3e4fd2148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f98100_0 .net/2u *"_ivl_72", 57 0, L_000002b3e4fd2148;  1 drivers
L_000002b3e4fd2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f981a0_0 .net/2u *"_ivl_74", 31 0, L_000002b3e4fd2190;  1 drivers
v000002b3e4f9b830_0 .net *"_ivl_77", 25 0, L_000002b3e501fd80;  1 drivers
v000002b3e4f9a2f0_0 .net *"_ivl_78", 57 0, L_000002b3e501eb60;  1 drivers
v000002b3e4f9ba10_0 .net *"_ivl_8", 0 0, L_000002b3e4f9c390;  1 drivers
v000002b3e4f9a070_0 .net *"_ivl_80", 57 0, L_000002b3e501f920;  1 drivers
L_000002b3e4fd21d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b3e4f9a930_0 .net/2u *"_ivl_84", 31 0, L_000002b3e4fd21d8;  1 drivers
L_000002b3e4fd2220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b3e4f9b5b0_0 .net/2u *"_ivl_88", 5 0, L_000002b3e4fd2220;  1 drivers
v000002b3e4f9b330_0 .net *"_ivl_90", 0 0, L_000002b3e501f9c0;  1 drivers
L_000002b3e4fd2268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b3e4f9b6f0_0 .net/2u *"_ivl_92", 5 0, L_000002b3e4fd2268;  1 drivers
v000002b3e4f9ac50_0 .net *"_ivl_94", 0 0, L_000002b3e501f6a0;  1 drivers
v000002b3e4f9bab0_0 .net *"_ivl_97", 0 0, L_000002b3e4f9cf60;  1 drivers
v000002b3e4f9a430_0 .net *"_ivl_98", 47 0, L_000002b3e501fb00;  1 drivers
v000002b3e4f9a6b0_0 .net "adderResult", 31 0, L_000002b3e501fba0;  1 drivers
v000002b3e4f9b010_0 .net "address", 31 0, L_000002b3e501f880;  1 drivers
v000002b3e4f9b790_0 .net "clk", 0 0, L_000002b3e4f9c7f0;  alias, 1 drivers
v000002b3e4f9b650_0 .var "cycles_consumed", 31 0;
v000002b3e4f9bf10_0 .net "extImm", 31 0, L_000002b3e501ec00;  1 drivers
v000002b3e4f9b150_0 .net "funct", 5 0, L_000002b3e501f600;  1 drivers
v000002b3e4f9a110_0 .net "hlt", 0 0, v000002b3e4f64430_0;  1 drivers
v000002b3e4f9a390_0 .net "imm", 15 0, L_000002b3e501efc0;  1 drivers
v000002b3e4f9b1f0_0 .net "immediate", 31 0, L_000002b3e50313a0;  1 drivers
v000002b3e4f9aed0_0 .net "input_clk", 0 0, v000002b3e4f9bd30_0;  1 drivers
v000002b3e4f9bbf0_0 .net "instruction", 31 0, L_000002b3e501fc40;  1 drivers
v000002b3e4f9a4d0_0 .net "memoryReadData", 31 0, v000002b3e4f94680_0;  1 drivers
v000002b3e4f9b8d0_0 .net "nextPC", 31 0, L_000002b3e501eca0;  1 drivers
v000002b3e4f9b0b0_0 .net "opcode", 5 0, L_000002b3e4f9aa70;  1 drivers
v000002b3e4f9b290_0 .net "rd", 4 0, L_000002b3e4f9a7f0;  1 drivers
v000002b3e4f9b3d0_0 .net "readData1", 31 0, L_000002b3e4f9c240;  1 drivers
v000002b3e4f9a570_0 .net "readData1_w", 31 0, L_000002b3e50316c0;  1 drivers
v000002b3e4f9af70_0 .net "readData2", 31 0, L_000002b3e4f9c940;  1 drivers
v000002b3e4f9ad90_0 .net "rs", 4 0, L_000002b3e4f9acf0;  1 drivers
v000002b3e4f9bb50_0 .net "rst", 0 0, v000002b3e4f9be70_0;  1 drivers
v000002b3e4f9b970_0 .net "rt", 4 0, L_000002b3e501fa60;  1 drivers
v000002b3e4f9b470_0 .net "shamt", 31 0, L_000002b3e501dee0;  1 drivers
v000002b3e4f9a890_0 .net "wire_instruction", 31 0, L_000002b3e4f9c860;  1 drivers
v000002b3e4f9b510_0 .net "writeData", 31 0, L_000002b3e50314e0;  1 drivers
v000002b3e4f9a750_0 .net "zero", 0 0, L_000002b3e5031260;  1 drivers
L_000002b3e4f9ab10 .part L_000002b3e501fc40, 26, 6;
L_000002b3e4f9aa70 .functor MUXZ 6, L_000002b3e4f9ab10, L_000002b3e4fd1e78, L_000002b3e4f9c080, C4<>;
L_000002b3e4f9a1b0 .cmp/eq 6, L_000002b3e4f9aa70, L_000002b3e4fd1f08;
L_000002b3e4f9a250 .part L_000002b3e501fc40, 11, 5;
L_000002b3e4f9abb0 .functor MUXZ 5, L_000002b3e4f9a250, L_000002b3e4fd1f50, L_000002b3e4f9a1b0, C4<>;
L_000002b3e4f9a7f0 .functor MUXZ 5, L_000002b3e4f9abb0, L_000002b3e4fd1ec0, L_000002b3e4f9c390, C4<>;
L_000002b3e4f9a9d0 .part L_000002b3e501fc40, 21, 5;
L_000002b3e4f9acf0 .functor MUXZ 5, L_000002b3e4f9a9d0, L_000002b3e4fd1f98, L_000002b3e4f9ce10, C4<>;
L_000002b3e4f9ae30 .part L_000002b3e501fc40, 16, 5;
L_000002b3e501fa60 .functor MUXZ 5, L_000002b3e4f9ae30, L_000002b3e4fd1fe0, L_000002b3e4f9c320, C4<>;
L_000002b3e501e020 .part L_000002b3e501fc40, 0, 16;
L_000002b3e501efc0 .functor MUXZ 16, L_000002b3e501e020, L_000002b3e4fd2028, L_000002b3e4f9c0f0, C4<>;
L_000002b3e501ea20 .part L_000002b3e501fc40, 6, 5;
L_000002b3e501e980 .concat [ 5 32 0 0], L_000002b3e501ea20, L_000002b3e4fd20b8;
L_000002b3e501e480 .functor MUXZ 37, L_000002b3e501e980, L_000002b3e4fd2070, L_000002b3e4f9cbe0, C4<>;
L_000002b3e501dee0 .part L_000002b3e501e480, 0, 32;
L_000002b3e501f2e0 .part L_000002b3e501fc40, 0, 6;
L_000002b3e501f600 .functor MUXZ 6, L_000002b3e501f2e0, L_000002b3e4fd2100, L_000002b3e4f9c400, C4<>;
L_000002b3e501fd80 .part L_000002b3e501fc40, 0, 26;
L_000002b3e501eb60 .concat [ 26 32 0 0], L_000002b3e501fd80, L_000002b3e4fd2190;
L_000002b3e501f920 .functor MUXZ 58, L_000002b3e501eb60, L_000002b3e4fd2148, L_000002b3e4f9ce80, C4<>;
L_000002b3e501f880 .part L_000002b3e501f920, 0, 32;
L_000002b3e501f060 .arith/sum 32, v000002b3e4f94d60_0, L_000002b3e4fd21d8;
L_000002b3e501f9c0 .cmp/eq 6, L_000002b3e4f9aa70, L_000002b3e4fd2220;
L_000002b3e501f6a0 .cmp/eq 6, L_000002b3e4f9aa70, L_000002b3e4fd2268;
L_000002b3e501fb00 .concat [ 32 16 0 0], L_000002b3e501f880, L_000002b3e4fd22b0;
L_000002b3e501df80 .concat [ 6 26 0 0], L_000002b3e4f9aa70, L_000002b3e4fd22f8;
L_000002b3e501e660 .cmp/eq 32, L_000002b3e501df80, L_000002b3e4fd2340;
L_000002b3e501ee80 .cmp/eq 6, L_000002b3e501f600, L_000002b3e4fd2388;
L_000002b3e501ede0 .concat [ 32 16 0 0], L_000002b3e4f9c240, L_000002b3e4fd23d0;
L_000002b3e501e0c0 .concat [ 32 16 0 0], v000002b3e4f94d60_0, L_000002b3e4fd2418;
L_000002b3e501e2a0 .part L_000002b3e501efc0, 15, 1;
LS_000002b3e501e700_0_0 .concat [ 1 1 1 1], L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0;
LS_000002b3e501e700_0_4 .concat [ 1 1 1 1], L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0;
LS_000002b3e501e700_0_8 .concat [ 1 1 1 1], L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0;
LS_000002b3e501e700_0_12 .concat [ 1 1 1 1], L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0;
LS_000002b3e501e700_0_16 .concat [ 1 1 1 1], L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0;
LS_000002b3e501e700_0_20 .concat [ 1 1 1 1], L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0;
LS_000002b3e501e700_0_24 .concat [ 1 1 1 1], L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0;
LS_000002b3e501e700_0_28 .concat [ 1 1 1 1], L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0, L_000002b3e501e2a0;
LS_000002b3e501e700_1_0 .concat [ 4 4 4 4], LS_000002b3e501e700_0_0, LS_000002b3e501e700_0_4, LS_000002b3e501e700_0_8, LS_000002b3e501e700_0_12;
LS_000002b3e501e700_1_4 .concat [ 4 4 4 4], LS_000002b3e501e700_0_16, LS_000002b3e501e700_0_20, LS_000002b3e501e700_0_24, LS_000002b3e501e700_0_28;
L_000002b3e501e700 .concat [ 16 16 0 0], LS_000002b3e501e700_1_0, LS_000002b3e501e700_1_4;
L_000002b3e501f740 .concat [ 16 32 0 0], L_000002b3e501efc0, L_000002b3e501e700;
L_000002b3e501f560 .arith/sum 48, L_000002b3e501e0c0, L_000002b3e501f740;
L_000002b3e501e160 .functor MUXZ 48, L_000002b3e501f560, L_000002b3e501ede0, L_000002b3e4f9cef0, C4<>;
L_000002b3e501e200 .functor MUXZ 48, L_000002b3e501e160, L_000002b3e501fb00, L_000002b3e4f9cf60, C4<>;
L_000002b3e501fba0 .part L_000002b3e501e200, 0, 32;
L_000002b3e501eca0 .functor MUXZ 32, L_000002b3e501f060, L_000002b3e501fba0, v000002b3e4f94c20_0, C4<>;
L_000002b3e501fc40 .functor MUXZ 32, L_000002b3e4f9c860, L_000002b3e4fd24a8, L_000002b3e4f9c6a0, C4<>;
L_000002b3e501ed40 .cmp/eq 6, L_000002b3e4f9aa70, L_000002b3e4fd2580;
L_000002b3e501f4c0 .cmp/eq 6, L_000002b3e4f9aa70, L_000002b3e4fd25c8;
L_000002b3e501f100 .cmp/eq 6, L_000002b3e4f9aa70, L_000002b3e4fd2610;
L_000002b3e501e8e0 .concat [ 16 16 0 0], L_000002b3e501efc0, L_000002b3e4fd2658;
L_000002b3e501f1a0 .part L_000002b3e501efc0, 15, 1;
LS_000002b3e501eac0_0_0 .concat [ 1 1 1 1], L_000002b3e501f1a0, L_000002b3e501f1a0, L_000002b3e501f1a0, L_000002b3e501f1a0;
LS_000002b3e501eac0_0_4 .concat [ 1 1 1 1], L_000002b3e501f1a0, L_000002b3e501f1a0, L_000002b3e501f1a0, L_000002b3e501f1a0;
LS_000002b3e501eac0_0_8 .concat [ 1 1 1 1], L_000002b3e501f1a0, L_000002b3e501f1a0, L_000002b3e501f1a0, L_000002b3e501f1a0;
LS_000002b3e501eac0_0_12 .concat [ 1 1 1 1], L_000002b3e501f1a0, L_000002b3e501f1a0, L_000002b3e501f1a0, L_000002b3e501f1a0;
L_000002b3e501eac0 .concat [ 4 4 4 4], LS_000002b3e501eac0_0_0, LS_000002b3e501eac0_0_4, LS_000002b3e501eac0_0_8, LS_000002b3e501eac0_0_12;
L_000002b3e501f240 .concat [ 16 16 0 0], L_000002b3e501efc0, L_000002b3e501eac0;
L_000002b3e501ec00 .functor MUXZ 32, L_000002b3e501f240, L_000002b3e501e8e0, L_000002b3e4f9cb70, C4<>;
L_000002b3e501ef20 .concat [ 6 26 0 0], L_000002b3e4f9aa70, L_000002b3e4fd26a0;
L_000002b3e501f380 .cmp/eq 32, L_000002b3e501ef20, L_000002b3e4fd26e8;
L_000002b3e501f420 .cmp/eq 6, L_000002b3e501f600, L_000002b3e4fd2730;
L_000002b3e5030a40 .cmp/eq 6, L_000002b3e501f600, L_000002b3e4fd2778;
L_000002b3e5031bc0 .cmp/eq 6, L_000002b3e4f9aa70, L_000002b3e4fd27c0;
L_000002b3e5030d60 .functor MUXZ 32, L_000002b3e501ec00, L_000002b3e4fd2808, L_000002b3e5031bc0, C4<>;
L_000002b3e50313a0 .functor MUXZ 32, L_000002b3e5030d60, L_000002b3e501dee0, L_000002b3e4f9c9b0, C4<>;
L_000002b3e5030220 .concat [ 6 26 0 0], L_000002b3e4f9aa70, L_000002b3e4fd2850;
L_000002b3e5030e00 .cmp/eq 32, L_000002b3e5030220, L_000002b3e4fd2898;
L_000002b3e5031440 .cmp/eq 6, L_000002b3e501f600, L_000002b3e4fd28e0;
L_000002b3e5030900 .cmp/eq 6, L_000002b3e501f600, L_000002b3e4fd2928;
L_000002b3e50304a0 .cmp/eq 6, L_000002b3e4f9aa70, L_000002b3e4fd2970;
L_000002b3e5030f40 .functor MUXZ 32, L_000002b3e4f9c240, v000002b3e4f94d60_0, L_000002b3e50304a0, C4<>;
L_000002b3e50316c0 .functor MUXZ 32, L_000002b3e5030f40, L_000002b3e4f9c940, L_000002b3e4f9c710, C4<>;
S_000002b3e4f571a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002b3e4f5cb10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002b3e4f9c2b0 .functor NOT 1, v000002b3e4f63030_0, C4<0>, C4<0>, C4<0>;
v000002b3e4f63a30_0 .net *"_ivl_0", 0 0, L_000002b3e4f9c2b0;  1 drivers
v000002b3e4f63fd0_0 .net "in1", 31 0, L_000002b3e4f9c940;  alias, 1 drivers
v000002b3e4f641b0_0 .net "in2", 31 0, L_000002b3e50313a0;  alias, 1 drivers
v000002b3e4f635d0_0 .net "out", 31 0, L_000002b3e5031a80;  alias, 1 drivers
v000002b3e4f64070_0 .net "s", 0 0, v000002b3e4f63030_0;  alias, 1 drivers
L_000002b3e5031a80 .functor MUXZ 32, L_000002b3e50313a0, L_000002b3e4f9c940, L_000002b3e4f9c2b0, C4<>;
S_000002b3e4e969c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002b3e4f91a20 .param/l "RType" 0 4 2, C4<000000>;
P_000002b3e4f91a58 .param/l "add" 0 4 5, C4<100000>;
P_000002b3e4f91a90 .param/l "addi" 0 4 8, C4<001000>;
P_000002b3e4f91ac8 .param/l "addu" 0 4 5, C4<100001>;
P_000002b3e4f91b00 .param/l "and_" 0 4 5, C4<100100>;
P_000002b3e4f91b38 .param/l "andi" 0 4 8, C4<001100>;
P_000002b3e4f91b70 .param/l "beq" 0 4 10, C4<000100>;
P_000002b3e4f91ba8 .param/l "bne" 0 4 10, C4<000101>;
P_000002b3e4f91be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b3e4f91c18 .param/l "j" 0 4 12, C4<000010>;
P_000002b3e4f91c50 .param/l "jal" 0 4 12, C4<000011>;
P_000002b3e4f91c88 .param/l "jr" 0 4 6, C4<001000>;
P_000002b3e4f91cc0 .param/l "lw" 0 4 8, C4<100011>;
P_000002b3e4f91cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b3e4f91d30 .param/l "or_" 0 4 5, C4<100101>;
P_000002b3e4f91d68 .param/l "ori" 0 4 8, C4<001101>;
P_000002b3e4f91da0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b3e4f91dd8 .param/l "sll" 0 4 6, C4<000000>;
P_000002b3e4f91e10 .param/l "slt" 0 4 5, C4<101010>;
P_000002b3e4f91e48 .param/l "slti" 0 4 8, C4<101010>;
P_000002b3e4f91e80 .param/l "srl" 0 4 6, C4<000010>;
P_000002b3e4f91eb8 .param/l "sub" 0 4 5, C4<100010>;
P_000002b3e4f91ef0 .param/l "subu" 0 4 5, C4<100011>;
P_000002b3e4f91f28 .param/l "sw" 0 4 8, C4<101011>;
P_000002b3e4f91f60 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b3e4f91f98 .param/l "xori" 0 4 8, C4<001110>;
v000002b3e4f63670_0 .var "ALUOp", 3 0;
v000002b3e4f63030_0 .var "ALUSrc", 0 0;
v000002b3e4f63e90_0 .var "MemReadEn", 0 0;
v000002b3e4f62770_0 .var "MemWriteEn", 0 0;
v000002b3e4f637b0_0 .var "MemtoReg", 0 0;
v000002b3e4f62ef0_0 .var "RegDst", 0 0;
v000002b3e4f63f30_0 .var "RegWriteEn", 0 0;
v000002b3e4f64390_0 .net "funct", 5 0, L_000002b3e501f600;  alias, 1 drivers
v000002b3e4f64430_0 .var "hlt", 0 0;
v000002b3e4f62950_0 .net "opcode", 5 0, L_000002b3e4f9aa70;  alias, 1 drivers
v000002b3e4f62a90_0 .net "rst", 0 0, v000002b3e4f9be70_0;  alias, 1 drivers
E_000002b3e4f5ced0 .event anyedge, v000002b3e4f62a90_0, v000002b3e4f62950_0, v000002b3e4f64390_0;
S_000002b3e4e96c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002b3e4f5d7d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002b3e4f9c860 .functor BUFZ 32, L_000002b3e501e340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b3e4f63350_0 .net "Data_Out", 31 0, L_000002b3e4f9c860;  alias, 1 drivers
v000002b3e4f63850 .array "InstMem", 0 1023, 31 0;
v000002b3e4f62bd0_0 .net *"_ivl_0", 31 0, L_000002b3e501e340;  1 drivers
v000002b3e4f62e50_0 .net *"_ivl_3", 9 0, L_000002b3e501f7e0;  1 drivers
v000002b3e4f633f0_0 .net *"_ivl_4", 11 0, L_000002b3e501e3e0;  1 drivers
L_000002b3e4fd2460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b3e4f638f0_0 .net *"_ivl_7", 1 0, L_000002b3e4fd2460;  1 drivers
v000002b3e4f62c70_0 .net "addr", 31 0, v000002b3e4f94d60_0;  alias, 1 drivers
v000002b3e4f63ad0_0 .var/i "i", 31 0;
L_000002b3e501e340 .array/port v000002b3e4f63850, L_000002b3e501e3e0;
L_000002b3e501f7e0 .part v000002b3e4f94d60_0, 0, 10;
L_000002b3e501e3e0 .concat [ 10 2 0 0], L_000002b3e501f7e0, L_000002b3e4fd2460;
S_000002b3e4f01320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002b3e4f9c240 .functor BUFZ 32, L_000002b3e501fce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b3e4f9c940 .functor BUFZ 32, L_000002b3e501e7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b3e4f62db0_0 .net *"_ivl_0", 31 0, L_000002b3e501fce0;  1 drivers
v000002b3e4f63d50_0 .net *"_ivl_10", 6 0, L_000002b3e501e840;  1 drivers
L_000002b3e4fd2538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b3e4f427e0_0 .net *"_ivl_13", 1 0, L_000002b3e4fd2538;  1 drivers
v000002b3e4f43500_0 .net *"_ivl_2", 6 0, L_000002b3e501e5c0;  1 drivers
L_000002b3e4fd24f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b3e4f94ae0_0 .net *"_ivl_5", 1 0, L_000002b3e4fd24f0;  1 drivers
v000002b3e4f94900_0 .net *"_ivl_8", 31 0, L_000002b3e501e7a0;  1 drivers
v000002b3e4f94400_0 .net "clk", 0 0, L_000002b3e4f9c7f0;  alias, 1 drivers
v000002b3e4f954e0_0 .var/i "i", 31 0;
v000002b3e4f95580_0 .net "readData1", 31 0, L_000002b3e4f9c240;  alias, 1 drivers
v000002b3e4f94e00_0 .net "readData2", 31 0, L_000002b3e4f9c940;  alias, 1 drivers
v000002b3e4f95260_0 .net "readRegister1", 4 0, L_000002b3e4f9acf0;  alias, 1 drivers
v000002b3e4f94860_0 .net "readRegister2", 4 0, L_000002b3e501fa60;  alias, 1 drivers
v000002b3e4f95760 .array "registers", 31 0, 31 0;
v000002b3e4f949a0_0 .net "rst", 0 0, v000002b3e4f9be70_0;  alias, 1 drivers
v000002b3e4f94a40_0 .net "we", 0 0, v000002b3e4f63f30_0;  alias, 1 drivers
v000002b3e4f944a0_0 .net "writeData", 31 0, L_000002b3e50314e0;  alias, 1 drivers
v000002b3e4f95620_0 .net "writeRegister", 4 0, L_000002b3e501e520;  alias, 1 drivers
E_000002b3e4f5cf10/0 .event negedge, v000002b3e4f62a90_0;
E_000002b3e4f5cf10/1 .event posedge, v000002b3e4f94400_0;
E_000002b3e4f5cf10 .event/or E_000002b3e4f5cf10/0, E_000002b3e4f5cf10/1;
L_000002b3e501fce0 .array/port v000002b3e4f95760, L_000002b3e501e5c0;
L_000002b3e501e5c0 .concat [ 5 2 0 0], L_000002b3e4f9acf0, L_000002b3e4fd24f0;
L_000002b3e501e7a0 .array/port v000002b3e4f95760, L_000002b3e501e840;
L_000002b3e501e840 .concat [ 5 2 0 0], L_000002b3e501fa60, L_000002b3e4fd2538;
S_000002b3e4f014b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002b3e4f01320;
 .timescale 0 0;
v000002b3e4f62d10_0 .var/i "i", 31 0;
S_000002b3e4eeaf60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002b3e4f5d810 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002b3e4f9c8d0 .functor NOT 1, v000002b3e4f62ef0_0, C4<0>, C4<0>, C4<0>;
v000002b3e4f94fe0_0 .net *"_ivl_0", 0 0, L_000002b3e4f9c8d0;  1 drivers
v000002b3e4f956c0_0 .net "in1", 4 0, L_000002b3e501fa60;  alias, 1 drivers
v000002b3e4f94040_0 .net "in2", 4 0, L_000002b3e4f9a7f0;  alias, 1 drivers
v000002b3e4f95080_0 .net "out", 4 0, L_000002b3e501e520;  alias, 1 drivers
v000002b3e4f94180_0 .net "s", 0 0, v000002b3e4f62ef0_0;  alias, 1 drivers
L_000002b3e501e520 .functor MUXZ 5, L_000002b3e4f9a7f0, L_000002b3e501fa60, L_000002b3e4f9c8d0, C4<>;
S_000002b3e4eeb0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002b3e4f5cc90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002b3e4f9ca20 .functor NOT 1, v000002b3e4f637b0_0, C4<0>, C4<0>, C4<0>;
v000002b3e4f940e0_0 .net *"_ivl_0", 0 0, L_000002b3e4f9ca20;  1 drivers
v000002b3e4f94540_0 .net "in1", 31 0, v000002b3e4f953a0_0;  alias, 1 drivers
v000002b3e4f94220_0 .net "in2", 31 0, v000002b3e4f94680_0;  alias, 1 drivers
v000002b3e4f942c0_0 .net "out", 31 0, L_000002b3e50314e0;  alias, 1 drivers
v000002b3e4f94b80_0 .net "s", 0 0, v000002b3e4f637b0_0;  alias, 1 drivers
L_000002b3e50314e0 .functor MUXZ 32, v000002b3e4f94680_0, v000002b3e4f953a0_0, L_000002b3e4f9ca20, C4<>;
S_000002b3e4f30980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002b3e4f30b10 .param/l "ADD" 0 9 12, C4<0000>;
P_000002b3e4f30b48 .param/l "AND" 0 9 12, C4<0010>;
P_000002b3e4f30b80 .param/l "NOR" 0 9 12, C4<0101>;
P_000002b3e4f30bb8 .param/l "OR" 0 9 12, C4<0011>;
P_000002b3e4f30bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002b3e4f30c28 .param/l "SLL" 0 9 12, C4<1000>;
P_000002b3e4f30c60 .param/l "SLT" 0 9 12, C4<0110>;
P_000002b3e4f30c98 .param/l "SRL" 0 9 12, C4<1001>;
P_000002b3e4f30cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002b3e4f30d08 .param/l "XOR" 0 9 12, C4<0100>;
P_000002b3e4f30d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002b3e4f30d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002b3e4fd29b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b3e4f959e0_0 .net/2u *"_ivl_0", 31 0, L_000002b3e4fd29b8;  1 drivers
v000002b3e4f95120_0 .net "opSel", 3 0, v000002b3e4f63670_0;  alias, 1 drivers
v000002b3e4f95300_0 .net "operand1", 31 0, L_000002b3e50316c0;  alias, 1 drivers
v000002b3e4f95940_0 .net "operand2", 31 0, L_000002b3e5031a80;  alias, 1 drivers
v000002b3e4f953a0_0 .var "result", 31 0;
v000002b3e4f95bc0_0 .net "zero", 0 0, L_000002b3e5031260;  alias, 1 drivers
E_000002b3e4f5d850 .event anyedge, v000002b3e4f63670_0, v000002b3e4f95300_0, v000002b3e4f635d0_0;
L_000002b3e5031260 .cmp/eq 32, v000002b3e4f953a0_0, L_000002b3e4fd29b8;
S_000002b3e4f1a800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002b3e4fd10a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002b3e4fd10d8 .param/l "add" 0 4 5, C4<100000>;
P_000002b3e4fd1110 .param/l "addi" 0 4 8, C4<001000>;
P_000002b3e4fd1148 .param/l "addu" 0 4 5, C4<100001>;
P_000002b3e4fd1180 .param/l "and_" 0 4 5, C4<100100>;
P_000002b3e4fd11b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002b3e4fd11f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002b3e4fd1228 .param/l "bne" 0 4 10, C4<000101>;
P_000002b3e4fd1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b3e4fd1298 .param/l "j" 0 4 12, C4<000010>;
P_000002b3e4fd12d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002b3e4fd1308 .param/l "jr" 0 4 6, C4<001000>;
P_000002b3e4fd1340 .param/l "lw" 0 4 8, C4<100011>;
P_000002b3e4fd1378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b3e4fd13b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002b3e4fd13e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002b3e4fd1420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b3e4fd1458 .param/l "sll" 0 4 6, C4<000000>;
P_000002b3e4fd1490 .param/l "slt" 0 4 5, C4<101010>;
P_000002b3e4fd14c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002b3e4fd1500 .param/l "srl" 0 4 6, C4<000010>;
P_000002b3e4fd1538 .param/l "sub" 0 4 5, C4<100010>;
P_000002b3e4fd1570 .param/l "subu" 0 4 5, C4<100011>;
P_000002b3e4fd15a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002b3e4fd15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b3e4fd1618 .param/l "xori" 0 4 8, C4<001110>;
v000002b3e4f94c20_0 .var "PCsrc", 0 0;
v000002b3e4f95800_0 .net "funct", 5 0, L_000002b3e501f600;  alias, 1 drivers
v000002b3e4f95440_0 .net "opcode", 5 0, L_000002b3e4f9aa70;  alias, 1 drivers
v000002b3e4f95b20_0 .net "operand1", 31 0, L_000002b3e4f9c240;  alias, 1 drivers
v000002b3e4f95c60_0 .net "operand2", 31 0, L_000002b3e5031a80;  alias, 1 drivers
v000002b3e4f958a0_0 .net "rst", 0 0, v000002b3e4f9be70_0;  alias, 1 drivers
E_000002b3e4f5d4d0/0 .event anyedge, v000002b3e4f62a90_0, v000002b3e4f62950_0, v000002b3e4f95580_0, v000002b3e4f635d0_0;
E_000002b3e4f5d4d0/1 .event anyedge, v000002b3e4f64390_0;
E_000002b3e4f5d4d0 .event/or E_000002b3e4f5d4d0/0, E_000002b3e4f5d4d0/1;
S_000002b3e4f1a990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002b3e4f94360 .array "DataMem", 0 1023, 31 0;
v000002b3e4f95e40_0 .net "address", 31 0, v000002b3e4f953a0_0;  alias, 1 drivers
v000002b3e4f95a80_0 .net "clock", 0 0, L_000002b3e4f9c4e0;  1 drivers
v000002b3e4f951c0_0 .net "data", 31 0, L_000002b3e4f9c940;  alias, 1 drivers
v000002b3e4f945e0_0 .var/i "i", 31 0;
v000002b3e4f94680_0 .var "q", 31 0;
v000002b3e4f94cc0_0 .net "rden", 0 0, v000002b3e4f63e90_0;  alias, 1 drivers
v000002b3e4f94720_0 .net "wren", 0 0, v000002b3e4f62770_0;  alias, 1 drivers
E_000002b3e4f5d910 .event posedge, v000002b3e4f95a80_0;
S_000002b3e4ee6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002b3e4f57010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002b3e4f5ccd0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002b3e4f94ea0_0 .net "PCin", 31 0, L_000002b3e501eca0;  alias, 1 drivers
v000002b3e4f94d60_0 .var "PCout", 31 0;
v000002b3e4f947c0_0 .net "clk", 0 0, L_000002b3e4f9c7f0;  alias, 1 drivers
v000002b3e4f95d00_0 .net "rst", 0 0, v000002b3e4f9be70_0;  alias, 1 drivers
    .scope S_000002b3e4f1a800;
T_0 ;
    %wait E_000002b3e4f5d4d0;
    %load/vec4 v000002b3e4f958a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b3e4f94c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b3e4f95440_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002b3e4f95b20_0;
    %load/vec4 v000002b3e4f95c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002b3e4f95440_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002b3e4f95b20_0;
    %load/vec4 v000002b3e4f95c60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002b3e4f95440_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002b3e4f95440_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002b3e4f95440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002b3e4f95800_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002b3e4f94c20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002b3e4ee6a80;
T_1 ;
    %wait E_000002b3e4f5cf10;
    %load/vec4 v000002b3e4f95d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002b3e4f94d60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b3e4f94ea0_0;
    %assign/vec4 v000002b3e4f94d60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b3e4e96c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b3e4f63ad0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002b3e4f63ad0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b3e4f63ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %load/vec4 v000002b3e4f63ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b3e4f63ad0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f63850, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002b3e4e969c0;
T_3 ;
    %wait E_000002b3e4f5ced0;
    %load/vec4 v000002b3e4f62a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002b3e4f64430_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b3e4f62770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b3e4f637b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b3e4f63e90_0, 0;
    %assign/vec4 v000002b3e4f62ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002b3e4f64430_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002b3e4f63670_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002b3e4f63030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b3e4f63f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b3e4f62770_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b3e4f637b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b3e4f63e90_0, 0, 1;
    %store/vec4 v000002b3e4f62ef0_0, 0, 1;
    %load/vec4 v000002b3e4f62950_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f64430_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f62ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %load/vec4 v000002b3e4f64390_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f62ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b3e4f62ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f637b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f62770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b3e4f63030_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b3e4f63670_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002b3e4f01320;
T_4 ;
    %wait E_000002b3e4f5cf10;
    %fork t_1, S_000002b3e4f014b0;
    %jmp t_0;
    .scope S_000002b3e4f014b0;
t_1 ;
    %load/vec4 v000002b3e4f949a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b3e4f62d10_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002b3e4f62d10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b3e4f62d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f95760, 0, 4;
    %load/vec4 v000002b3e4f62d10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b3e4f62d10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002b3e4f94a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002b3e4f944a0_0;
    %load/vec4 v000002b3e4f95620_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f95760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f95760, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002b3e4f01320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b3e4f01320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b3e4f954e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002b3e4f954e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002b3e4f954e0_0;
    %ix/getv/s 4, v000002b3e4f954e0_0;
    %load/vec4a v000002b3e4f95760, 4;
    %ix/getv/s 4, v000002b3e4f954e0_0;
    %load/vec4a v000002b3e4f95760, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002b3e4f954e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b3e4f954e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002b3e4f30980;
T_6 ;
    %wait E_000002b3e4f5d850;
    %load/vec4 v000002b3e4f95120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002b3e4f95300_0;
    %load/vec4 v000002b3e4f95940_0;
    %add;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002b3e4f95300_0;
    %load/vec4 v000002b3e4f95940_0;
    %sub;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002b3e4f95300_0;
    %load/vec4 v000002b3e4f95940_0;
    %and;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002b3e4f95300_0;
    %load/vec4 v000002b3e4f95940_0;
    %or;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002b3e4f95300_0;
    %load/vec4 v000002b3e4f95940_0;
    %xor;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002b3e4f95300_0;
    %load/vec4 v000002b3e4f95940_0;
    %or;
    %inv;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002b3e4f95300_0;
    %load/vec4 v000002b3e4f95940_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002b3e4f95940_0;
    %load/vec4 v000002b3e4f95300_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002b3e4f95300_0;
    %ix/getv 4, v000002b3e4f95940_0;
    %shiftl 4;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002b3e4f95300_0;
    %ix/getv 4, v000002b3e4f95940_0;
    %shiftr 4;
    %assign/vec4 v000002b3e4f953a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002b3e4f1a990;
T_7 ;
    %wait E_000002b3e4f5d910;
    %load/vec4 v000002b3e4f94cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002b3e4f95e40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002b3e4f94360, 4;
    %assign/vec4 v000002b3e4f94680_0, 0;
T_7.0 ;
    %load/vec4 v000002b3e4f94720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002b3e4f951c0_0;
    %ix/getv 3, v000002b3e4f95e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f94360, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002b3e4f1a990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b3e4f945e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002b3e4f945e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b3e4f945e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b3e4f94360, 0, 4;
    %load/vec4 v000002b3e4f945e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b3e4f945e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002b3e4f1a990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b3e4f945e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002b3e4f945e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002b3e4f945e0_0;
    %load/vec4a v000002b3e4f94360, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002b3e4f945e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002b3e4f945e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b3e4f945e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002b3e4f57010;
T_10 ;
    %wait E_000002b3e4f5cf10;
    %load/vec4 v000002b3e4f9bb50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b3e4f9b650_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002b3e4f9b650_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002b3e4f9b650_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002b3e4f56cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b3e4f9bd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b3e4f9be70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002b3e4f56cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002b3e4f9bd30_0;
    %inv;
    %assign/vec4 v000002b3e4f9bd30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002b3e4f56cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b3e4f9be70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b3e4f9be70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002b3e4f9a610_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
