
allears_GEN2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b114  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b4  0800b2a8  0800b2a8  0001b2a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc5c  0800bc5c  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc5c  0800bc5c  0001bc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc64  0800bc64  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc64  0800bc64  0001bc64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bc68  0800bc68  0001bc68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800bc6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e0  20000210  0800be7c  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  200008f0  0800be7c  000208f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024d38  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000547e  00000000  00000000  00044f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001365f  00000000  00000000  0004a3f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001358  00000000  00000000  0005da58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001e40  00000000  00000000  0005edb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001afb0  00000000  00000000  00060bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000765a  00000000  00000000  0007bba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000831fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fd4  00000000  00000000  0008324c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b28c 	.word	0x0800b28c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800b28c 	.word	0x0800b28c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <Echo_Btn_isHandled>:
echo_btn_state_data_t echo_btn_state;

bool Echo_Btn_isHandled(void)
{
	return ECHO_BTN_STATE_HANDLED;
}
 8000ff8:	4b01      	ldr	r3, [pc, #4]	; (8001000 <Echo_Btn_isHandled+0x8>)
 8000ffa:	7898      	ldrb	r0, [r3, #2]
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	2000022c 	.word	0x2000022c

08001004 <Echo_Btn_Handled_clear>:

void Echo_Btn_Handled_clear(void)
{
	ECHO_BTN_STATE_HANDLED = false;
 8001004:	4b01      	ldr	r3, [pc, #4]	; (800100c <Echo_Btn_Handled_clear+0x8>)
 8001006:	2200      	movs	r2, #0
 8001008:	709a      	strb	r2, [r3, #2]
}
 800100a:	4770      	bx	lr
 800100c:	2000022c 	.word	0x2000022c

08001010 <Echo_Btn_handle>:
{
	ECHO_BTN_STATE_HANDLE_ENABLE = enable;
}

void Echo_Btn_handle(void)
{
 8001010:	b508      	push	{r3, lr}
	char res_msg[10] =
	{ '\0', };
#endif

	/* Only works when battery is normal level */
	pressed = ECHO_BTN_IS_PRESSED();
 8001012:	2110      	movs	r1, #16
 8001014:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001018:	f002 fd82 	bl	8003b20 <HAL_GPIO_ReadPin>

	if (pressed != ECHO_BTN_STATE_PRESSED)
 800101c:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <Echo_Btn_handle+0x44>)
	pressed = ECHO_BTN_IS_PRESSED();
 800101e:	4601      	mov	r1, r0
	if (pressed != ECHO_BTN_STATE_PRESSED)
 8001020:	781a      	ldrb	r2, [r3, #0]
	pressed = ECHO_BTN_IS_PRESSED();
 8001022:	fab0 f080 	clz	r0, r0
 8001026:	0940      	lsrs	r0, r0, #5
	if (pressed != ECHO_BTN_STATE_PRESSED)
 8001028:	4282      	cmp	r2, r0
 800102a:	d005      	beq.n	8001038 <Echo_Btn_handle+0x28>
	{
		ECHO_BTN_STATE_PRESSED = pressed;
 800102c:	7018      	strb	r0, [r3, #0]
#ifdef DEBUG
		sprintf((char*) res_msg, (const char*) "BTN: %d\r\n", pressed);
		ECHO_SHELL_PRINT(("%s\n",res_msg));
#endif

		if (ECHO_BTN_STATE_PRESSED == false)
 800102e:	b911      	cbnz	r1, 8001036 <Echo_Btn_handle+0x26>

		}
		else
		{
			/* BUTTON PRESSED, Send Signal >> echo_state.c */
			ECHO_BTN_STATE_HANDLED = true;
 8001030:	2201      	movs	r2, #1
 8001032:	709a      	strb	r2, [r3, #2]
			ECHO_BTN_STATE_HELD_TICK = 0;
 8001034:	6059      	str	r1, [r3, #4]
		else
		{
			/* Ignored */
		}
	}
}
 8001036:	bd08      	pop	{r3, pc}
	else if (ECHO_BTN_STATE_PRESSED == true)
 8001038:	2a00      	cmp	r2, #0
 800103a:	d0fc      	beq.n	8001036 <Echo_Btn_handle+0x26>
		if (ECHO_BTN_STATE_HELD_TICK == ECHO_BTN_HELD_TIME)
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8001042:	d103      	bne.n	800104c <Echo_Btn_handle+0x3c>
			ECHO_BTN_STATE_HELD_TICK++;
 8001044:	f240 32e9 	movw	r2, #1001	; 0x3e9
			ECHO_BTN_STATE_HELD_TICK++;
 8001048:	605a      	str	r2, [r3, #4]
}
 800104a:	e7f4      	b.n	8001036 <Echo_Btn_handle+0x26>
		else if (ECHO_BTN_STATE_HELD_TICK < ECHO_BTN_HELD_TIME)
 800104c:	d2f3      	bcs.n	8001036 <Echo_Btn_handle+0x26>
			ECHO_BTN_STATE_HELD_TICK++;
 800104e:	3201      	adds	r2, #1
 8001050:	e7fa      	b.n	8001048 <Echo_Btn_handle+0x38>
 8001052:	bf00      	nop
 8001054:	2000022c 	.word	0x2000022c

08001058 <Echo_Flash_Write>:
{
	return FLASH_BANK_1;
}

HAL_StatusTypeDef Echo_Flash_Write()
{
 8001058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 800105a:	f002 fb45 	bl	80036e8 <HAL_FLASH_Unlock>
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 800105e:	4b2c      	ldr	r3, [pc, #176]	; (8001110 <Echo_Flash_Write+0xb8>)
 8001060:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 8001064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001068:	b291      	uxth	r1, r2
 800106a:	4299      	cmp	r1, r3
 800106c:	d035      	beq.n	80010da <Echo_Flash_Write+0x82>
 800106e:	4b29      	ldr	r3, [pc, #164]	; (8001114 <Echo_Flash_Write+0xbc>)
 8001070:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 8001074:	4a28      	ldr	r2, [pc, #160]	; (8001118 <Echo_Flash_Write+0xc0>)
 8001076:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800107a:	4293      	cmp	r3, r2
 800107c:	d82d      	bhi.n	80010da <Echo_Flash_Write+0x82>
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	0adb      	lsrs	r3, r3, #11

	/* Erase the user Flash area*/
	FirstPage = GetPage(FLASH_USER_START_ADDR);
 8001082:	4a26      	ldr	r2, [pc, #152]	; (800111c <Echo_Flash_Write+0xc4>)
 8001084:	6013      	str	r3, [r2, #0]
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8001086:	4a22      	ldr	r2, [pc, #136]	; (8001110 <Echo_Flash_Write+0xb8>)
 8001088:	f8d2 15e0 	ldr.w	r1, [r2, #1504]	; 0x5e0
 800108c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001090:	b288      	uxth	r0, r1
 8001092:	4290      	cmp	r0, r2
 8001094:	d023      	beq.n	80010de <Echo_Flash_Write+0x86>
 8001096:	4a1f      	ldr	r2, [pc, #124]	; (8001114 <Echo_Flash_Write+0xbc>)
 8001098:	ea02 2281 	and.w	r2, r2, r1, lsl #10
 800109c:	f102 6100 	add.w	r1, r2, #134217728	; 0x8000000
 80010a0:	4a1f      	ldr	r2, [pc, #124]	; (8001120 <Echo_Flash_Write+0xc8>)
 80010a2:	4291      	cmp	r1, r2
 80010a4:	d81b      	bhi.n	80010de <Echo_Flash_Write+0x86>
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 80010a6:	1a52      	subs	r2, r2, r1
 80010a8:	0ad2      	lsrs	r2, r2, #11
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80010aa:	f1c3 0101 	rsb	r1, r3, #1
 80010ae:	440a      	add	r2, r1
 80010b0:	491c      	ldr	r1, [pc, #112]	; (8001124 <Echo_Flash_Write+0xcc>)
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80010b2:	481d      	ldr	r0, [pc, #116]	; (8001128 <Echo_Flash_Write+0xd0>)
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80010b4:	600a      	str	r2, [r1, #0]
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80010b6:	2101      	movs	r1, #1
 80010b8:	6001      	str	r1, [r0, #0]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80010ba:	481c      	ldr	r0, [pc, #112]	; (800112c <Echo_Flash_Write+0xd4>)
 80010bc:	2400      	movs	r4, #0
	EraseInitStruct.Banks = BankNumber;
 80010be:	e9c0 4100 	strd	r4, r1, [r0]
	EraseInitStruct.Page = FirstPage;
	EraseInitStruct.NbPages = NbOfPages;

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80010c2:	491b      	ldr	r1, [pc, #108]	; (8001130 <Echo_Flash_Write+0xd8>)
	EraseInitStruct.NbPages = NbOfPages;
 80010c4:	e9c0 3202 	strd	r3, r2, [r0, #8]
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80010c8:	f002 fc02 	bl	80038d0 <HAL_FLASHEx_Erase>
 80010cc:	4604      	mov	r4, r0
 80010ce:	b140      	cbz	r0, 80010e2 <Echo_Flash_Write+0x8a>
		}
		/* Error occurred while writing data in Flash memory.
		 User can add here some code to deal with this error */
		else
		{
			return HAL_FLASH_GetError();
 80010d0:	f002 fb26 	bl	8003720 <HAL_FLASH_GetError>
 80010d4:	b2c4      	uxtb	r4, r0
	}
	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
	return HAL_OK;
}
 80010d6:	4620      	mov	r0, r4
 80010d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 80010da:	233c      	movs	r3, #60	; 0x3c
 80010dc:	e7d1      	b.n	8001082 <Echo_Flash_Write+0x2a>
 80010de:	223f      	movs	r2, #63	; 0x3f
 80010e0:	e7e3      	b.n	80010aa <Echo_Flash_Write+0x52>
	Address = FLASH_USER_START_ADDR;
 80010e2:	4d14      	ldr	r5, [pc, #80]	; (8001134 <Echo_Flash_Write+0xdc>)
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <Echo_Flash_Write+0xc0>)
	while (Address < FLASH_USER_END_ADDR)
 80010e6:	4e0e      	ldr	r6, [pc, #56]	; (8001120 <Echo_Flash_Write+0xc8>)
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80010e8:	4f13      	ldr	r7, [pc, #76]	; (8001138 <Echo_Flash_Write+0xe0>)
	Address = FLASH_USER_START_ADDR;
 80010ea:	602b      	str	r3, [r5, #0]
	while (Address < FLASH_USER_END_ADDR)
 80010ec:	6829      	ldr	r1, [r5, #0]
 80010ee:	42b1      	cmp	r1, r6
 80010f0:	d302      	bcc.n	80010f8 <Echo_Flash_Write+0xa0>
	HAL_FLASH_Lock();
 80010f2:	f002 fb0b 	bl	800370c <HAL_FLASH_Lock>
	return HAL_OK;
 80010f6:	e7ee      	b.n	80010d6 <Echo_Flash_Write+0x7e>
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	2000      	movs	r0, #0
 80010fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001100:	f002 fb40 	bl	8003784 <HAL_FLASH_Program>
 8001104:	2800      	cmp	r0, #0
 8001106:	d1e3      	bne.n	80010d0 <Echo_Flash_Write+0x78>
			Address = Address + 4;
 8001108:	682b      	ldr	r3, [r5, #0]
 800110a:	3304      	adds	r3, #4
 800110c:	602b      	str	r3, [r5, #0]
 800110e:	e7ed      	b.n	80010ec <Echo_Flash_Write+0x94>
 8001110:	1fff7000 	.word	0x1fff7000
 8001114:	03fffc00 	.word	0x03fffc00
 8001118:	0801e000 	.word	0x0801e000
 800111c:	2000024c 	.word	0x2000024c
 8001120:	0801ffff 	.word	0x0801ffff
 8001124:	20000250 	.word	0x20000250
 8001128:	20000238 	.word	0x20000238
 800112c:	2000023c 	.word	0x2000023c
 8001130:	20000254 	.word	0x20000254
 8001134:	20000234 	.word	0x20000234
 8001138:	20000008 	.word	0x20000008

0800113c <Echo_Flash_Read>:

HAL_StatusTypeDef Echo_Flash_Read()
{
	memcpy(&pwm_param, (pwm_pulse_param_t*) FLASH_USER_START_ADDR,
 800113c:	4a07      	ldr	r2, [pc, #28]	; (800115c <Echo_Flash_Read+0x20>)
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <Echo_Flash_Read+0x24>)
 8001140:	6810      	ldr	r0, [r2, #0]
 8001142:	6018      	str	r0, [r3, #0]
 8001144:	8892      	ldrh	r2, [r2, #4]
 8001146:	809a      	strh	r2, [r3, #4]
			sizeof(pwm_param));
	if (pwm_param.dead_time == 0 && pwm_param.pulse_freq == 0
			&& pwm_param.pulse_width == 0)
 8001148:	8818      	ldrh	r0, [r3, #0]
 800114a:	889a      	ldrh	r2, [r3, #4]
 800114c:	885b      	ldrh	r3, [r3, #2]
 800114e:	4310      	orrs	r0, r2
 8001150:	4318      	orrs	r0, r3
 8001152:	b280      	uxth	r0, r0
	}
	else
	{
		return HAL_OK;
	}
}
 8001154:	fab0 f080 	clz	r0, r0
 8001158:	0940      	lsrs	r0, r0, #5
 800115a:	4770      	bx	lr
 800115c:	0801e000 	.word	0x0801e000
 8001160:	20000398 	.word	0x20000398

08001164 <Echo_LED_Green_Off>:
/* aul_led_charging */
{ ECHO_LED_GREEN, 0, 0xFFFF } };

__STATIC_INLINE void Echo_LED_Green_Off(void)
{
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001164:	4802      	ldr	r0, [pc, #8]	; (8001170 <Echo_LED_Green_Off+0xc>)
 8001166:	2200      	movs	r2, #0
 8001168:	2108      	movs	r1, #8
 800116a:	f002 bcdf 	b.w	8003b2c <HAL_GPIO_WritePin>
 800116e:	bf00      	nop
 8001170:	48000400 	.word	0x48000400

08001174 <Echo_LED_CTRL>:
	Echo_LED_Off_All();
}

static void Echo_LED_CTRL(echo_led_color_t colors)
{
	if (colors == ECHO_LED_COLOR_NONE)
 8001174:	b908      	cbnz	r0, 800117a <Echo_LED_CTRL+0x6>
	{
		Echo_LED_Off_All();
 8001176:	f7ff bff5 	b.w	8001164 <Echo_LED_Green_Off>
	Echo_LED_Red_On();
	else
	Echo_LED_Red_Off();
#endif
#ifdef LED_GREEN_EN
		if (colors & ECHO_LED_GREEN)
 800117a:	0783      	lsls	r3, r0, #30
 800117c:	d504      	bpl.n	8001188 <Echo_LED_CTRL+0x14>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800117e:	4803      	ldr	r0, [pc, #12]	; (800118c <Echo_LED_CTRL+0x18>)
 8001180:	2201      	movs	r2, #1
 8001182:	2108      	movs	r1, #8
 8001184:	f002 bcd2 	b.w	8003b2c <HAL_GPIO_WritePin>
			Echo_LED_Green_On();
		else
			Echo_LED_Green_Off();
 8001188:	f7ff bfec 	b.w	8001164 <Echo_LED_Green_Off>
 800118c:	48000400 	.word	0x48000400

08001190 <Echo_LED_Init>:
#endif
	}
}

void Echo_LED_Init(void)
{
 8001190:	b508      	push	{r3, lr}
	Echo_LED_Off_All();
 8001192:	f7ff ffe7 	bl	8001164 <Echo_LED_Green_Off>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001196:	4b02      	ldr	r3, [pc, #8]	; (80011a0 <Echo_LED_Init+0x10>)
 8001198:	2200      	movs	r2, #0
 800119a:	735a      	strb	r2, [r3, #13]
}
 800119c:	bd08      	pop	{r3, pc}
 800119e:	bf00      	nop
 80011a0:	20000258 	.word	0x20000258

080011a4 <Echo_LED_Enable>:

void Echo_LED_Enable(void)
{
 80011a4:	b538      	push	{r3, r4, r5, lr}
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 80011a6:	4c04      	ldr	r4, [pc, #16]	; (80011b8 <Echo_LED_Enable+0x14>)
 80011a8:	2500      	movs	r5, #0
 80011aa:	7365      	strb	r5, [r4, #13]
	ECHO_LED_ON = false;
 80011ac:	7025      	strb	r5, [r4, #0]
	Echo_LED_Off_All();
 80011ae:	f7ff ffd9 	bl	8001164 <Echo_LED_Green_Off>
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_Enable()\r\n"));
#endif
	Echo_LED_State_Reset();
	ECHO_LED_STATE_IND_TIMEOUT_RESET();
 80011b2:	60a5      	str	r5, [r4, #8]
 80011b4:	7325      	strb	r5, [r4, #12]
}
 80011b6:	bd38      	pop	{r3, r4, r5, pc}
 80011b8:	20000258 	.word	0x20000258

080011bc <Echo_LED_StateSet>:
{
	return ECHO_LED_IND_DISABLED();
}

void Echo_LED_StateSet(echo_led_sate_t led_state)
{
 80011bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_StateSet()\r\n"));
#endif
	Echo_LED_Enable();

	if (ECHO_LED_IND_DISABLED() == true)
 80011be:	4d13      	ldr	r5, [pc, #76]	; (800120c <Echo_LED_StateSet+0x50>)
{
 80011c0:	4604      	mov	r4, r0
	Echo_LED_Enable();
 80011c2:	f7ff ffef 	bl	80011a4 <Echo_LED_Enable>
	if (ECHO_LED_IND_DISABLED() == true)
 80011c6:	7b2e      	ldrb	r6, [r5, #12]
 80011c8:	b9b6      	cbnz	r6, 80011f8 <Echo_LED_StateSet+0x3c>
		return;

	if (led_state >= ECHO_LED_STATE_MAX)
		led_state = ECHO_LED_STATE_NONE;
 80011ca:	2c03      	cmp	r4, #3

	if (led_state == ECHO_LED_CUR_STATE)
 80011cc:	7b6b      	ldrb	r3, [r5, #13]
		led_state = ECHO_LED_STATE_NONE;
 80011ce:	bf28      	it	cs
 80011d0:	2400      	movcs	r4, #0
	if (led_state == ECHO_LED_CUR_STATE)
 80011d2:	42a3      	cmp	r3, r4
 80011d4:	d010      	beq.n	80011f8 <Echo_LED_StateSet+0x3c>
	{
		return;
	}

	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 80011d6:	4a0e      	ldr	r2, [pc, #56]	; (8001210 <Echo_LED_StateSet+0x54>)
 80011d8:	2306      	movs	r3, #6
 80011da:	4363      	muls	r3, r4
 80011dc:	18d1      	adds	r1, r2, r3
 80011de:	5cd0      	ldrb	r0, [r2, r3]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(led_state);
 80011e0:	884f      	ldrh	r7, [r1, #2]
	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 80011e2:	9001      	str	r0, [sp, #4]
		Echo_LED_Off_All();
 80011e4:	f7ff ffbe 	bl	8001164 <Echo_LED_Green_Off>
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(led_state);

	Echo_LED_CTRL(ECHO_LED_COLOR_NONE);

	/* Check steady on or off */
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME)
 80011e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ec:	429f      	cmp	r7, r3
 80011ee:	9801      	ldr	r0, [sp, #4]
 80011f0:	d104      	bne.n	80011fc <Echo_LED_StateSet+0x40>
	{
		ECHO_LED_ON = false;
 80011f2:	702e      	strb	r6, [r5, #0]
		ECHO_LED_TIME_TICK = 0;
 80011f4:	606e      	str	r6, [r5, #4]
		Echo_LED_CTRL(led_ind.led_colors);
		ECHO_LED_ON = true;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}

	ECHO_LED_CUR_STATE = led_state;
 80011f6:	736c      	strb	r4, [r5, #13]

}
 80011f8:	b003      	add	sp, #12
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Echo_LED_CTRL(led_ind.led_colors);
 80011fc:	f7ff ffba 	bl	8001174 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001200:	2301      	movs	r3, #1
 8001202:	702b      	strb	r3, [r5, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 8001204:	f001 fa02 	bl	800260c <HAL_GetTick>
 8001208:	6068      	str	r0, [r5, #4]
 800120a:	e7f4      	b.n	80011f6 <Echo_LED_StateSet+0x3a>
 800120c:	20000258 	.word	0x20000258
 8001210:	0800b2b4 	.word	0x0800b2b4

08001214 <Echo_LED_Handle>:
		Echo_LED_StateSet(ECHO_LED_STATE_NONE);
		break;
	}
}
void Echo_LED_Handle(void)
{
 8001214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	echo_led_state_ind_t led_ind;

	if (ECHO_LED_CUR_STATE == ECHO_LED_STATE_NONE)
 8001216:	4c25      	ldr	r4, [pc, #148]	; (80012ac <Echo_LED_Handle+0x98>)
 8001218:	7b63      	ldrb	r3, [r4, #13]
 800121a:	b1a3      	cbz	r3, 8001246 <Echo_LED_Handle+0x32>
	{
		return;
	}
	if (ECHO_LED_CUR_STATE >= ECHO_LED_STATE_MAX)
 800121c:	2b02      	cmp	r3, #2
 800121e:	d906      	bls.n	800122e <Echo_LED_Handle+0x1a>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001220:	2300      	movs	r3, #0
 8001222:	7363      	strb	r3, [r4, #13]
	ECHO_LED_ON = false;
 8001224:	7023      	strb	r3, [r4, #0]
	{
		Echo_LED_CTRL(ECHO_LED_STATE_NONE);
		ECHO_LED_ON = false;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}
}
 8001226:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Echo_LED_Off_All();
 800122a:	f7ff bf9b 	b.w	8001164 <Echo_LED_Green_Off>
	if (ECHO_LED_TIMEOUT_TICK == ECHO_LED_IND_TIMEOUT)
 800122e:	68a2      	ldr	r2, [r4, #8]
 8001230:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001234:	428a      	cmp	r2, r1
 8001236:	d107      	bne.n	8001248 <Echo_LED_Handle+0x34>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001238:	2300      	movs	r3, #0
 800123a:	7363      	strb	r3, [r4, #13]
	ECHO_LED_ON = false;
 800123c:	7023      	strb	r3, [r4, #0]
	Echo_LED_Off_All();
 800123e:	f7ff ff91 	bl	8001164 <Echo_LED_Green_Off>
		ECHO_LED_TIMED_OUT = true;
 8001242:	2301      	movs	r3, #1
 8001244:	7323      	strb	r3, [r4, #12]
}
 8001246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if (ECHO_LED_TIMEOUT_TICK < ECHO_LED_IND_TIMEOUT)
 8001248:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800124c:	428a      	cmp	r2, r1
 800124e:	d8fa      	bhi.n	8001246 <Echo_LED_Handle+0x32>
		ECHO_LED_TIMEOUT_TICK++;
 8001250:	3201      	adds	r2, #1
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001252:	4917      	ldr	r1, [pc, #92]	; (80012b0 <Echo_LED_Handle+0x9c>)
		ECHO_LED_TIMEOUT_TICK++;
 8001254:	60a2      	str	r2, [r4, #8]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001256:	2206      	movs	r2, #6
 8001258:	4353      	muls	r3, r2
 800125a:	18c8      	adds	r0, r1, r3
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 800125c:	f64f 76fd 	movw	r6, #65533	; 0xfffd
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001260:	8845      	ldrh	r5, [r0, #2]
			|| led_ind.off_time == ECHO_LED_STEADY_ON_TIME)
 8001262:	1e6a      	subs	r2, r5, #1
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 8001264:	b292      	uxth	r2, r2
 8001266:	42b2      	cmp	r2, r6
 8001268:	d8ed      	bhi.n	8001246 <Echo_LED_Handle+0x32>
	if (ECHO_LED_ON == false
 800126a:	7822      	ldrb	r2, [r4, #0]
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(ECHO_LED_CUR_STATE);
 800126c:	8886      	ldrh	r6, [r0, #4]
	if (ECHO_LED_ON == false
 800126e:	b14a      	cbz	r2, 8001284 <Echo_LED_Handle+0x70>
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.on_time)
 8001270:	f001 f9cc 	bl	800260c <HAL_GetTick>
 8001274:	6863      	ldr	r3, [r4, #4]
 8001276:	1ac0      	subs	r0, r0, r3
 8001278:	42b0      	cmp	r0, r6
 800127a:	d3e4      	bcc.n	8001246 <Echo_LED_Handle+0x32>
		Echo_LED_Off_All();
 800127c:	f7ff ff72 	bl	8001164 <Echo_LED_Green_Off>
		ECHO_LED_ON = false;
 8001280:	2300      	movs	r3, #0
 8001282:	e00a      	b.n	800129a <Echo_LED_Handle+0x86>
	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(ECHO_LED_CUR_STATE);
 8001284:	5ccf      	ldrb	r7, [r1, r3]
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.off_time)
 8001286:	f001 f9c1 	bl	800260c <HAL_GetTick>
 800128a:	6863      	ldr	r3, [r4, #4]
 800128c:	1ac0      	subs	r0, r0, r3
 800128e:	42a8      	cmp	r0, r5
 8001290:	d308      	bcc.n	80012a4 <Echo_LED_Handle+0x90>
		Echo_LED_CTRL(led_ind.led_colors);
 8001292:	4638      	mov	r0, r7
 8001294:	f7ff ff6e 	bl	8001174 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001298:	2301      	movs	r3, #1
		ECHO_LED_ON = false;
 800129a:	7023      	strb	r3, [r4, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 800129c:	f001 f9b6 	bl	800260c <HAL_GetTick>
 80012a0:	6060      	str	r0, [r4, #4]
 80012a2:	e7d0      	b.n	8001246 <Echo_LED_Handle+0x32>
	else if (ECHO_LED_ON == true
 80012a4:	7823      	ldrb	r3, [r4, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0cd      	beq.n	8001246 <Echo_LED_Handle+0x32>
 80012aa:	e7e1      	b.n	8001270 <Echo_LED_Handle+0x5c>
 80012ac:	20000258 	.word	0x20000258
 80012b0:	0800b2b4 	.word	0x0800b2b4

080012b4 <__io_putchar>:
#else 	/* Keil */
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80012b4:	b507      	push	{r0, r1, r2, lr}
	if (ch == '\n')
 80012b6:	280a      	cmp	r0, #10
{
 80012b8:	9001      	str	r0, [sp, #4]
	if (ch == '\n')
 80012ba:	d106      	bne.n	80012ca <__io_putchar+0x16>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) "\r", 1, 0xFFFF);
 80012bc:	4908      	ldr	r1, [pc, #32]	; (80012e0 <__io_putchar+0x2c>)
 80012be:	4809      	ldr	r0, [pc, #36]	; (80012e4 <__io_putchar+0x30>)
 80012c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012c4:	2201      	movs	r2, #1
 80012c6:	f004 fccb 	bl	8005c60 <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) &ch, 1, 0xFFFF);
 80012ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ce:	2201      	movs	r2, #1
 80012d0:	a901      	add	r1, sp, #4
 80012d2:	4804      	ldr	r0, [pc, #16]	; (80012e4 <__io_putchar+0x30>)
 80012d4:	f004 fcc4 	bl	8005c60 <HAL_UART_Transmit>
	return ch;
}
 80012d8:	9801      	ldr	r0, [sp, #4]
 80012da:	b003      	add	sp, #12
 80012dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80012e0:	0800b2c6 	.word	0x0800b2c6
 80012e4:	20000850 	.word	0x20000850

080012e8 <Echo_ShellPrint_Char>:

	ECHO_SHELL_UART->TDR = st_rcv_byte;
}

void Echo_ShellPrint_Char(uint8_t *data, uint16_t len)
{
 80012e8:	b538      	push	{r3, r4, r5, lr}
	uint16_t i;

	if (len == 0)
 80012ea:	b171      	cbz	r1, 800130a <Echo_ShellPrint_Char+0x22>
 80012ec:	3901      	subs	r1, #1
 80012ee:	1e45      	subs	r5, r0, #1
 80012f0:	fa10 f481 	uxtah	r4, r0, r1
		return;

	for (i = 0; i < len; i++)
	{
		ECHO_SHELL_PRINT(("%c", data[i]));
 80012f4:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80012f8:	f005 fcbc 	bl	8006c74 <putchar>
	for (i = 0; i < len; i++)
 80012fc:	42a5      	cmp	r5, r4
 80012fe:	d1f9      	bne.n	80012f4 <Echo_ShellPrint_Char+0xc>
	}

	ECHO_SHELL_PRINT(("\n"));
}
 8001300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ECHO_SHELL_PRINT(("\n"));
 8001304:	200a      	movs	r0, #10
 8001306:	f005 bcb5 	b.w	8006c74 <putchar>
}
 800130a:	bd38      	pop	{r3, r4, r5, pc}

0800130c <Echo_Print_Manual>:
/*
 * PIRNT MANUAL
 */
void Echo_Print_Manual()
{
	ECHO_SHELL_PRINT(("%s\n",help_manual));
 800130c:	4b01      	ldr	r3, [pc, #4]	; (8001314 <Echo_Print_Manual+0x8>)
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	f005 bd34 	b.w	8006d7c <puts>
 8001314:	20000000 	.word	0x20000000

08001318 <Echo_Print_Version>:

/*
 * PIRNT VERSION
 */
void Echo_Print_Version()
{
 8001318:	b500      	push	{lr}
 800131a:	b08b      	sub	sp, #44	; 0x2c
	char res_msg[40] =
 800131c:	2100      	movs	r1, #0
 800131e:	2224      	movs	r2, #36	; 0x24
 8001320:	a801      	add	r0, sp, #4
 8001322:	9100      	str	r1, [sp, #0]
 8001324:	f004 fe0c 	bl	8005f40 <memset>
	{ '\0', };

	sprintf(res_msg, "\r\nVERSION INFO: %s \r\n", ECHO_FW_VER);
 8001328:	4a05      	ldr	r2, [pc, #20]	; (8001340 <Echo_Print_Version+0x28>)
 800132a:	4906      	ldr	r1, [pc, #24]	; (8001344 <Echo_Print_Version+0x2c>)
 800132c:	4668      	mov	r0, sp
 800132e:	f005 fd33 	bl	8006d98 <siprintf>
	ECHO_SHELL_PRINT(("%s\n",res_msg));
 8001332:	4668      	mov	r0, sp
 8001334:	f005 fd22 	bl	8006d7c <puts>
}
 8001338:	b00b      	add	sp, #44	; 0x2c
 800133a:	f85d fb04 	ldr.w	pc, [sp], #4
 800133e:	bf00      	nop
 8001340:	0800b2c8 	.word	0x0800b2c8
 8001344:	0800b2d6 	.word	0x0800b2d6

08001348 <Echo_Shell_Input_Print>:

/*
 *  INPUT DATA PRINT
 */
void Echo_Shell_Input_Print()
{
 8001348:	b510      	push	{r4, lr}
	if (echo_uart2_rcv_byte != 0)
 800134a:	4c06      	ldr	r4, [pc, #24]	; (8001364 <Echo_Shell_Input_Print+0x1c>)
 800134c:	7823      	ldrb	r3, [r4, #0]
 800134e:	b13b      	cbz	r3, 8001360 <Echo_Shell_Input_Print+0x18>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1, 10);
 8001350:	230a      	movs	r3, #10
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <Echo_Shell_Input_Print+0x20>)
 8001354:	2201      	movs	r2, #1
 8001356:	4621      	mov	r1, r4
 8001358:	f004 fc82 	bl	8005c60 <HAL_UART_Transmit>
		echo_uart2_rcv_byte = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	7023      	strb	r3, [r4, #0]
	}
}
 8001360:	bd10      	pop	{r4, pc}
 8001362:	bf00      	nop
 8001364:	200004a4 	.word	0x200004a4
 8001368:	20000850 	.word	0x20000850

0800136c <Echo_Shell_Init>:
/**********************/

void Echo_Shell_Init(void)
{
 800136c:	b510      	push	{r4, lr}
	memset(SHELL_MSG_RCV_BUF, '\0', SHELL_MSG_RCV_BUF_SIZE);
 800136e:	4c05      	ldr	r4, [pc, #20]	; (8001384 <Echo_Shell_Init+0x18>)
 8001370:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001374:	2100      	movs	r1, #0
 8001376:	1c60      	adds	r0, r4, #1
 8001378:	f004 fde2 	bl	8005f40 <memset>
	SHELL_MSG_RCV_POS = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	7023      	strb	r3, [r4, #0]
}
 8001380:	bd10      	pop	{r4, pc}
 8001382:	bf00      	nop
 8001384:	20000268 	.word	0x20000268

08001388 <Echo_AdminCMD_Check>:

/*
 * CMD EXE >> ADMIN COMMAND CHECK
 */
void Echo_AdminCMD_Check(uint8_t *data, uint16_t len)
{
 8001388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800138a:	4e18      	ldr	r6, [pc, #96]	; (80013ec <Echo_AdminCMD_Check+0x64>)
 800138c:	4607      	mov	r7, r0
 800138e:	2500      	movs	r5, #0
	uint8_t admin_cmd_cnt;

	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
	{
		if (strncmp((const char*) data,
 8001390:	7932      	ldrb	r2, [r6, #4]
 8001392:	6831      	ldr	r1, [r6, #0]
 8001394:	4638      	mov	r0, r7
 8001396:	b2ec      	uxtb	r4, r5
 8001398:	f005 fd97 	bl	8006eca <strncmp>
 800139c:	b128      	cbz	r0, 80013aa <Echo_AdminCMD_Check+0x22>
	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
 800139e:	3501      	adds	r5, #1
 80013a0:	2d06      	cmp	r5, #6
 80013a2:	f106 0608 	add.w	r6, r6, #8
 80013a6:	d1f3      	bne.n	8001390 <Echo_AdminCMD_Check+0x8>
		break;

	default:
		break;
	}
}
 80013a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	switch (admin_cmd_cnt)
 80013aa:	1e63      	subs	r3, r4, #1
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	d804      	bhi.n	80013ba <Echo_AdminCMD_Check+0x32>
 80013b0:	e8df f003 	tbb	[pc, r3]
 80013b4:	130f0b07 	.word	0x130f0b07
 80013b8:	17          	.byte	0x17
 80013b9:	00          	.byte	0x00
}
 80013ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Set_FSM_State_Start();
 80013be:	f000 b8cd 	b.w	800155c <Echo_Set_FSM_State_Start>
}
 80013c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Set_FSM_State_Stop();
 80013c6:	f000 b8cf 	b.w	8001568 <Echo_Set_FSM_State_Stop>
}
 80013ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Flash_Write();
 80013ce:	f7ff be43 	b.w	8001058 <Echo_Flash_Write>
}
 80013d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Factory_Reset();
 80013d6:	f000 ba1f 	b.w	8001818 <Echo_Factory_Reset>
}
 80013da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Print_Manual();
 80013de:	f7ff bf95 	b.w	800130c <Echo_Print_Manual>
}
 80013e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Print_Version();
 80013e6:	f7ff bf97 	b.w	8001318 <Echo_Print_Version>
 80013ea:	bf00      	nop
 80013ec:	0800b5a4 	.word	0x0800b5a4

080013f0 <Echo_ParameterCMD_Check>:

/*
 * CMD EXE >> PARAMETER COMMAND CHECK
 */
void Echo_ParameterCMD_Check(uint8_t *data, uint16_t len)
{
 80013f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013f4:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8001470 <Echo_ParameterCMD_Check+0x80>
 80013f8:	4604      	mov	r4, r0
 80013fa:	460d      	mov	r5, r1
 80013fc:	2700      	movs	r7, #0
	uint8_t param_cmd_cnt = 0;

	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
	{
		if (strncmp((const char*) data,
 80013fe:	f898 2004 	ldrb.w	r2, [r8, #4]
 8001402:	f8d8 1000 	ldr.w	r1, [r8]
 8001406:	4620      	mov	r0, r4
 8001408:	b2fe      	uxtb	r6, r7
 800140a:	f005 fd5e 	bl	8006eca <strncmp>
 800140e:	b130      	cbz	r0, 800141e <Echo_ParameterCMD_Check+0x2e>
	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
 8001410:	3701      	adds	r7, #1
 8001412:	2f09      	cmp	r7, #9
 8001414:	f108 0808 	add.w	r8, r8, #8
 8001418:	d1f1      	bne.n	80013fe <Echo_ParameterCMD_Check+0xe>
		break;

	default:
		break;
	}
}
 800141a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (param_cmd_cnt)
 800141e:	1e73      	subs	r3, r6, #1
 8001420:	2b07      	cmp	r3, #7
 8001422:	d805      	bhi.n	8001430 <Echo_ParameterCMD_Check+0x40>
 8001424:	e8df f003 	tbb	[pc, r3]
 8001428:	1e18100a 	.word	0x1e18100a
 800142c:	1e1e1e1e 	.word	0x1e1e1e1e
		Echo_Set_DT(data, len);
 8001430:	4629      	mov	r1, r5
 8001432:	4620      	mov	r0, r4
}
 8001434:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_DT(data, len);
 8001438:	f000 ba2a 	b.w	8001890 <Echo_Set_DT>
		Echo_Set_PW(data, len);
 800143c:	4629      	mov	r1, r5
 800143e:	4620      	mov	r0, r4
}
 8001440:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_PW(data, len);
 8001444:	f000 ba34 	b.w	80018b0 <Echo_Set_PW>
		Echo_Set_FSM_State_Stop();
 8001448:	f000 f88e 	bl	8001568 <Echo_Set_FSM_State_Stop>
		Echo_Set_HZ(data, len);
 800144c:	4629      	mov	r1, r5
 800144e:	4620      	mov	r0, r4
}
 8001450:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_HZ(data, len);
 8001454:	f000 ba3c 	b.w	80018d0 <Echo_Set_HZ>
		Echo_Set_V_PW(data, len);
 8001458:	4629      	mov	r1, r5
 800145a:	4620      	mov	r0, r4
}
 800145c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_V_PW(data, len);
 8001460:	f000 b9c2 	b.w	80017e8 <Echo_Set_V_PW>
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 8001464:	1f30      	subs	r0, r6, #4
 8001466:	b2c0      	uxtb	r0, r0
}
 8001468:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 800146c:	f000 b970 	b.w	8001750 <Echo_Get_Res_Data>
 8001470:	0800b5d4 	.word	0x0800b5d4

08001474 <Echo_Shell_CMD_Handle>:
{
 8001474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 8001476:	4e2d      	ldr	r6, [pc, #180]	; (800152c <Echo_Shell_CMD_Handle+0xb8>)
 8001478:	4c2d      	ldr	r4, [pc, #180]	; (8001530 <Echo_Shell_CMD_Handle+0xbc>)
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 800147a:	4f2e      	ldr	r7, [pc, #184]	; (8001534 <Echo_Shell_CMD_Handle+0xc0>)
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 800147c:	482b      	ldr	r0, [pc, #172]	; (800152c <Echo_Shell_CMD_Handle+0xb8>)
 800147e:	f000 fb83 	bl	8001b88 <Echo_Uart2_Get_RCV_Q>
 8001482:	bb20      	cbnz	r0, 80014ce <Echo_Shell_CMD_Handle+0x5a>
	if (SHELL_MSG_RCV_POS > 0)
 8001484:	7823      	ldrb	r3, [r4, #0]
 8001486:	b183      	cbz	r3, 80014aa <Echo_Shell_CMD_Handle+0x36>
		if (HAL_GetTick() - SHELL_MSG_RCV_FLUSH_CHK_TIME
 8001488:	f001 f8c0 	bl	800260c <HAL_GetTick>
 800148c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8001490:	1ac0      	subs	r0, r0, r3
 8001492:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8001496:	d908      	bls.n	80014aa <Echo_Shell_CMD_Handle+0x36>
			ECHO_SHELL_PRINT(("BT_MSG: Flush timeout\n"));
 8001498:	4827      	ldr	r0, [pc, #156]	; (8001538 <Echo_Shell_CMD_Handle+0xc4>)
 800149a:	f005 fc6f 	bl	8006d7c <puts>
			ECHO_SHELL_PRINT_CHAR(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 800149e:	7821      	ldrb	r1, [r4, #0]
 80014a0:	4826      	ldr	r0, [pc, #152]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 80014a2:	f7ff ff21 	bl	80012e8 <Echo_ShellPrint_Char>
			Echo_Shell_Init();
 80014a6:	f7ff ff61 	bl	800136c <Echo_Shell_Init>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80014aa:	f000 f851 	bl	8001550 <Echo_Get_FSM_State>
 80014ae:	2802      	cmp	r0, #2
 80014b0:	d10c      	bne.n	80014cc <Echo_Shell_CMD_Handle+0x58>
		if (HAL_GetTick() - SHELL_MSG_RCV_HANDSHAKING_TIME
 80014b2:	f001 f8ab 	bl	800260c <HAL_GetTick>
 80014b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80014ba:	1ac0      	subs	r0, r0, r3
 80014bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80014c0:	4298      	cmp	r0, r3
 80014c2:	d903      	bls.n	80014cc <Echo_Shell_CMD_Handle+0x58>
			SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 80014c4:	f001 f8a2 	bl	800260c <HAL_GetTick>
 80014c8:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
}
 80014cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 80014ce:	f001 f89d 	bl	800260c <HAL_GetTick>
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 80014d2:	7833      	ldrb	r3, [r6, #0]
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 80014d4:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 80014d8:	2b23      	cmp	r3, #35	; 0x23
 80014da:	d002      	beq.n	80014e2 <Echo_Shell_CMD_Handle+0x6e>
 80014dc:	7822      	ldrb	r2, [r4, #0]
 80014de:	2a00      	cmp	r2, #0
 80014e0:	d0cc      	beq.n	800147c <Echo_Shell_CMD_Handle+0x8>
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 80014e2:	7825      	ldrb	r5, [r4, #0]
 80014e4:	1962      	adds	r2, r4, r5
			SHELL_MSG_RCV_POS++;
 80014e6:	3501      	adds	r5, #1
 80014e8:	b2ed      	uxtb	r5, r5
			if (st_byte == 13)
 80014ea:	2b0d      	cmp	r3, #13
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 80014ec:	7053      	strb	r3, [r2, #1]
			SHELL_MSG_RCV_POS++;
 80014ee:	7025      	strb	r5, [r4, #0]
			if (st_byte == 13)
 80014f0:	d1c4      	bne.n	800147c <Echo_Shell_CMD_Handle+0x8>
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 80014f2:	4812      	ldr	r0, [pc, #72]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 80014f4:	2204      	movs	r2, #4
 80014f6:	4639      	mov	r1, r7
 80014f8:	f005 fce7 	bl	8006eca <strncmp>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 80014fc:	b2ad      	uxth	r5, r5
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 80014fe:	b128      	cbz	r0, 800150c <Echo_Shell_CMD_Handle+0x98>
						|| strncmp((const char*) SHELL_MSG_RCV_BUF,
 8001500:	490f      	ldr	r1, [pc, #60]	; (8001540 <Echo_Shell_CMD_Handle+0xcc>)
 8001502:	480e      	ldr	r0, [pc, #56]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 8001504:	2204      	movs	r2, #4
 8001506:	f005 fce0 	bl	8006eca <strncmp>
 800150a:	b950      	cbnz	r0, 8001522 <Echo_Shell_CMD_Handle+0xae>
					Echo_ParameterCMD_Check(SHELL_MSG_RCV_BUF,
 800150c:	480b      	ldr	r0, [pc, #44]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 800150e:	4629      	mov	r1, r5
 8001510:	f7ff ff6e 	bl	80013f0 <Echo_ParameterCMD_Check>
				Echo_Shell_Init();
 8001514:	f7ff ff2a 	bl	800136c <Echo_Shell_Init>
				SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 8001518:	f001 f878 	bl	800260c <HAL_GetTick>
 800151c:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 8001520:	e7ac      	b.n	800147c <Echo_Shell_CMD_Handle+0x8>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 8001522:	4806      	ldr	r0, [pc, #24]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 8001524:	4629      	mov	r1, r5
 8001526:	f7ff ff2f 	bl	8001388 <Echo_AdminCMD_Check>
 800152a:	e7f3      	b.n	8001514 <Echo_Shell_CMD_Handle+0xa0>
 800152c:	20000374 	.word	0x20000374
 8001530:	20000268 	.word	0x20000268
 8001534:	0800b2ec 	.word	0x0800b2ec
 8001538:	0800b2f6 	.word	0x0800b2f6
 800153c:	20000269 	.word	0x20000269
 8001540:	0800b2f1 	.word	0x0800b2f1

08001544 <Echo_FSM_State_Init>:
		ECHO_SHELL_PRINT(("UNKNOWN ECHO STATE: %d\n", state));
#endif
		break;

	}
	ECHO_CUR_STATE = state;
 8001544:	4b01      	ldr	r3, [pc, #4]	; (800154c <Echo_FSM_State_Init+0x8>)
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
}
 800154a:	4770      	bx	lr
 800154c:	20000375 	.word	0x20000375

08001550 <Echo_Get_FSM_State>:
}
 8001550:	4b01      	ldr	r3, [pc, #4]	; (8001558 <Echo_Get_FSM_State+0x8>)
 8001552:	7818      	ldrb	r0, [r3, #0]
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000375 	.word	0x20000375

0800155c <Echo_Set_FSM_State_Start>:
	cur_state = ECHO_STATE_RUN;
 800155c:	4b01      	ldr	r3, [pc, #4]	; (8001564 <Echo_Set_FSM_State_Start+0x8>)
 800155e:	2202      	movs	r2, #2
 8001560:	701a      	strb	r2, [r3, #0]
}
 8001562:	4770      	bx	lr
 8001564:	20000004 	.word	0x20000004

08001568 <Echo_Set_FSM_State_Stop>:
	cur_state = ECHO_STATE_IDLE;
 8001568:	4b01      	ldr	r3, [pc, #4]	; (8001570 <Echo_Set_FSM_State_Stop+0x8>)
 800156a:	2201      	movs	r2, #1
 800156c:	701a      	strb	r2, [r3, #0]
}
 800156e:	4770      	bx	lr
 8001570:	20000004 	.word	0x20000004

08001574 <Echo_Set_FSM_State>:
	switch (state)
 8001574:	2802      	cmp	r0, #2
{
 8001576:	b510      	push	{r4, lr}
 8001578:	4604      	mov	r4, r0
	switch (state)
 800157a:	d007      	beq.n	800158c <Echo_Set_FSM_State+0x18>
 800157c:	2803      	cmp	r0, #3
 800157e:	d003      	beq.n	8001588 <Echo_Set_FSM_State+0x14>
 8001580:	2801      	cmp	r0, #1
 8001582:	d108      	bne.n	8001596 <Echo_Set_FSM_State+0x22>
		Echo_Stim_Stop();
 8001584:	f000 f9d8 	bl	8001938 <Echo_Stim_Stop>
		Echo_LED_StateSet(ECHO_LED_IDLE);
 8001588:	2001      	movs	r0, #1
 800158a:	e002      	b.n	8001592 <Echo_Set_FSM_State+0x1e>
		Echo_Stim_Start();
 800158c:	f000 f9fe 	bl	800198c <Echo_Stim_Start>
		Echo_LED_StateSet(ECHO_LED_RUN);
 8001590:	4620      	mov	r0, r4
		Echo_LED_StateSet(ECHO_LED_IDLE);
 8001592:	f7ff fe13 	bl	80011bc <Echo_LED_StateSet>
	ECHO_CUR_STATE = state;
 8001596:	4b01      	ldr	r3, [pc, #4]	; (800159c <Echo_Set_FSM_State+0x28>)
 8001598:	701c      	strb	r4, [r3, #0]
}
 800159a:	bd10      	pop	{r4, pc}
 800159c:	20000375 	.word	0x20000375

080015a0 <Echo_FSM_State_Handle>:
{
 80015a0:	b508      	push	{r3, lr}
	if (Echo_Btn_isHandled() == true)
 80015a2:	f7ff fd29 	bl	8000ff8 <Echo_Btn_isHandled>
 80015a6:	4b0e      	ldr	r3, [pc, #56]	; (80015e0 <Echo_FSM_State_Handle+0x40>)
 80015a8:	b138      	cbz	r0, 80015ba <Echo_FSM_State_Handle+0x1a>
		if (cur_state == ECHO_STATE_IDLE)
 80015aa:	781a      	ldrb	r2, [r3, #0]
 80015ac:	2a01      	cmp	r2, #1
 80015ae:	d10f      	bne.n	80015d0 <Echo_FSM_State_Handle+0x30>
			stop_flag = 0;
 80015b0:	4a0c      	ldr	r2, [pc, #48]	; (80015e4 <Echo_FSM_State_Handle+0x44>)
 80015b2:	2100      	movs	r1, #0
 80015b4:	7011      	strb	r1, [r2, #0]
			cur_state = ECHO_STATE_RUN;
 80015b6:	2202      	movs	r2, #2
			cur_state = ECHO_STATE_IDLE;
 80015b8:	701a      	strb	r2, [r3, #0]
	if (ECHO_CUR_STATE != cur_state)
 80015ba:	7818      	ldrb	r0, [r3, #0]
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <Echo_FSM_State_Handle+0x48>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	4283      	cmp	r3, r0
 80015c2:	d00b      	beq.n	80015dc <Echo_FSM_State_Handle+0x3c>
		Echo_Set_FSM_State(cur_state);
 80015c4:	f7ff ffd6 	bl	8001574 <Echo_Set_FSM_State>
}
 80015c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Echo_Btn_Handled_clear();
 80015cc:	f7ff bd1a 	b.w	8001004 <Echo_Btn_Handled_clear>
		else if (cur_state == ECHO_STATE_RUN)
 80015d0:	2a02      	cmp	r2, #2
 80015d2:	d1f2      	bne.n	80015ba <Echo_FSM_State_Handle+0x1a>
			stop_flag = 1;
 80015d4:	4903      	ldr	r1, [pc, #12]	; (80015e4 <Echo_FSM_State_Handle+0x44>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	700a      	strb	r2, [r1, #0]
 80015da:	e7ed      	b.n	80015b8 <Echo_FSM_State_Handle+0x18>
}
 80015dc:	bd08      	pop	{r3, pc}
 80015de:	bf00      	nop
 80015e0:	20000004 	.word	0x20000004
 80015e4:	20000376 	.word	0x20000376
 80015e8:	20000375 	.word	0x20000375

080015ec <ADC1_Conv_Waiting>:

#define ADC1_CONV_BUF									get_adc1_buf
uint16_t get_adc1_buf[ADC_CHK_CH_NUM];

static void ADC1_Conv_Waiting(void)
{
 80015ec:	b538      	push	{r3, r4, r5, lr}
	uint32_t wait_tick;

	wait_tick = HAL_GetTick();
 80015ee:	f001 f80d 	bl	800260c <HAL_GetTick>
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
 80015f2:	4d06      	ldr	r5, [pc, #24]	; (800160c <ADC1_Conv_Waiting+0x20>)
 80015f4:	4604      	mov	r4, r0
 80015f6:	682b      	ldr	r3, [r5, #0]
 80015f8:	071b      	lsls	r3, r3, #28
 80015fa:	d405      	bmi.n	8001608 <ADC1_Conv_Waiting+0x1c>

	while (LL_ADC_IsActiveFlag_EOS(ADC1) == 0
			&& (HAL_GetTick() - wait_tick < ADC_CONV_WAIT_TIME_MAX))
 80015fc:	f001 f806 	bl	800260c <HAL_GetTick>
 8001600:	1b03      	subs	r3, r0, r4
 8001602:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001606:	d3f6      	bcc.n	80015f6 <ADC1_Conv_Waiting+0xa>
		;;
}
 8001608:	bd38      	pop	{r3, r4, r5, pc}
 800160a:	bf00      	nop
 800160c:	50040000 	.word	0x50040000

08001610 <Echo_ADC1_Enable>:

void Echo_ADC1_Enable()
{
 8001610:	b510      	push	{r4, lr}
	// Enable ADC DMA
	HAL_ADC_IRQHandler(&hadc1);
 8001612:	4c0a      	ldr	r4, [pc, #40]	; (800163c <Echo_ADC1_Enable+0x2c>)
 8001614:	4620      	mov	r0, r4
 8001616:	f001 f909 	bl	800282c <HAL_ADC_IRQHandler>
	HAL_ADC_Start_IT(&hadc1);
 800161a:	4620      	mov	r0, r4
 800161c:	f001 fc8c 	bl	8002f38 <HAL_ADC_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF, ADC_CHK_CH_NUM);
 8001620:	4907      	ldr	r1, [pc, #28]	; (8001640 <Echo_ADC1_Enable+0x30>)
 8001622:	2202      	movs	r2, #2
 8001624:	4620      	mov	r0, r4
 8001626:	f001 fd2d 	bl	8003084 <HAL_ADC_Start_DMA>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800162a:	4620      	mov	r0, r4
 800162c:	217f      	movs	r1, #127	; 0x7f
 800162e:	f001 fddb 	bl	80031e8 <HAL_ADCEx_Calibration_Start>
	ADC1_Conv_Waiting();
}
 8001632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ADC1_Conv_Waiting();
 8001636:	f7ff bfd9 	b.w	80015ec <ADC1_Conv_Waiting>
 800163a:	bf00      	nop
 800163c:	200005ac 	.word	0x200005ac
 8001640:	20000378 	.word	0x20000378

08001644 <Echo_Start_ADC_Conv>:

void Echo_Start_ADC_Conv()
{
 8001644:	b508      	push	{r3, lr}
	HAL_ADC_IRQHandler(&hadc1);
 8001646:	480a      	ldr	r0, [pc, #40]	; (8001670 <Echo_Start_ADC_Conv+0x2c>)
 8001648:	f001 f8f0 	bl	800282c <HAL_ADC_IRQHandler>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF, ADC_CHK_CH_NUM);
 800164c:	2202      	movs	r2, #2
 800164e:	4909      	ldr	r1, [pc, #36]	; (8001674 <Echo_Start_ADC_Conv+0x30>)
 8001650:	4807      	ldr	r0, [pc, #28]	; (8001670 <Echo_Start_ADC_Conv+0x2c>)
 8001652:	f001 fd17 	bl	8003084 <HAL_ADC_Start_DMA>
  MODIFY_REG(ADCx->CR,
 8001656:	4a08      	ldr	r2, [pc, #32]	; (8001678 <Echo_Start_ADC_Conv+0x34>)
 8001658:	6893      	ldr	r3, [r2, #8]
 800165a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800165e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001662:	f043 0304 	orr.w	r3, r3, #4
 8001666:	6093      	str	r3, [r2, #8]

	LL_ADC_REG_StartConversion(ADC1);

	ADC1_Conv_Waiting();
}
 8001668:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ADC1_Conv_Waiting();
 800166c:	f7ff bfbe 	b.w	80015ec <ADC1_Conv_Waiting>
 8001670:	200005ac 	.word	0x200005ac
 8001674:	20000378 	.word	0x20000378
 8001678:	50040000 	.word	0x50040000

0800167c <Echo_Get_ADC_ConvVal>:

	for (i = 0; i < ADC_CHK_CH_NUM; i++)
	{
		//AUL_DEBUG_PRINT(("ADCVal[%d] = %u\n", i, ADCVal[i]));

		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 800167c:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <Echo_Get_ADC_ConvVal+0x44>)
 800167e:	eddf 5a11 	vldr	s11, [pc, #68]	; 80016c4 <Echo_Get_ADC_ConvVal+0x48>
 8001682:	881a      	ldrh	r2, [r3, #0]
		temp /= (float) ADC_MAX_VAL;
 8001684:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80016c8 <Echo_Get_ADC_ConvVal+0x4c>
		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 8001688:	ee07 2a10 	vmov	s14, r2
 800168c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001690:	ee27 7a25 	vmul.f32	s14, s14, s11
		temp /= (float) ADC_MAX_VAL;
 8001694:	eec7 6a06 	vdiv.f32	s13, s14, s12
		{
			temp *= (ADC_BAT_R1 + ADC_BAT_R2);
			temp /= ADC_BAT_R2;
		}
#endif
		con_val[i] = (uint16_t) temp;
 8001698:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800169c:	ee16 2a90 	vmov	r2, s13
 80016a0:	8002      	strh	r2, [r0, #0]
		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016a2:	885b      	ldrh	r3, [r3, #2]
 80016a4:	ee07 3a90 	vmov	s15, r3
 80016a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016ac:	ee67 7aa5 	vmul.f32	s15, s15, s11
		temp /= (float) ADC_MAX_VAL;
 80016b0:	ee87 7a86 	vdiv.f32	s14, s15, s12
		con_val[i] = (uint16_t) temp;
 80016b4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80016b8:	ee17 3a10 	vmov	r3, s14
 80016bc:	8043      	strh	r3, [r0, #2]
	}
}
 80016be:	4770      	bx	lr
 80016c0:	20000378 	.word	0x20000378
 80016c4:	453b8000 	.word	0x453b8000
 80016c8:	457ff000 	.word	0x457ff000

080016cc <Echo_Stepup_Handle>:

void Echo_Stepup_Handle(void)
{
 80016cc:	b513      	push	{r0, r1, r4, lr}
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80016ce:	f7ff ff3f 	bl	8001550 <Echo_Get_FSM_State>
 80016d2:	2802      	cmp	r0, #2
 80016d4:	d10f      	bne.n	80016f6 <Echo_Stepup_Handle+0x2a>
	{
		static uint32_t st_handle_tick = 0;
		uint16_t convVal[ADC_CHK_CH_NUM];

		if (HAL_GetTick() - st_handle_tick >= PWR_HANDLE_PERIOD)
 80016d6:	4c09      	ldr	r4, [pc, #36]	; (80016fc <Echo_Stepup_Handle+0x30>)
 80016d8:	f000 ff98 	bl	800260c <HAL_GetTick>
 80016dc:	6823      	ldr	r3, [r4, #0]
 80016de:	1ac0      	subs	r0, r0, r3
 80016e0:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 80016e4:	d307      	bcc.n	80016f6 <Echo_Stepup_Handle+0x2a>
		{
			st_handle_tick = HAL_GetTick();
 80016e6:	f000 ff91 	bl	800260c <HAL_GetTick>
 80016ea:	6020      	str	r0, [r4, #0]

			Echo_Start_ADC_Conv();
 80016ec:	f7ff ffaa 	bl	8001644 <Echo_Start_ADC_Conv>

			Echo_Get_ADC_ConvVal(convVal);
 80016f0:	a801      	add	r0, sp, #4
 80016f2:	f7ff ffc3 	bl	800167c <Echo_Get_ADC_ConvVal>
		}
	}

}
 80016f6:	b002      	add	sp, #8
 80016f8:	bd10      	pop	{r4, pc}
 80016fa:	bf00      	nop
 80016fc:	2000037c 	.word	0x2000037c

08001700 <HAL_TIM_PeriodElapsedCallback>:
	}
}
#endif

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001700:	b508      	push	{r3, lr}
	if (htim->Instance == TIM16)
 8001702:	6802      	ldr	r2, [r0, #0]
 8001704:	4b0e      	ldr	r3, [pc, #56]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001706:	429a      	cmp	r2, r3
 8001708:	d118      	bne.n	800173c <HAL_TIM_PeriodElapsedCallback+0x3c>
	{
		if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 800170a:	f7ff ff21 	bl	8001550 <Echo_Get_FSM_State>
 800170e:	2802      	cmp	r0, #2
 8001710:	d114      	bne.n	800173c <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			if (v_step_val < v_step_tv)
 8001712:	4a0c      	ldr	r2, [pc, #48]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001714:	490c      	ldr	r1, [pc, #48]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001716:	6813      	ldr	r3, [r2, #0]
 8001718:	6809      	ldr	r1, [r1, #0]
 800171a:	428b      	cmp	r3, r1
 800171c:	da05      	bge.n	800172a <HAL_TIM_PeriodElapsedCallback+0x2a>
			{
				v_step_val += 10;
 800171e:	330a      	adds	r3, #10
 8001720:	6013      	str	r3, [r2, #0]
			{
				HAL_TIM_Base_Stop_IT(&htim16);
			}
		}
	}
}
 8001722:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				Echo_Pulse_V_PW_Config();
 8001726:	f000 b8ef 	b.w	8001908 <Echo_Pulse_V_PW_Config>
			else if (v_step_val > v_step_tv)
 800172a:	dd01      	ble.n	8001730 <HAL_TIM_PeriodElapsedCallback+0x30>
				v_step_val = v_step_tv;
 800172c:	6011      	str	r1, [r2, #0]
 800172e:	e7f8      	b.n	8001722 <HAL_TIM_PeriodElapsedCallback+0x22>
			else if (v_step_val == v_step_tv)
 8001730:	d104      	bne.n	800173c <HAL_TIM_PeriodElapsedCallback+0x3c>
}
 8001732:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				HAL_TIM_Base_Stop_IT(&htim16);
 8001736:	4805      	ldr	r0, [pc, #20]	; (800174c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001738:	f003 b89e 	b.w	8004878 <HAL_TIM_Base_Stop_IT>
}
 800173c:	bd08      	pop	{r3, pc}
 800173e:	bf00      	nop
 8001740:	40014400 	.word	0x40014400
 8001744:	200004a0 	.word	0x200004a0
 8001748:	2000000c 	.word	0x2000000c
 800174c:	20000734 	.word	0x20000734

08001750 <Echo_Get_Res_Data>:

/*
 * DATA PRINTER
 * */
void Echo_Get_Res_Data(uint8_t select_msg)
{
 8001750:	b510      	push	{r4, lr}
 8001752:	b088      	sub	sp, #32
	char mes_head[11] =
 8001754:	2300      	movs	r3, #0
 8001756:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800175a:	f8cd 301b 	str.w	r3, [sp, #27]
	{ '\0', };
	strcpy((char*) mes_head,
 800175e:	4b1a      	ldr	r3, [pc, #104]	; (80017c8 <Echo_Get_Res_Data+0x78>)
{
 8001760:	4604      	mov	r4, r0
	strcpy((char*) mes_head,
 8001762:	f853 1030 	ldr.w	r1, [r3, r0, lsl #3]
 8001766:	a805      	add	r0, sp, #20
 8001768:	f005 fba7 	bl	8006eba <strcpy>
			(const char*) get_prm_cmd_str_table[select_msg].str);

	switch (select_msg)
 800176c:	2c04      	cmp	r4, #4
 800176e:	d80b      	bhi.n	8001788 <Echo_Get_Res_Data+0x38>
 8001770:	e8df f004 	tbb	[pc, r4]
 8001774:	18131003 	.word	0x18131003
 8001778:	1b          	.byte	0x1b
 8001779:	00          	.byte	0x00
	{
	case RESPONSE_DEADTIME:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 800177a:	4b14      	ldr	r3, [pc, #80]	; (80017cc <Echo_Get_Res_Data+0x7c>)
 800177c:	881b      	ldrh	r3, [r3, #0]
				pwm_param.dead_time);
		break;
	case RESPONSE_PULSEWIDTH:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 800177e:	4914      	ldr	r1, [pc, #80]	; (80017d0 <Echo_Get_Res_Data+0x80>)
 8001780:	aa05      	add	r2, sp, #20
 8001782:	4814      	ldr	r0, [pc, #80]	; (80017d4 <Echo_Get_Res_Data+0x84>)
 8001784:	f005 fb08 	bl	8006d98 <siprintf>
				pwm_param.pulse_width, pwm_param.pulse_freq, v_step_tv);
		break;
	default:
		break;
	}
	ECHO_SHELL_PRINT(("%s\r\n", res_msg));
 8001788:	4912      	ldr	r1, [pc, #72]	; (80017d4 <Echo_Get_Res_Data+0x84>)
 800178a:	4813      	ldr	r0, [pc, #76]	; (80017d8 <Echo_Get_Res_Data+0x88>)
 800178c:	f005 fa5a 	bl	8006c44 <iprintf>
}
 8001790:	b008      	add	sp, #32
 8001792:	bd10      	pop	{r4, pc}
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 8001794:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <Echo_Get_Res_Data+0x7c>)
 8001796:	885b      	ldrh	r3, [r3, #2]
 8001798:	e7f1      	b.n	800177e <Echo_Get_Res_Data+0x2e>
		sprintf((char*) res_msg, (const char*) "%s %d Hz\r\n\r\n", mes_head,
 800179a:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <Echo_Get_Res_Data+0x7c>)
 800179c:	490f      	ldr	r1, [pc, #60]	; (80017dc <Echo_Get_Res_Data+0x8c>)
 800179e:	889b      	ldrh	r3, [r3, #4]
 80017a0:	aa05      	add	r2, sp, #20
 80017a2:	e7ee      	b.n	8001782 <Echo_Get_Res_Data+0x32>
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 80017a4:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <Echo_Get_Res_Data+0x90>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	e7e9      	b.n	800177e <Echo_Get_Res_Data+0x2e>
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 80017aa:	4a0d      	ldr	r2, [pc, #52]	; (80017e0 <Echo_Get_Res_Data+0x90>)
				"VPW: %d us\r\n\r\n", mes_head, pwm_param.dead_time,
 80017ac:	4b07      	ldr	r3, [pc, #28]	; (80017cc <Echo_Get_Res_Data+0x7c>)
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 80017ae:	6812      	ldr	r2, [r2, #0]
 80017b0:	9202      	str	r2, [sp, #8]
 80017b2:	889a      	ldrh	r2, [r3, #4]
 80017b4:	9201      	str	r2, [sp, #4]
 80017b6:	885a      	ldrh	r2, [r3, #2]
 80017b8:	9200      	str	r2, [sp, #0]
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	4909      	ldr	r1, [pc, #36]	; (80017e4 <Echo_Get_Res_Data+0x94>)
 80017be:	4805      	ldr	r0, [pc, #20]	; (80017d4 <Echo_Get_Res_Data+0x84>)
 80017c0:	aa05      	add	r2, sp, #20
 80017c2:	f005 fae9 	bl	8006d98 <siprintf>
		break;
 80017c6:	e7df      	b.n	8001788 <Echo_Get_Res_Data+0x38>
 80017c8:	0800b6ec 	.word	0x0800b6ec
 80017cc:	20000398 	.word	0x20000398
 80017d0:	0800b61c 	.word	0x0800b61c
 80017d4:	2000039e 	.word	0x2000039e
 80017d8:	0800b66a 	.word	0x0800b66a
 80017dc:	0800b629 	.word	0x0800b629
 80017e0:	2000000c 	.word	0x2000000c
 80017e4:	0800b636 	.word	0x0800b636

080017e8 <Echo_Set_V_PW>:
{
 80017e8:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setVPW,%d%*[^\r]", &v_step_tv);
 80017ea:	4a08      	ldr	r2, [pc, #32]	; (800180c <Echo_Set_V_PW+0x24>)
 80017ec:	4908      	ldr	r1, [pc, #32]	; (8001810 <Echo_Set_V_PW+0x28>)
 80017ee:	f005 faf3 	bl	8006dd8 <siscanf>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80017f2:	f7ff fead 	bl	8001550 <Echo_Get_FSM_State>
 80017f6:	2802      	cmp	r0, #2
 80017f8:	d102      	bne.n	8001800 <Echo_Set_V_PW+0x18>
		HAL_TIM_Base_Start_IT(&htim16);
 80017fa:	4806      	ldr	r0, [pc, #24]	; (8001814 <Echo_Set_V_PW+0x2c>)
 80017fc:	f003 f812 	bl	8004824 <HAL_TIM_Base_Start_IT>
}
 8001800:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_VOLTAGE_PW);
 8001804:	2003      	movs	r0, #3
 8001806:	f7ff bfa3 	b.w	8001750 <Echo_Get_Res_Data>
 800180a:	bf00      	nop
 800180c:	2000000c 	.word	0x2000000c
 8001810:	0800b66f 	.word	0x0800b66f
 8001814:	20000734 	.word	0x20000734

08001818 <Echo_Factory_Reset>:
/*
 * FACTORY RESET
 * */
void Echo_Factory_Reset()
{
	pwm_param.dead_time = 20;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <Echo_Factory_Reset+0x1c>)
 800181a:	2214      	movs	r2, #20
 800181c:	801a      	strh	r2, [r3, #0]
	pwm_param.pulse_width = 1000;
 800181e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001822:	805a      	strh	r2, [r3, #2]
	pwm_param.pulse_freq = 100;
 8001824:	2264      	movs	r2, #100	; 0x64
 8001826:	809a      	strh	r2, [r3, #4]
	v_step_tv = VOLTAGE_STEP_TARGET_VALUE;
 8001828:	4b03      	ldr	r3, [pc, #12]	; (8001838 <Echo_Factory_Reset+0x20>)
 800182a:	f241 3288 	movw	r2, #5000	; 0x1388
 800182e:	601a      	str	r2, [r3, #0]
	Echo_Flash_Write();
 8001830:	f7ff bc12 	b.w	8001058 <Echo_Flash_Write>
 8001834:	20000398 	.word	0x20000398
 8001838:	2000000c 	.word	0x2000000c

0800183c <Echo_Pulse_Prm_Config>:
void Echo_Pulse_Prm_Config()
{

	/* HZ SETTING */
	uint32_t arr_data;
	arr_data = MASTER_ARR / pwm_param.pulse_freq;
 800183c:	4910      	ldr	r1, [pc, #64]	; (8001880 <Echo_Pulse_Prm_Config+0x44>)
 800183e:	4b11      	ldr	r3, [pc, #68]	; (8001884 <Echo_Pulse_Prm_Config+0x48>)
 8001840:	888a      	ldrh	r2, [r1, #4]
 8001842:	fbb3 f3f2 	udiv	r3, r3, r2
	TIM2->CNT = 0;
 8001846:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800184a:	2200      	movs	r2, #0
 800184c:	6242      	str	r2, [r0, #36]	; 0x24
	TIM2->ARR = arr_data - 1;

	/* PULSE and DEAD TIME SETTING */
	TIM2->CCR2 = ANODE_PULSE_TIME;
 800184e:	884a      	ldrh	r2, [r1, #2]
	TIM2->ARR = arr_data - 1;
 8001850:	3b01      	subs	r3, #1
 8001852:	62c3      	str	r3, [r0, #44]	; 0x2c
	TIM2->CCR2 = ANODE_PULSE_TIME;
 8001854:	f102 030a 	add.w	r3, r2, #10
 8001858:	6383      	str	r3, [r0, #56]	; 0x38
	cathode_pwm_arr[0] = CATHODE_PULSE_TIME0;
 800185a:	880b      	ldrh	r3, [r1, #0]
 800185c:	490a      	ldr	r1, [pc, #40]	; (8001888 <Echo_Pulse_Prm_Config+0x4c>)
 800185e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8001862:	f103 000a 	add.w	r0, r3, #10
 8001866:	6008      	str	r0, [r1, #0]
	cathode_pwm_arr[1] = CATHODE_PULSE_TIME1;
 8001868:	1a98      	subs	r0, r3, r2
 800186a:	6048      	str	r0, [r1, #4]
	current_ctrl_proc_arr[0] = CURRENT_CTRL_TIME0;
 800186c:	4907      	ldr	r1, [pc, #28]	; (800188c <Echo_Pulse_Prm_Config+0x50>)
	current_ctrl_proc_arr[1] = CURRENT_CTRL_TIME1;
	current_ctrl_proc_arr[2] = CURRENT_CTRL_TIME2;
 800186e:	3305      	adds	r3, #5
	current_ctrl_proc_arr[0] = CURRENT_CTRL_TIME0;
 8001870:	3205      	adds	r2, #5
	current_ctrl_proc_arr[1] = CURRENT_CTRL_TIME1;
 8001872:	3005      	adds	r0, #5
	current_ctrl_proc_arr[0] = CURRENT_CTRL_TIME0;
 8001874:	600a      	str	r2, [r1, #0]
	current_ctrl_proc_arr[1] = CURRENT_CTRL_TIME1;
 8001876:	6048      	str	r0, [r1, #4]
	current_ctrl_proc_arr[2] = CURRENT_CTRL_TIME2;
 8001878:	608b      	str	r3, [r1, #8]
	current_ctrl_proc_arr[3] = CURRENT_CTRL_TIME3;
 800187a:	2305      	movs	r3, #5
 800187c:	60cb      	str	r3, [r1, #12]
}
 800187e:	4770      	bx	lr
 8001880:	20000398 	.word	0x20000398
 8001884:	000f4240 	.word	0x000f4240
 8001888:	20000380 	.word	0x20000380
 800188c:	20000388 	.word	0x20000388

08001890 <Echo_Set_DT>:
{
 8001890:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setDT,%hd%*[^\r]",
 8001892:	4a05      	ldr	r2, [pc, #20]	; (80018a8 <Echo_Set_DT+0x18>)
 8001894:	4905      	ldr	r1, [pc, #20]	; (80018ac <Echo_Set_DT+0x1c>)
 8001896:	f005 fa9f 	bl	8006dd8 <siscanf>
	Echo_Pulse_Prm_Config();
 800189a:	f7ff ffcf 	bl	800183c <Echo_Pulse_Prm_Config>
}
 800189e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_DEADTIME);
 80018a2:	2000      	movs	r0, #0
 80018a4:	f7ff bf54 	b.w	8001750 <Echo_Get_Res_Data>
 80018a8:	20000398 	.word	0x20000398
 80018ac:	0800b680 	.word	0x0800b680

080018b0 <Echo_Set_PW>:
{
 80018b0:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setPW,%hd%*[^\r]",
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <Echo_Set_PW+0x18>)
 80018b4:	4905      	ldr	r1, [pc, #20]	; (80018cc <Echo_Set_PW+0x1c>)
 80018b6:	f005 fa8f 	bl	8006dd8 <siscanf>
	Echo_Pulse_Prm_Config();
 80018ba:	f7ff ffbf 	bl	800183c <Echo_Pulse_Prm_Config>
}
 80018be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_PULSEWIDTH);
 80018c2:	2001      	movs	r0, #1
 80018c4:	f7ff bf44 	b.w	8001750 <Echo_Get_Res_Data>
 80018c8:	2000039a 	.word	0x2000039a
 80018cc:	0800b691 	.word	0x0800b691

080018d0 <Echo_Set_HZ>:
{
 80018d0:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setHZ,%hd%*[^\r]",
 80018d2:	4a0b      	ldr	r2, [pc, #44]	; (8001900 <Echo_Set_HZ+0x30>)
 80018d4:	490b      	ldr	r1, [pc, #44]	; (8001904 <Echo_Set_HZ+0x34>)
 80018d6:	f005 fa7f 	bl	8006dd8 <siscanf>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80018da:	f7ff fe39 	bl	8001550 <Echo_Get_FSM_State>
 80018de:	2802      	cmp	r0, #2
 80018e0:	d10a      	bne.n	80018f8 <Echo_Set_HZ+0x28>
		Echo_Set_FSM_State_Stop();
 80018e2:	f7ff fe41 	bl	8001568 <Echo_Set_FSM_State_Stop>
		Echo_Pulse_Prm_Config();
 80018e6:	f7ff ffa9 	bl	800183c <Echo_Pulse_Prm_Config>
		Echo_Set_FSM_State_Start();
 80018ea:	f7ff fe37 	bl	800155c <Echo_Set_FSM_State_Start>
}
 80018ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_FREQUENCY);
 80018f2:	2002      	movs	r0, #2
 80018f4:	f7ff bf2c 	b.w	8001750 <Echo_Get_Res_Data>
		Echo_Pulse_Prm_Config();
 80018f8:	f7ff ffa0 	bl	800183c <Echo_Pulse_Prm_Config>
 80018fc:	e7f7      	b.n	80018ee <Echo_Set_HZ+0x1e>
 80018fe:	bf00      	nop
 8001900:	2000039c 	.word	0x2000039c
 8001904:	0800b6a2 	.word	0x0800b6a2

08001908 <Echo_Pulse_V_PW_Config>:
/*
 * STEP UP PWM VALUE WRITE TO REGISTOR
 * */
void Echo_Pulse_V_PW_Config()
{
	TIM1->CCR1 = v_step_val;
 8001908:	4b02      	ldr	r3, [pc, #8]	; (8001914 <Echo_Pulse_V_PW_Config+0xc>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4b02      	ldr	r3, [pc, #8]	; (8001918 <Echo_Pulse_V_PW_Config+0x10>)
 800190e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	200004a0 	.word	0x200004a0
 8001918:	40012c00 	.word	0x40012c00

0800191c <Echo_StepUP_Stop>:

/*
 * Stimulation Voltage Setting Start AND Stop
 * */
void Echo_StepUP_Stop()
{
 800191c:	b508      	push	{r3, lr}
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800191e:	4804      	ldr	r0, [pc, #16]	; (8001930 <Echo_StepUP_Stop+0x14>)
 8001920:	2100      	movs	r1, #0
 8001922:	f003 fb7d 	bl	8005020 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim16);
}
 8001926:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop_IT(&htim16);
 800192a:	4802      	ldr	r0, [pc, #8]	; (8001934 <Echo_StepUP_Stop+0x18>)
 800192c:	f002 bfa4 	b.w	8004878 <HAL_TIM_Base_Stop_IT>
 8001930:	200006e8 	.word	0x200006e8
 8001934:	20000734 	.word	0x20000734

08001938 <Echo_Stim_Stop>:
{
 8001938:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2); // ANODE
 800193a:	4c08      	ldr	r4, [pc, #32]	; (800195c <Echo_Stim_Stop+0x24>)
 800193c:	2104      	movs	r1, #4
 800193e:	4620      	mov	r0, r4
 8001940:	f003 fb6e 	bl	8005020 <HAL_TIM_PWM_Stop>
	HAL_TIM_OC_Stop_DMA(&htim2, TIM_CHANNEL_1); // CURRENT
 8001944:	2100      	movs	r1, #0
 8001946:	4620      	mov	r0, r4
 8001948:	f003 fc54 	bl	80051f4 <HAL_TIM_OC_Stop_DMA>
	HAL_TIM_OC_Stop_DMA(&htim2, TIM_CHANNEL_4); // CATHODE
 800194c:	4620      	mov	r0, r4
 800194e:	210c      	movs	r1, #12
 8001950:	f003 fc50 	bl	80051f4 <HAL_TIM_OC_Stop_DMA>
}
 8001954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Echo_StepUP_Stop();
 8001958:	f7ff bfe0 	b.w	800191c <Echo_StepUP_Stop>
 800195c:	20000780 	.word	0x20000780

08001960 <Echo_StepUP_Start>:

void Echo_StepUP_Start()
{
 8001960:	b508      	push	{r3, lr}
	TIM1->CCR1 = v_step_val;
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <Echo_StepUP_Start+0x1c>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001964:	4806      	ldr	r0, [pc, #24]	; (8001980 <Echo_StepUP_Start+0x20>)
	TIM1->CCR1 = v_step_val;
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <Echo_StepUP_Start+0x24>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800196a:	2100      	movs	r1, #0
	TIM1->CCR1 = v_step_val;
 800196c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800196e:	f003 fb07 	bl	8004f80 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim16);
}
 8001972:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start_IT(&htim16);
 8001976:	4804      	ldr	r0, [pc, #16]	; (8001988 <Echo_StepUP_Start+0x28>)
 8001978:	f002 bf54 	b.w	8004824 <HAL_TIM_Base_Start_IT>
 800197c:	200004a0 	.word	0x200004a0
 8001980:	200006e8 	.word	0x200006e8
 8001984:	40012c00 	.word	0x40012c00
 8001988:	20000734 	.word	0x20000734

0800198c <Echo_Stim_Start>:
{
 800198c:	b530      	push	{r4, r5, lr}
	TIM_MasterConfigTypeDef sMasterConfig =
 800198e:	2500      	movs	r5, #0
{
 8001990:	b08b      	sub	sp, #44	; 0x2c
	htim2.Instance = TIM2;
 8001992:	4c3f      	ldr	r4, [pc, #252]	; (8001a90 <Echo_Stim_Start+0x104>)
	TIM_MasterConfigTypeDef sMasterConfig =
 8001994:	9502      	str	r5, [sp, #8]
	TIM_OC_InitTypeDef sConfigOC =
 8001996:	221c      	movs	r2, #28
 8001998:	4629      	mov	r1, r5
 800199a:	a803      	add	r0, sp, #12
	TIM_MasterConfigTypeDef sMasterConfig =
 800199c:	e9cd 5500 	strd	r5, r5, [sp]
	TIM_OC_InitTypeDef sConfigOC =
 80019a0:	f004 face 	bl	8005f40 <memset>
	htim2.Init.Prescaler = 79;
 80019a4:	234f      	movs	r3, #79	; 0x4f
 80019a6:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
 80019aa:	e9c4 c300 	strd	ip, r3, [r4]
	htim2.Init.Period = 9999;
 80019ae:	f242 730f 	movw	r3, #9999	; 0x270f
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b2:	e9c4 3503 	strd	r3, r5, [r4, #12]
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80019b6:	4620      	mov	r0, r4
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019b8:	2380      	movs	r3, #128	; 0x80
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ba:	60a5      	str	r5, [r4, #8]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019bc:	61a3      	str	r3, [r4, #24]
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80019be:	f003 f911 	bl	8004be4 <HAL_TIM_OC_Init>
 80019c2:	b108      	cbz	r0, 80019c8 <Echo_Stim_Start+0x3c>
		Error_Handler();
 80019c4:	f000 fb34 	bl	8002030 <Error_Handler>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019c8:	4831      	ldr	r0, [pc, #196]	; (8001a90 <Echo_Stim_Start+0x104>)
 80019ca:	f003 f93b 	bl	8004c44 <HAL_TIM_PWM_Init>
 80019ce:	b108      	cbz	r0, 80019d4 <Echo_Stim_Start+0x48>
		Error_Handler();
 80019d0:	f000 fb2e 	bl	8002030 <Error_Handler>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d4:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019d6:	482e      	ldr	r0, [pc, #184]	; (8001a90 <Echo_Stim_Start+0x104>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d8:	9300      	str	r3, [sp, #0]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019da:	4669      	mov	r1, sp
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019dc:	9302      	str	r3, [sp, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019de:	f003 fc7f 	bl	80052e0 <HAL_TIMEx_MasterConfigSynchronization>
 80019e2:	b108      	cbz	r0, 80019e8 <Echo_Stim_Start+0x5c>
		Error_Handler();
 80019e4:	f000 fb24 	bl	8002030 <Error_Handler>
	sConfigOC.Pulse = 5;
 80019e8:	2030      	movs	r0, #48	; 0x30
 80019ea:	2305      	movs	r3, #5
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019ec:	2200      	movs	r2, #0
	sConfigOC.Pulse = 5;
 80019ee:	e9cd 0303 	strd	r0, r3, [sp, #12]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019f2:	a903      	add	r1, sp, #12
 80019f4:	4826      	ldr	r0, [pc, #152]	; (8001a90 <Echo_Stim_Start+0x104>)
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019f6:	9205      	str	r2, [sp, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019f8:	9207      	str	r2, [sp, #28]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019fa:	f003 f98b 	bl	8004d14 <HAL_TIM_OC_ConfigChannel>
 80019fe:	b108      	cbz	r0, 8001a04 <Echo_Stim_Start+0x78>
		Error_Handler();
 8001a00:	f000 fb16 	bl	8002030 <Error_Handler>
	sConfigOC.Pulse = 1010;
 8001a04:	2160      	movs	r1, #96	; 0x60
 8001a06:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8001a0a:	e9cd 1303 	strd	r1, r3, [sp, #12]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a0e:	4820      	ldr	r0, [pc, #128]	; (8001a90 <Echo_Stim_Start+0x104>)
 8001a10:	2204      	movs	r2, #4
 8001a12:	a903      	add	r1, sp, #12
 8001a14:	f003 f9b2 	bl	8004d7c <HAL_TIM_PWM_ConfigChannel>
 8001a18:	b108      	cbz	r0, 8001a1e <Echo_Stim_Start+0x92>
		Error_Handler();
 8001a1a:	f000 fb09 	bl	8002030 <Error_Handler>
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8001a1e:	6822      	ldr	r2, [r4, #0]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a20:	481b      	ldr	r0, [pc, #108]	; (8001a90 <Echo_Stim_Start+0x104>)
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8001a22:	6993      	ldr	r3, [r2, #24]
 8001a24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a28:	6193      	str	r3, [r2, #24]
	sConfigOC.Pulse = 1040;
 8001a2a:	2230      	movs	r2, #48	; 0x30
 8001a2c:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8001a30:	e9cd 2303 	strd	r2, r3, [sp, #12]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a34:	220c      	movs	r2, #12
 8001a36:	eb0d 0102 	add.w	r1, sp, r2
 8001a3a:	f003 f96b 	bl	8004d14 <HAL_TIM_OC_ConfigChannel>
 8001a3e:	b108      	cbz	r0, 8001a44 <Echo_Stim_Start+0xb8>
		Error_Handler();
 8001a40:	f000 faf6 	bl	8002030 <Error_Handler>
	HAL_TIM_MspPostInit(&htim2);
 8001a44:	4812      	ldr	r0, [pc, #72]	; (8001a90 <Echo_Stim_Start+0x104>)
 8001a46:	f000 fbfb 	bl	8002240 <HAL_TIM_MspPostInit>
	Echo_Pulse_Prm_Config();
 8001a4a:	f7ff fef7 	bl	800183c <Echo_Pulse_Prm_Config>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // PA1 TIM2 CH_2 ANODE
 8001a4e:	2104      	movs	r1, #4
 8001a50:	480f      	ldr	r0, [pc, #60]	; (8001a90 <Echo_Stim_Start+0x104>)
 8001a52:	f003 fa95 	bl	8004f80 <HAL_TIM_PWM_Start>
	HAL_TIM_OC_Start_DMA(&htim2, TIM_CHANNEL_1,
 8001a56:	4a0f      	ldr	r2, [pc, #60]	; (8001a94 <Echo_Stim_Start+0x108>)
 8001a58:	480d      	ldr	r0, [pc, #52]	; (8001a90 <Echo_Stim_Start+0x104>)
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	f003 fae1 	bl	8005024 <HAL_TIM_OC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch1, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 8001a62:	4b0d      	ldr	r3, [pc, #52]	; (8001a98 <Echo_Stim_Start+0x10c>)
	HAL_TIM_OC_Start_DMA(&htim2, TIM_CHANNEL_4, (uint32_t*) cathode_pwm_arr, 2); // PA3 TIM2 CH_4 CATHODE
 8001a64:	480a      	ldr	r0, [pc, #40]	; (8001a90 <Echo_Stim_Start+0x104>)
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch1, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	6813      	ldr	r3, [r2, #0]
 8001a6a:	f023 0306 	bic.w	r3, r3, #6
 8001a6e:	6013      	str	r3, [r2, #0]
	HAL_TIM_OC_Start_DMA(&htim2, TIM_CHANNEL_4, (uint32_t*) cathode_pwm_arr, 2); // PA3 TIM2 CH_4 CATHODE
 8001a70:	210c      	movs	r1, #12
 8001a72:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <Echo_Stim_Start+0x110>)
 8001a74:	2302      	movs	r3, #2
 8001a76:	f003 fad5 	bl	8005024 <HAL_TIM_OC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch2_ch4, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 8001a7a:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <Echo_Stim_Start+0x114>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	6813      	ldr	r3, [r2, #0]
 8001a80:	f023 0306 	bic.w	r3, r3, #6
 8001a84:	6013      	str	r3, [r2, #0]
	Echo_StepUP_Start();
 8001a86:	f7ff ff6b 	bl	8001960 <Echo_StepUP_Start>
}
 8001a8a:	b00b      	add	sp, #44	; 0x2c
 8001a8c:	bd30      	pop	{r4, r5, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000780 	.word	0x20000780
 8001a94:	20000388 	.word	0x20000388
 8001a98:	20000658 	.word	0x20000658
 8001a9c:	20000380 	.word	0x20000380
 8001aa0:	200006a0 	.word	0x200006a0

08001aa4 <Echo_PCI_State_Init>:
	MX_TIM6_Init();
}
/**********************/

void Echo_PCI_State_Init()
{
 8001aa4:	b500      	push	{lr}
	HAL_Delay(200);
 8001aa6:	20c8      	movs	r0, #200	; 0xc8
{
 8001aa8:	b08f      	sub	sp, #60	; 0x3c
	HAL_Delay(200);
 8001aaa:	f000 fdb5 	bl	8002618 <HAL_Delay>
	char res_msg[55] =
 8001aae:	2100      	movs	r1, #0
 8001ab0:	2233      	movs	r2, #51	; 0x33
 8001ab2:	a801      	add	r0, sp, #4
 8001ab4:	9100      	str	r1, [sp, #0]
 8001ab6:	f004 fa43 	bl	8005f40 <memset>
	{ '\0', };
	// FLASH READ
	if (Echo_Flash_Read() != HAL_OK)
 8001aba:	f7ff fb3f 	bl	800113c <Echo_Flash_Read>
 8001abe:	b158      	cbz	r0, 8001ad8 <Echo_PCI_State_Init+0x34>
	{
		pwm_param.dead_time = 20;
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <Echo_PCI_State_Init+0x6c>)
 8001ac2:	2214      	movs	r2, #20
 8001ac4:	801a      	strh	r2, [r3, #0]
		pwm_param.pulse_width = 1000;
 8001ac6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001aca:	805a      	strh	r2, [r3, #2]
		pwm_param.pulse_freq = 100;
 8001acc:	2264      	movs	r2, #100	; 0x64
 8001ace:	809a      	strh	r2, [r3, #4]
		v_step_tv = 5000;
 8001ad0:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <Echo_PCI_State_Init+0x70>)
 8001ad2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ad6:	601a      	str	r2, [r3, #0]
	}

	Echo_Print_Version();
 8001ad8:	f7ff fc1e 	bl	8001318 <Echo_Print_Version>
	sprintf((char*) res_msg, (const char*) "Echo_PCI_State_Init()\r\n"
 8001adc:	f002 fc82 	bl	80043e4 <HAL_RCC_GetHCLKFreq>
 8001ae0:	490d      	ldr	r1, [pc, #52]	; (8001b18 <Echo_PCI_State_Init+0x74>)
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	4668      	mov	r0, sp
 8001ae6:	f005 f957 	bl	8006d98 <siprintf>
			"SYSTEM CLOCK : %lu Hz\r\n", HAL_RCC_GetHCLKFreq());

	ECHO_SHELL_PRINT(("%s\n", res_msg));
 8001aea:	4668      	mov	r0, sp
 8001aec:	f005 f946 	bl	8006d7c <puts>
	Echo_ADC1_Enable();
 8001af0:	f7ff fd8e 	bl	8001610 <Echo_ADC1_Enable>
	Echo_Print_Manual();
 8001af4:	f7ff fc0a 	bl	800130c <Echo_Print_Manual>
	Echo_LED_Init();
 8001af8:	f7ff fb4a 	bl	8001190 <Echo_LED_Init>
	Echo_FSM_State_Init();
 8001afc:	f7ff fd22 	bl	8001544 <Echo_FSM_State_Init>
	Echo_Shell_Init();
 8001b00:	f7ff fc34 	bl	800136c <Echo_Shell_Init>
	Echo_Uart2_INTERRUPT_ENA();
 8001b04:	f000 f80a 	bl	8001b1c <Echo_Uart2_INTERRUPT_ENA>
}
 8001b08:	b00f      	add	sp, #60	; 0x3c
 8001b0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b0e:	bf00      	nop
 8001b10:	20000398 	.word	0x20000398
 8001b14:	2000000c 	.word	0x2000000c
 8001b18:	0800b714 	.word	0x0800b714

08001b1c <Echo_Uart2_INTERRUPT_ENA>:

/*
 * UART2 INTERRUPT ENABLE
 * */
void Echo_Uart2_INTERRUPT_ENA(void)
{
 8001b1c:	b510      	push	{r4, lr}
	/* Clear state REGs */
	ECHO_USART2_STATE_RESET();
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001b1e:	4c08      	ldr	r4, [pc, #32]	; (8001b40 <Echo_Uart2_INTERRUPT_ENA+0x24>)
	ECHO_USART2_STATE_RESET();
 8001b20:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <Echo_Uart2_INTERRUPT_ENA+0x28>)
 8001b22:	2200      	movs	r2, #0
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001b24:	4620      	mov	r0, r4
	ECHO_USART2_STATE_RESET();
 8001b26:	801a      	strh	r2, [r3, #0]
 8001b28:	805a      	strh	r2, [r3, #2]
 8001b2a:	809a      	strh	r2, [r3, #4]
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001b2c:	f003 fc80 	bl	8005430 <HAL_UART_AbortReceive_IT>
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001b30:	4620      	mov	r0, r4
 8001b32:	4905      	ldr	r1, [pc, #20]	; (8001b48 <Echo_Uart2_INTERRUPT_ENA+0x2c>)
}
 8001b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f004 b9ad 	b.w	8005e98 <HAL_UART_Receive_IT>
 8001b3e:	bf00      	nop
 8001b40:	20000850 	.word	0x20000850
 8001b44:	200004a6 	.word	0x200004a6
 8001b48:	200004a4 	.word	0x200004a4

08001b4c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if (huart->Instance == USART1)
	{
	}
	else if (huart->Instance == USART2)
 8001b4c:	6802      	ldr	r2, [r0, #0]
 8001b4e:	4b0a      	ldr	r3, [pc, #40]	; (8001b78 <HAL_UART_RxCpltCallback+0x2c>)
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d10b      	bne.n	8001b6c <HAL_UART_RxCpltCallback+0x20>
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001b54:	4a09      	ldr	r2, [pc, #36]	; (8001b7c <HAL_UART_RxCpltCallback+0x30>)
	{
		Echo_Uart2_RCV_Q_Put_INLINE(echo_uart2_rcv_byte);
 8001b56:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <HAL_UART_RxCpltCallback+0x34>)
 8001b58:	7819      	ldrb	r1, [r3, #0]
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001b5a:	8853      	ldrh	r3, [r2, #2]
 8001b5c:	3301      	adds	r3, #1
			% ECHO_USART2_RCV_Q_SIZE;
 8001b5e:	b2db      	uxtb	r3, r3
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001b60:	8053      	strh	r3, [r2, #2]
	echo_uart2_state.queue[echo_uart2_state.q_rear] = item;
 8001b62:	4413      	add	r3, r2
 8001b64:	7199      	strb	r1, [r3, #6]
	echo_uart2_state.item_num++;
 8001b66:	8893      	ldrh	r3, [r2, #4]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	8093      	strh	r3, [r2, #4]
	}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001b6c:	4904      	ldr	r1, [pc, #16]	; (8001b80 <HAL_UART_RxCpltCallback+0x34>)
 8001b6e:	4805      	ldr	r0, [pc, #20]	; (8001b84 <HAL_UART_RxCpltCallback+0x38>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	f004 b991 	b.w	8005e98 <HAL_UART_Receive_IT>
 8001b76:	bf00      	nop
 8001b78:	40004400 	.word	0x40004400
 8001b7c:	200004a6 	.word	0x200004a6
 8001b80:	200004a4 	.word	0x200004a4
 8001b84:	20000850 	.word	0x20000850

08001b88 <Echo_Uart2_Get_RCV_Q>:
}
/**********************/

bool Echo_Uart2_Get_RCV_Q(uint8_t *item)
{
 8001b88:	b510      	push	{r4, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("aulUsart1GetRcvQ()\n"));
#endif
	data_valid = false;

	if (echo_uart2_state.item_num > 0)
 8001b8a:	4c0b      	ldr	r4, [pc, #44]	; (8001bb8 <Echo_Uart2_Get_RCV_Q+0x30>)
 8001b8c:	88a3      	ldrh	r3, [r4, #4]
 8001b8e:	b18b      	cbz	r3, 8001bb4 <Echo_Uart2_Get_RCV_Q+0x2c>
	{
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001b90:	8823      	ldrh	r3, [r4, #0]
 8001b92:	3301      	adds	r3, #1
				% ECHO_USART2_RCV_Q_SIZE;
 8001b94:	b2db      	uxtb	r3, r3
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001b96:	8023      	strh	r3, [r4, #0]
		*item = echo_uart2_state.queue[echo_uart2_state.q_front];
 8001b98:	4423      	add	r3, r4
 8001b9a:	799b      	ldrb	r3, [r3, #6]
 8001b9c:	7003      	strb	r3, [r0, #0]

		ECHO_USART2_MUTEX_LOCK
 8001b9e:	2026      	movs	r0, #38	; 0x26
 8001ba0:	f001 fc26 	bl	80033f0 <HAL_NVIC_DisableIRQ>
		;

		echo_uart2_state.item_num--;
 8001ba4:	88a3      	ldrh	r3, [r4, #4]

		ECHO_USART2_MUTEX_UNLOCK
 8001ba6:	2026      	movs	r0, #38	; 0x26
		echo_uart2_state.item_num--;
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	80a3      	strh	r3, [r4, #4]
		ECHO_USART2_MUTEX_UNLOCK
 8001bac:	f001 fc12 	bl	80033d4 <HAL_NVIC_EnableIRQ>
		;

		data_valid = true;
 8001bb0:	2001      	movs	r0, #1
	}
	return data_valid;
}
 8001bb2:	bd10      	pop	{r4, pc}
	data_valid = false;
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	e7fc      	b.n	8001bb2 <Echo_Uart2_Get_RCV_Q+0x2a>
 8001bb8:	200004a6 	.word	0x200004a6

08001bbc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001bbc:	b530      	push	{r4, r5, lr}
 8001bbe:	b097      	sub	sp, #92	; 0x5c
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001bc0:	2244      	movs	r2, #68	; 0x44
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	a805      	add	r0, sp, #20
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001bc6:	2514      	movs	r5, #20
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001bc8:	f004 f9ba 	bl	8005f40 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001bcc:	462a      	mov	r2, r5
 8001bce:	2100      	movs	r1, #0
 8001bd0:	4668      	mov	r0, sp
 8001bd2:	f004 f9b5 	bl	8005f40 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bd6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bda:	f001 ffbd 	bl	8003b58 <HAL_PWREx_ControlVoltageScaling>
 8001bde:	4604      	mov	r4, r0
 8001be0:	b108      	cbz	r0, 8001be6 <SystemClock_Config+0x2a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001be2:	b672      	cpsid	i
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001be4:	e7fe      	b.n	8001be4 <SystemClock_Config+0x28>
	HAL_PWR_EnableBkUpAccess();
 8001be6:	f001 ffa7 	bl	8003b38 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001bea:	4a17      	ldr	r2, [pc, #92]	; (8001c48 <SystemClock_Config+0x8c>)
 8001bec:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001bf0:	f023 0318 	bic.w	r3, r3, #24
 8001bf4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001bf8:	2260      	movs	r2, #96	; 0x60
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001bfa:	2301      	movs	r3, #1
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001bfc:	920e      	str	r2, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bfe:	2202      	movs	r2, #2
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001c00:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001c04:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001c08:	9307      	str	r3, [sp, #28]
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001c0a:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c0c:	a805      	add	r0, sp, #20
	RCC_OscInitStruct.PLL.PLLN = 40;
 8001c0e:	2328      	movs	r3, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c10:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 8001c14:	9505      	str	r5, [sp, #20]
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c16:	9215      	str	r2, [sp, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c18:	f002 f864 	bl	8003ce4 <HAL_RCC_OscConfig>
 8001c1c:	b108      	cbz	r0, 8001c22 <SystemClock_Config+0x66>
 8001c1e:	b672      	cpsid	i
	while (1)
 8001c20:	e7fe      	b.n	8001c20 <SystemClock_Config+0x64>
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c22:	e9cd 0002 	strd	r0, r0, [sp, #8]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c26:	220f      	movs	r2, #15
 8001c28:	2303      	movs	r3, #3
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c2a:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c2c:	2104      	movs	r1, #4
 8001c2e:	4668      	mov	r0, sp
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c30:	e9cd 2300 	strd	r2, r3, [sp]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c34:	f002 fb2c 	bl	8004290 <HAL_RCC_ClockConfig>
 8001c38:	b108      	cbz	r0, 8001c3e <SystemClock_Config+0x82>
 8001c3a:	b672      	cpsid	i
	while (1)
 8001c3c:	e7fe      	b.n	8001c3c <SystemClock_Config+0x80>
	HAL_RCCEx_EnableMSIPLLMode();
 8001c3e:	f002 fcf1 	bl	8004624 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001c42:	b017      	add	sp, #92	; 0x5c
 8001c44:	bd30      	pop	{r4, r5, pc}
 8001c46:	bf00      	nop
 8001c48:	40021000 	.word	0x40021000

08001c4c <main>:
{
 8001c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c50:	4dad      	ldr	r5, [pc, #692]	; (8001f08 <main+0x2bc>)
{
 8001c52:	b09a      	sub	sp, #104	; 0x68
	HAL_Init();
 8001c54:	f000 fcbe 	bl	80025d4 <HAL_Init>
	SystemClock_Config();
 8001c58:	f7ff ffb0 	bl	8001bbc <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct =
 8001c5c:	2214      	movs	r2, #20
 8001c5e:	2100      	movs	r1, #0
 8001c60:	a80f      	add	r0, sp, #60	; 0x3c
 8001c62:	f004 f96d 	bl	8005f40 <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c66:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
	HAL_GPIO_WritePin(GPIOB,
 8001c68:	48a8      	ldr	r0, [pc, #672]	; (8001f0c <main+0x2c0>)
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6a:	f043 0304 	orr.w	r3, r3, #4
 8001c6e:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001c70:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c72:	f003 0304 	and.w	r3, r3, #4
 8001c76:	9302      	str	r3, [sp, #8]
 8001c78:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001c82:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	9303      	str	r3, [sp, #12]
 8001c8a:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c8e:	f043 0302 	orr.w	r3, r3, #2
 8001c92:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001c94:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	9304      	str	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOB,
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	213b      	movs	r1, #59	; 0x3b
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca0:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOB,
 8001ca2:	f001 ff43 	bl	8003b2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, DAC0_Pin | DAC1_Pin | DAC2_Pin | DAC3_Pin,
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 8001cac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb0:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(GPIOA, DAC0_Pin | DAC1_Pin | DAC2_Pin | DAC3_Pin,
 8001cb2:	f001 ff3b 	bl	8003b2c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cb6:	2601      	movs	r6, #1
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb8:	2310      	movs	r3, #16
	HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001cba:	a90f      	add	r1, sp, #60	; 0x3c
 8001cbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001cc4:	270b      	movs	r7, #11
 8001cc6:	f04f 0880 	mov.w	r8, #128	; 0x80
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cca:	9611      	str	r6, [sp, #68]	; 0x44
	HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001ccc:	f001 fe6a 	bl	80039a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(PEAK_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8001cd0:	a90f      	add	r1, sp, #60	; 0x3c
 8001cd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001cd6:	e9cd 870f 	strd	r8, r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	9411      	str	r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(PEAK_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8001cdc:	f001 fe62 	bl	80039a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = QCC_CRTL0_Pin | QCC_CRTL1_Pin | LED_Pin
 8001ce0:	233b      	movs	r3, #59	; 0x3b
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce2:	488a      	ldr	r0, [pc, #552]	; (8001f0c <main+0x2c0>)
 8001ce4:	a90f      	add	r1, sp, #60	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce6:	e9cd 360f 	strd	r3, r6, [sp, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cea:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cee:	f001 fe59 	bl	80039a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = DAC0_Pin | DAC1_Pin | DAC2_Pin | DAC3_Pin;
 8001cf2:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf6:	a90f      	add	r1, sp, #60	; 0x3c
 8001cf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfc:	e9cd 360f 	strd	r3, r6, [sp, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d00:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d04:	f001 fe4e 	bl	80039a4 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001d08:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001d0a:	4333      	orrs	r3, r6
 8001d0c:	64ab      	str	r3, [r5, #72]	; 0x48
 8001d0e:	6cab      	ldr	r3, [r5, #72]	; 0x48
	htim1.Instance = TIM1;
 8001d10:	4d7f      	ldr	r5, [pc, #508]	; (8001f10 <main+0x2c4>)
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001d12:	4033      	ands	r3, r6
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d14:	4622      	mov	r2, r4
 8001d16:	4621      	mov	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001d18:	9301      	str	r3, [sp, #4]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d1a:	4638      	mov	r0, r7
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001d1c:	9b01      	ldr	r3, [sp, #4]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d1e:	f001 fb27 	bl	8003370 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d22:	4638      	mov	r0, r7
 8001d24:	f001 fb56 	bl	80033d4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d28:	4622      	mov	r2, r4
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	200f      	movs	r0, #15
 8001d2e:	f001 fb1f 	bl	8003370 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001d32:	200f      	movs	r0, #15
 8001d34:	f001 fb4e 	bl	80033d4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001d38:	4622      	mov	r2, r4
 8001d3a:	4621      	mov	r1, r4
 8001d3c:	2011      	movs	r0, #17
 8001d3e:	f001 fb17 	bl	8003370 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001d42:	2011      	movs	r0, #17
 8001d44:	f001 fb46 	bl	80033d4 <HAL_NVIC_EnableIRQ>
	TIM_OC_InitTypeDef sConfigOC =
 8001d48:	221c      	movs	r2, #28
 8001d4a:	4621      	mov	r1, r4
 8001d4c:	a808      	add	r0, sp, #32
	TIM_MasterConfigTypeDef sMasterConfig =
 8001d4e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8001d52:	9407      	str	r4, [sp, #28]
	TIM_OC_InitTypeDef sConfigOC =
 8001d54:	f004 f8f4 	bl	8005f40 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig =
 8001d58:	222c      	movs	r2, #44	; 0x2c
 8001d5a:	4621      	mov	r1, r4
 8001d5c:	a80f      	add	r0, sp, #60	; 0x3c
 8001d5e:	f004 f8ef 	bl	8005f40 <memset>
	htim1.Instance = TIM1;
 8001d62:	4b6c      	ldr	r3, [pc, #432]	; (8001f14 <main+0x2c8>)
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d64:	60ac      	str	r4, [r5, #8]
	htim1.Init.Prescaler = 1;
 8001d66:	e9c5 3600 	strd	r3, r6, [r5]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d6a:	4628      	mov	r0, r5
	htim1.Init.Period = 9999;
 8001d6c:	f242 730f 	movw	r3, #9999	; 0x270f
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d70:	e9c5 3403 	strd	r3, r4, [r5, #12]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d74:	e9c5 4805 	strd	r4, r8, [r5, #20]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d78:	f002 ff64 	bl	8004c44 <HAL_TIM_PWM_Init>
 8001d7c:	b108      	cbz	r0, 8001d82 <main+0x136>
 8001d7e:	b672      	cpsid	i
	while (1)
 8001d80:	e7fe      	b.n	8001d80 <main+0x134>
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d82:	e9cd 0005 	strd	r0, r0, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d86:	9007      	str	r0, [sp, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d88:	a905      	add	r1, sp, #20
 8001d8a:	4628      	mov	r0, r5
 8001d8c:	f003 faa8 	bl	80052e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d90:	4602      	mov	r2, r0
 8001d92:	b108      	cbz	r0, 8001d98 <main+0x14c>
 8001d94:	b672      	cpsid	i
	while (1)
 8001d96:	e7fe      	b.n	8001d96 <main+0x14a>
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d98:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d9c:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001da0:	2360      	movs	r3, #96	; 0x60
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001da2:	900e      	str	r0, [sp, #56]	; 0x38
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001da4:	a908      	add	r1, sp, #32
 8001da6:	4628      	mov	r0, r5
	sConfigOC.Pulse = 1;
 8001da8:	e9cd 3608 	strd	r3, r6, [sp, #32]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dac:	f002 ffe6 	bl	8004d7c <HAL_TIM_PWM_ConfigChannel>
 8001db0:	b108      	cbz	r0, 8001db6 <main+0x16a>
 8001db2:	b672      	cpsid	i
	while (1)
 8001db4:	e7fe      	b.n	8001db4 <main+0x168>
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001db6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001dba:	e9cd 3014 	strd	r3, r0, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001dbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dc2:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 8001dc6:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.Break2Filter = 0;
 8001dca:	e9cd 3017 	strd	r3, r0, [sp, #92]	; 0x5c
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dce:	9013      	str	r0, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001dd0:	9016      	str	r0, [sp, #88]	; 0x58
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dd2:	9019      	str	r0, [sp, #100]	; 0x64
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001dd4:	a90f      	add	r1, sp, #60	; 0x3c
 8001dd6:	4628      	mov	r0, r5
 8001dd8:	f003 fab4 	bl	8005344 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ddc:	4604      	mov	r4, r0
 8001dde:	b108      	cbz	r0, 8001de4 <main+0x198>
 8001de0:	b672      	cpsid	i
	while (1)
 8001de2:	e7fe      	b.n	8001de2 <main+0x196>
	HAL_TIM_MspPostInit(&htim1);
 8001de4:	4628      	mov	r0, r5
 8001de6:	f000 fa2b 	bl	8002240 <HAL_TIM_MspPostInit>
	huart1.Instance = USART1;
 8001dea:	484b      	ldr	r0, [pc, #300]	; (8001f18 <main+0x2cc>)
	huart1.Init.BaudRate = 115200;
 8001dec:	4b4b      	ldr	r3, [pc, #300]	; (8001f1c <main+0x2d0>)
	huart1.Init.Parity = UART_PARITY_NONE;
 8001dee:	6104      	str	r4, [r0, #16]
	huart1.Init.BaudRate = 115200;
 8001df0:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001df4:	270c      	movs	r7, #12
	huart1.Init.BaudRate = 115200;
 8001df6:	e9c0 3500 	strd	r3, r5, [r0]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001dfa:	e9c0 4402 	strd	r4, r4, [r0, #8]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfe:	e9c0 7405 	strd	r7, r4, [r0, #20]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e02:	e9c0 4407 	strd	r4, r4, [r0, #28]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e06:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e08:	f003 ffb7 	bl	8005d7a <HAL_UART_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	b108      	cbz	r0, 8001e14 <main+0x1c8>
 8001e10:	b672      	cpsid	i
	while (1)
 8001e12:	e7fe      	b.n	8001e12 <main+0x1c6>
	huart2.Instance = USART2;
 8001e14:	4842      	ldr	r0, [pc, #264]	; (8001f20 <main+0x2d4>)
 8001e16:	4a43      	ldr	r2, [pc, #268]	; (8001f24 <main+0x2d8>)
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001e18:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart2.Init.BaudRate = 115200;
 8001e1c:	e9c0 2500 	strd	r2, r5, [r0]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e20:	e9c0 3704 	strd	r3, r7, [r0, #16]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e24:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e28:	e9c0 3308 	strd	r3, r3, [r0, #32]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e2c:	f003 ffa5 	bl	8005d7a <HAL_UART_Init>
 8001e30:	4605      	mov	r5, r0
 8001e32:	b108      	cbz	r0, 8001e38 <main+0x1ec>
 8001e34:	b672      	cpsid	i
	while (1)
 8001e36:	e7fe      	b.n	8001e36 <main+0x1ea>
	ADC_MultiModeTypeDef multimode =
 8001e38:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8001e3c:	900a      	str	r0, [sp, #40]	; 0x28
	ADC_ChannelConfTypeDef sConfig =
 8001e3e:	4601      	mov	r1, r0
 8001e40:	2218      	movs	r2, #24
 8001e42:	a80f      	add	r0, sp, #60	; 0x3c
 8001e44:	f004 f87c 	bl	8005f40 <memset>
	hadc1.Instance = ADC1;
 8001e48:	4c37      	ldr	r4, [pc, #220]	; (8001f28 <main+0x2dc>)
 8001e4a:	4b38      	ldr	r3, [pc, #224]	; (8001f2c <main+0x2e0>)
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001e4c:	6126      	str	r6, [r4, #16]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001e4e:	e9c4 3500 	strd	r3, r5, [r4]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001e52:	2308      	movs	r3, #8
 8001e54:	6163      	str	r3, [r4, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001e56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e5a:	8323      	strh	r3, [r4, #24]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e5c:	4620      	mov	r0, r4
	hadc1.Init.NbrOfConversion = 3;
 8001e5e:	2303      	movs	r3, #3
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e60:	e9c4 5502 	strd	r5, r5, [r4, #8]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e64:	e9c4 550a 	strd	r5, r5, [r4, #40]	; 0x28
	hadc1.Init.NbrOfConversion = 3;
 8001e68:	61e3      	str	r3, [r4, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e6a:	f884 5020 	strb.w	r5, [r4, #32]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001e6e:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001e72:	6365      	str	r5, [r4, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8001e74:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e78:	f000 fbf8 	bl	800266c <HAL_ADC_Init>
 8001e7c:	b108      	cbz	r0, 8001e82 <main+0x236>
 8001e7e:	b672      	cpsid	i
	while (1)
 8001e80:	e7fe      	b.n	8001e80 <main+0x234>
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8001e82:	9008      	str	r0, [sp, #32]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001e84:	a908      	add	r1, sp, #32
 8001e86:	4620      	mov	r0, r4
 8001e88:	f001 f9fe 	bl	8003288 <HAL_ADCEx_MultiModeConfigChannel>
 8001e8c:	b108      	cbz	r0, 8001e92 <main+0x246>
 8001e8e:	b672      	cpsid	i
	while (1)
 8001e90:	e7fe      	b.n	8001e90 <main+0x244>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e92:	4d27      	ldr	r5, [pc, #156]	; (8001f30 <main+0x2e4>)
 8001e94:	2306      	movs	r3, #6
 8001e96:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e9a:	2602      	movs	r6, #2
 8001e9c:	237f      	movs	r3, #127	; 0x7f
 8001e9e:	e9cd 6311 	strd	r6, r3, [sp, #68]	; 0x44
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ea2:	2304      	movs	r3, #4
	sConfig.Offset = 0;
 8001ea4:	e9cd 3013 	strd	r3, r0, [sp, #76]	; 0x4c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ea8:	a90f      	add	r1, sp, #60	; 0x3c
 8001eaa:	4620      	mov	r0, r4
 8001eac:	f000 fe24 	bl	8002af8 <HAL_ADC_ConfigChannel>
 8001eb0:	b108      	cbz	r0, 8001eb6 <main+0x26a>
 8001eb2:	b672      	cpsid	i
	while (1)
 8001eb4:	e7fe      	b.n	8001eb4 <main+0x268>
	sConfig.Channel = ADC_CHANNEL_12;
 8001eb6:	4b1f      	ldr	r3, [pc, #124]	; (8001f34 <main+0x2e8>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eb8:	a90f      	add	r1, sp, #60	; 0x3c
 8001eba:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001ebc:	e9cd 370f 	strd	r3, r7, [sp, #60]	; 0x3c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ec0:	f000 fe1a 	bl	8002af8 <HAL_ADC_ConfigChannel>
 8001ec4:	b108      	cbz	r0, 8001eca <main+0x27e>
 8001ec6:	b672      	cpsid	i
	while (1)
 8001ec8:	e7fe      	b.n	8001ec8 <main+0x27c>
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8001eca:	491b      	ldr	r1, [pc, #108]	; (8001f38 <main+0x2ec>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ecc:	4816      	ldr	r0, [pc, #88]	; (8001f28 <main+0x2dc>)
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ece:	2312      	movs	r3, #18
 8001ed0:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ed4:	a90f      	add	r1, sp, #60	; 0x3c
 8001ed6:	f000 fe0f 	bl	8002af8 <HAL_ADC_ConfigChannel>
 8001eda:	4603      	mov	r3, r0
 8001edc:	b108      	cbz	r0, 8001ee2 <main+0x296>
 8001ede:	b672      	cpsid	i
	while (1)
 8001ee0:	e7fe      	b.n	8001ee0 <main+0x294>
	htim16.Instance = TIM16;
 8001ee2:	4816      	ldr	r0, [pc, #88]	; (8001f3c <main+0x2f0>)
	htim16.Init.Prescaler = 79;
 8001ee4:	4a16      	ldr	r2, [pc, #88]	; (8001f40 <main+0x2f4>)
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee6:	6083      	str	r3, [r0, #8]
	htim16.Init.Prescaler = 79;
 8001ee8:	274f      	movs	r7, #79	; 0x4f
 8001eea:	e9c0 2700 	strd	r2, r7, [r0]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001eee:	2680      	movs	r6, #128	; 0x80
	htim16.Init.Period = 99;
 8001ef0:	2263      	movs	r2, #99	; 0x63
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef2:	e9c0 2303 	strd	r2, r3, [r0, #12]
	htim16.Init.RepetitionCounter = 0;
 8001ef6:	6143      	str	r3, [r0, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ef8:	6186      	str	r6, [r0, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001efa:	f002 fe43 	bl	8004b84 <HAL_TIM_Base_Init>
 8001efe:	4605      	mov	r5, r0
 8001f00:	b300      	cbz	r0, 8001f44 <main+0x2f8>
 8001f02:	b672      	cpsid	i
	while (1)
 8001f04:	e7fe      	b.n	8001f04 <main+0x2b8>
 8001f06:	bf00      	nop
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	48000400 	.word	0x48000400
 8001f10:	200006e8 	.word	0x200006e8
 8001f14:	40012c00 	.word	0x40012c00
 8001f18:	200007cc 	.word	0x200007cc
 8001f1c:	40013800 	.word	0x40013800
 8001f20:	20000850 	.word	0x20000850
 8001f24:	40004400 	.word	0x40004400
 8001f28:	200005ac 	.word	0x200005ac
 8001f2c:	50040000 	.word	0x50040000
 8001f30:	2e300800 	.word	0x2e300800
 8001f34:	32601000 	.word	0x32601000
 8001f38:	80000001 	.word	0x80000001
 8001f3c:	20000734 	.word	0x20000734
 8001f40:	40014400 	.word	0x40014400
	htim2.Instance = TIM2;
 8001f44:	4c38      	ldr	r4, [pc, #224]	; (8002028 <main+0x3dc>)
	TIM_MasterConfigTypeDef sMasterConfig =
 8001f46:	900a      	str	r0, [sp, #40]	; 0x28
 8001f48:	e9cd 0008 	strd	r0, r0, [sp, #32]
	TIM_OC_InitTypeDef sConfigOC =
 8001f4c:	4601      	mov	r1, r0
 8001f4e:	221c      	movs	r2, #28
 8001f50:	a80f      	add	r0, sp, #60	; 0x3c
 8001f52:	f003 fff5 	bl	8005f40 <memset>
	htim2.Instance = TIM2;
 8001f56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	htim2.Init.Prescaler = 79;
 8001f5a:	e9c4 3700 	strd	r3, r7, [r4]
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001f5e:	4620      	mov	r0, r4
	htim2.Init.Period = 9999;
 8001f60:	f242 730f 	movw	r3, #9999	; 0x270f
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f64:	e9c4 3503 	strd	r3, r5, [r4, #12]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f68:	60a5      	str	r5, [r4, #8]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f6a:	61a6      	str	r6, [r4, #24]
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001f6c:	f002 fe3a 	bl	8004be4 <HAL_TIM_OC_Init>
 8001f70:	b108      	cbz	r0, 8001f76 <main+0x32a>
 8001f72:	b672      	cpsid	i
	while (1)
 8001f74:	e7fe      	b.n	8001f74 <main+0x328>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f76:	4620      	mov	r0, r4
 8001f78:	f002 fe64 	bl	8004c44 <HAL_TIM_PWM_Init>
 8001f7c:	b108      	cbz	r0, 8001f82 <main+0x336>
 8001f7e:	b672      	cpsid	i
	while (1)
 8001f80:	e7fe      	b.n	8001f80 <main+0x334>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f82:	9008      	str	r0, [sp, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f84:	900a      	str	r0, [sp, #40]	; 0x28
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f86:	a908      	add	r1, sp, #32
 8001f88:	4620      	mov	r0, r4
 8001f8a:	f003 f9a9 	bl	80052e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	b108      	cbz	r0, 8001f96 <main+0x34a>
 8001f92:	b672      	cpsid	i
	while (1)
 8001f94:	e7fe      	b.n	8001f94 <main+0x348>
	sConfigOC.Pulse = 5;
 8001f96:	2530      	movs	r5, #48	; 0x30
 8001f98:	2305      	movs	r3, #5
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f9a:	9011      	str	r0, [sp, #68]	; 0x44
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f9c:	9013      	str	r0, [sp, #76]	; 0x4c
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f9e:	a90f      	add	r1, sp, #60	; 0x3c
 8001fa0:	4620      	mov	r0, r4
	sConfigOC.Pulse = 5;
 8001fa2:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fa6:	f002 feb5 	bl	8004d14 <HAL_TIM_OC_ConfigChannel>
 8001faa:	b108      	cbz	r0, 8001fb0 <main+0x364>
 8001fac:	b672      	cpsid	i
	while (1)
 8001fae:	e7fe      	b.n	8001fae <main+0x362>
	sConfigOC.Pulse = 1010;
 8001fb0:	2260      	movs	r2, #96	; 0x60
 8001fb2:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8001fb6:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fba:	a90f      	add	r1, sp, #60	; 0x3c
 8001fbc:	2204      	movs	r2, #4
 8001fbe:	4620      	mov	r0, r4
 8001fc0:	f002 fedc 	bl	8004d7c <HAL_TIM_PWM_ConfigChannel>
 8001fc4:	b108      	cbz	r0, 8001fca <main+0x37e>
 8001fc6:	b672      	cpsid	i
	while (1)
 8001fc8:	e7fe      	b.n	8001fc8 <main+0x37c>
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8001fca:	6822      	ldr	r2, [r4, #0]
 8001fcc:	6993      	ldr	r3, [r2, #24]
 8001fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001fd2:	6193      	str	r3, [r2, #24]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fd4:	a90f      	add	r1, sp, #60	; 0x3c
	sConfigOC.Pulse = 1040;
 8001fd6:	f44f 6382 	mov.w	r3, #1040	; 0x410
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fda:	220c      	movs	r2, #12
 8001fdc:	4620      	mov	r0, r4
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001fde:	950f      	str	r5, [sp, #60]	; 0x3c
	sConfigOC.Pulse = 1040;
 8001fe0:	9310      	str	r3, [sp, #64]	; 0x40
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fe2:	f002 fe97 	bl	8004d14 <HAL_TIM_OC_ConfigChannel>
 8001fe6:	b108      	cbz	r0, 8001fec <main+0x3a0>
 8001fe8:	b672      	cpsid	i
	while (1)
 8001fea:	e7fe      	b.n	8001fea <main+0x39e>
	HAL_TIM_MspPostInit(&htim2);
 8001fec:	4620      	mov	r0, r4
 8001fee:	f000 f927 	bl	8002240 <HAL_TIM_MspPostInit>
	Echo_PCI_State_Init();
 8001ff2:	f7ff fd57 	bl	8001aa4 <Echo_PCI_State_Init>
	tmp = HAL_GetTick();
 8001ff6:	f000 fb09 	bl	800260c <HAL_GetTick>
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 8001ffa:	4c0c      	ldr	r4, [pc, #48]	; (800202c <main+0x3e0>)
		Echo_Shell_CMD_Handle();
 8001ffc:	f7ff fa3a 	bl	8001474 <Echo_Shell_CMD_Handle>
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 8002000:	f000 fb04 	bl	800260c <HAL_GetTick>
 8002004:	6823      	ldr	r3, [r4, #0]
 8002006:	1ac0      	subs	r0, r0, r3
 8002008:	2809      	cmp	r0, #9
 800200a:	d9f7      	bls.n	8001ffc <main+0x3b0>
			Echo_FSM_State_Handle();
 800200c:	f7ff fac8 	bl	80015a0 <Echo_FSM_State_Handle>
			Echo_Btn_handle();
 8002010:	f7fe fffe 	bl	8001010 <Echo_Btn_handle>
			Echo_LED_Handle();
 8002014:	f7ff f8fe 	bl	8001214 <Echo_LED_Handle>
			Echo_Stepup_Handle();
 8002018:	f7ff fb58 	bl	80016cc <Echo_Stepup_Handle>
			Echo_Shell_Input_Print();
 800201c:	f7ff f994 	bl	8001348 <Echo_Shell_Input_Print>
			schdule_tick = HAL_GetTick();
 8002020:	f000 faf4 	bl	800260c <HAL_GetTick>
 8002024:	6020      	str	r0, [r4, #0]
 8002026:	e7e9      	b.n	8001ffc <main+0x3b0>
 8002028:	20000780 	.word	0x20000780
 800202c:	200008d4 	.word	0x200008d4

08002030 <Error_Handler>:
 8002030:	b672      	cpsid	i
	while (1)
 8002032:	e7fe      	b.n	8002032 <Error_Handler+0x2>

08002034 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002034:	4b0a      	ldr	r3, [pc, #40]	; (8002060 <HAL_MspInit+0x2c>)
 8002036:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002038:	f042 0201 	orr.w	r2, r2, #1
 800203c:	661a      	str	r2, [r3, #96]	; 0x60
 800203e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8002040:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002042:	f002 0201 	and.w	r2, r2, #1
 8002046:	9200      	str	r2, [sp, #0]
 8002048:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800204a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800204c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002050:	659a      	str	r2, [r3, #88]	; 0x58
 8002052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002058:	9301      	str	r3, [sp, #4]
 800205a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800205c:	b002      	add	sp, #8
 800205e:	4770      	bx	lr
 8002060:	40021000 	.word	0x40021000

08002064 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002064:	b530      	push	{r4, r5, lr}
 8002066:	4605      	mov	r5, r0
 8002068:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206a:	2214      	movs	r2, #20
 800206c:	2100      	movs	r1, #0
 800206e:	a803      	add	r0, sp, #12
 8002070:	f003 ff66 	bl	8005f40 <memset>
  if(hadc->Instance==ADC1)
 8002074:	682a      	ldr	r2, [r5, #0]
 8002076:	4b1f      	ldr	r3, [pc, #124]	; (80020f4 <HAL_ADC_MspInit+0x90>)
 8002078:	429a      	cmp	r2, r3
 800207a:	d138      	bne.n	80020ee <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800207c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8002080:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002084:	4c1c      	ldr	r4, [pc, #112]	; (80020f8 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8002086:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002088:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800208c:	64da      	str	r2, [r3, #76]	; 0x4c
 800208e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002090:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002094:	9201      	str	r2, [sp, #4]
 8002096:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002098:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800209a:	f042 0201 	orr.w	r2, r2, #1
 800209e:	64da      	str	r2, [r3, #76]	; 0x4c
 80020a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020a8:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020aa:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ac:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020ae:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020b4:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b8:	f001 fc74 	bl	80039a4 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020bc:	2080      	movs	r0, #128	; 0x80
 80020be:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80020c2:	490e      	ldr	r1, [pc, #56]	; (80020fc <HAL_ADC_MspInit+0x98>)
 80020c4:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020c6:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020ca:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 80020ce:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020d0:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80020d2:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020d6:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020da:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020de:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020e0:	f001 f9ae 	bl	8003440 <HAL_DMA_Init>
 80020e4:	b108      	cbz	r0, 80020ea <HAL_ADC_MspInit+0x86>
    {
      Error_Handler();
 80020e6:	f7ff ffa3 	bl	8002030 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80020ea:	64ec      	str	r4, [r5, #76]	; 0x4c
 80020ec:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020ee:	b009      	add	sp, #36	; 0x24
 80020f0:	bd30      	pop	{r4, r5, pc}
 80020f2:	bf00      	nop
 80020f4:	50040000 	.word	0x50040000
 80020f8:	20000610 	.word	0x20000610
 80020fc:	40020008 	.word	0x40020008

08002100 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002100:	b507      	push	{r0, r1, r2, lr}
  if(htim_pwm->Instance==TIM1)
 8002102:	4b0e      	ldr	r3, [pc, #56]	; (800213c <HAL_TIM_PWM_MspInit+0x3c>)
 8002104:	6802      	ldr	r2, [r0, #0]
 8002106:	429a      	cmp	r2, r3
 8002108:	d115      	bne.n	8002136 <HAL_TIM_PWM_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800210a:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800210e:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002110:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002112:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002116:	661a      	str	r2, [r3, #96]	; 0x60
 8002118:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800211a:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 800211c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002120:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002122:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002124:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002126:	f001 f923 	bl	8003370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800212a:	2019      	movs	r0, #25
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800212c:	b003      	add	sp, #12
 800212e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002132:	f001 b94f 	b.w	80033d4 <HAL_NVIC_EnableIRQ>
}
 8002136:	b003      	add	sp, #12
 8002138:	f85d fb04 	ldr.w	pc, [sp], #4
 800213c:	40012c00 	.word	0x40012c00

08002140 <HAL_TIM_OC_MspInit>:
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
  if(htim_oc->Instance==TIM2)
 8002140:	6803      	ldr	r3, [r0, #0]
 8002142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002146:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002148:	4605      	mov	r5, r0
  if(htim_oc->Instance==TIM2)
 800214a:	d14f      	bne.n	80021ec <HAL_TIM_OC_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800214c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8002150:	4c27      	ldr	r4, [pc, #156]	; (80021f0 <HAL_TIM_OC_MspInit+0xb0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002152:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8002154:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 80021fc <HAL_TIM_OC_MspInit+0xbc>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002158:	f042 0201 	orr.w	r2, r2, #1
 800215c:	659a      	str	r2, [r3, #88]	; 0x58
 800215e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	9301      	str	r3, [sp, #4]
 8002166:	9b01      	ldr	r3, [sp, #4]
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8002168:	2304      	movs	r3, #4
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800216a:	2210      	movs	r2, #16
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 800216c:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002170:	2300      	movs	r3, #0
 8002172:	e9c4 2302 	strd	r2, r3, [r4, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002176:	2180      	movs	r1, #128	; 0x80
 8002178:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 800217c:	f44f 6000 	mov.w	r0, #2048	; 0x800
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002180:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002184:	2220      	movs	r2, #32
 8002186:	e9c4 0206 	strd	r0, r2, [r4, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 800218a:	4620      	mov	r0, r4
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 800218c:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 800218e:	f001 f957 	bl	8003440 <HAL_DMA_Init>
 8002192:	b108      	cbz	r0, 8002198 <HAL_TIM_OC_MspInit+0x58>
    {
      Error_Handler();
 8002194:	f7ff ff4c 	bl	8002030 <Error_Handler>
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);

    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 8002198:	4a16      	ldr	r2, [pc, #88]	; (80021f4 <HAL_TIM_OC_MspInit+0xb4>)
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800219a:	62ac      	str	r4, [r5, #40]	; 0x28
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 800219c:	632c      	str	r4, [r5, #48]	; 0x30
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800219e:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 80021a0:	4c15      	ldr	r4, [pc, #84]	; (80021f8 <HAL_TIM_OC_MspInit+0xb8>)
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 80021a2:	2304      	movs	r3, #4
 80021a4:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80021a8:	2080      	movs	r0, #128	; 0x80
 80021aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021ae:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	2110      	movs	r1, #16
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80021b6:	f44f 6c00 	mov.w	ip, #2048	; 0x800
 80021ba:	2220      	movs	r2, #32
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80021bc:	4620      	mov	r0, r4
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021be:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80021c2:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80021c6:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80021c8:	f001 f93a 	bl	8003440 <HAL_DMA_Init>
 80021cc:	b108      	cbz	r0, 80021d2 <HAL_TIM_OC_MspInit+0x92>
    {
      Error_Handler();
 80021ce:	f7ff ff2f 	bl	8002030 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80021d4:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021d6:	4611      	mov	r1, r2
 80021d8:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80021da:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021dc:	f001 f8c8 	bl	8003370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021e0:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80021e2:	b003      	add	sp, #12
 80021e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021e8:	f001 b8f4 	b.w	80033d4 <HAL_NVIC_EnableIRQ>
}
 80021ec:	b003      	add	sp, #12
 80021ee:	bd30      	pop	{r4, r5, pc}
 80021f0:	200006a0 	.word	0x200006a0
 80021f4:	40020058 	.word	0x40020058
 80021f8:	20000658 	.word	0x20000658
 80021fc:	40020080 	.word	0x40020080

08002200 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002200:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM16)
 8002202:	4b0e      	ldr	r3, [pc, #56]	; (800223c <HAL_TIM_Base_MspInit+0x3c>)
 8002204:	6802      	ldr	r2, [r0, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d115      	bne.n	8002236 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800220a:	f503 434c 	add.w	r3, r3, #52224	; 0xcc00
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800220e:	2019      	movs	r0, #25
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002210:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002212:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002216:	661a      	str	r2, [r3, #96]	; 0x60
 8002218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800221a:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 800221c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002220:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002222:	4611      	mov	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002224:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002226:	f001 f8a3 	bl	8003370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800222a:	2019      	movs	r0, #25
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800222c:	b003      	add	sp, #12
 800222e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002232:	f001 b8cf 	b.w	80033d4 <HAL_NVIC_EnableIRQ>
}
 8002236:	b003      	add	sp, #12
 8002238:	f85d fb04 	ldr.w	pc, [sp], #4
 800223c:	40014400 	.word	0x40014400

08002240 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002240:	b510      	push	{r4, lr}
 8002242:	4604      	mov	r4, r0
 8002244:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002246:	2214      	movs	r2, #20
 8002248:	2100      	movs	r1, #0
 800224a:	a803      	add	r0, sp, #12
 800224c:	f003 fe78 	bl	8005f40 <memset>
  if(htim->Instance==TIM1)
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	4a15      	ldr	r2, [pc, #84]	; (80022a8 <HAL_TIM_MspPostInit+0x68>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d117      	bne.n	8002288 <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002258:	4b14      	ldr	r3, [pc, #80]	; (80022ac <HAL_TIM_MspPostInit+0x6c>)
 800225a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800225c:	f042 0201 	orr.w	r2, r2, #1
 8002260:	64da      	str	r2, [r3, #76]	; 0x4c
 8002262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	9301      	str	r3, [sp, #4]
 800226a:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = STEP_UP_SW_Pin;
 800226c:	f44f 7380 	mov.w	r3, #256	; 0x100
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STIM_ANODE_Pin|STIM_CATHODE_Pin|STIM_CURRENT_CTRL_Pin;
 8002270:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002272:	2302      	movs	r3, #2
 8002274:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002276:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002278:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800227e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002280:	f001 fb90 	bl	80039a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002284:	b008      	add	sp, #32
 8002286:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM2)
 8002288:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800228c:	d1fa      	bne.n	8002284 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002292:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002294:	f042 0201 	orr.w	r2, r2, #1
 8002298:	64da      	str	r2, [r3, #76]	; 0x4c
 800229a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	9302      	str	r3, [sp, #8]
 80022a2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STIM_ANODE_Pin|STIM_CATHODE_Pin|STIM_CURRENT_CTRL_Pin;
 80022a4:	232a      	movs	r3, #42	; 0x2a
 80022a6:	e7e3      	b.n	8002270 <HAL_TIM_MspPostInit+0x30>
 80022a8:	40012c00 	.word	0x40012c00
 80022ac:	40021000 	.word	0x40021000

080022b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022b0:	b570      	push	{r4, r5, r6, lr}
 80022b2:	b096      	sub	sp, #88	; 0x58
 80022b4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b6:	2214      	movs	r2, #20
 80022b8:	2100      	movs	r1, #0
 80022ba:	a804      	add	r0, sp, #16
 80022bc:	f003 fe40 	bl	8005f40 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022c0:	2234      	movs	r2, #52	; 0x34
 80022c2:	2100      	movs	r1, #0
 80022c4:	a809      	add	r0, sp, #36	; 0x24
 80022c6:	f003 fe3b 	bl	8005f40 <memset>
  if(huart->Instance==USART1)
 80022ca:	6823      	ldr	r3, [r4, #0]
 80022cc:	4a3a      	ldr	r2, [pc, #232]	; (80023b8 <HAL_UART_MspInit+0x108>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d132      	bne.n	8002338 <HAL_UART_MspInit+0x88>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022d2:	2301      	movs	r3, #1
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d4:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022d6:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d8:	f002 f8ae 	bl	8004438 <HAL_RCCEx_PeriphCLKConfig>
 80022dc:	b108      	cbz	r0, 80022e2 <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 80022de:	f7ff fea7 	bl	8002030 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022e2:	4b36      	ldr	r3, [pc, #216]	; (80023bc <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Pin = QCC_UART_TX_Pin|QCC_UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e4:	4836      	ldr	r0, [pc, #216]	; (80023c0 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80022e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022ec:	661a      	str	r2, [r3, #96]	; 0x60
 80022ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022f0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80022f4:	9200      	str	r2, [sp, #0]
 80022f6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022fa:	f042 0202 	orr.w	r2, r2, #2
 80022fe:	64da      	str	r2, [r3, #76]	; 0x4c
 8002300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002308:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230c:	2302      	movs	r3, #2
 800230e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002312:	2400      	movs	r4, #0
 8002314:	2303      	movs	r3, #3
 8002316:	e9cd 4306 	strd	r4, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800231a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800231c:	2307      	movs	r3, #7
 800231e:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002320:	f001 fb40 	bl	80039a4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002324:	2025      	movs	r0, #37	; 0x25
 8002326:	4622      	mov	r2, r4
 8002328:	4621      	mov	r1, r4
 800232a:	f001 f821 	bl	8003370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800232e:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002330:	f001 f850 	bl	80033d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002334:	b016      	add	sp, #88	; 0x58
 8002336:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART2)
 8002338:	4a22      	ldr	r2, [pc, #136]	; (80023c4 <HAL_UART_MspInit+0x114>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d1fa      	bne.n	8002334 <HAL_UART_MspInit+0x84>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800233e:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002340:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002342:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002344:	f002 f878 	bl	8004438 <HAL_RCCEx_PeriphCLKConfig>
 8002348:	b108      	cbz	r0, 800234e <HAL_UART_MspInit+0x9e>
      Error_Handler();
 800234a:	f7ff fe71 	bl	8002030 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800234e:	4b1b      	ldr	r3, [pc, #108]	; (80023bc <HAL_UART_MspInit+0x10c>)
 8002350:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002352:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002356:	659a      	str	r2, [r3, #88]	; 0x58
 8002358:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800235a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800235e:	9202      	str	r2, [sp, #8]
 8002360:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002362:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002364:	f042 0201 	orr.w	r2, r2, #1
 8002368:	64da      	str	r2, [r3, #76]	; 0x4c
 800236a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	9303      	str	r3, [sp, #12]
 8002372:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002374:	2602      	movs	r6, #2
 8002376:	2304      	movs	r3, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002378:	2400      	movs	r4, #0
 800237a:	2503      	movs	r5, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237c:	e9cd 3604 	strd	r3, r6, [sp, #16]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002380:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002382:	2307      	movs	r3, #7
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002388:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800238a:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800238e:	f001 fb09 	bl	80039a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002392:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002396:	a904      	add	r1, sp, #16
 8002398:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239c:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a0:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80023a4:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80023a6:	f001 fafd 	bl	80039a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80023aa:	2026      	movs	r0, #38	; 0x26
 80023ac:	4622      	mov	r2, r4
 80023ae:	4621      	mov	r1, r4
 80023b0:	f000 ffde 	bl	8003370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023b4:	2026      	movs	r0, #38	; 0x26
 80023b6:	e7bb      	b.n	8002330 <HAL_UART_MspInit+0x80>
 80023b8:	40013800 	.word	0x40013800
 80023bc:	40021000 	.word	0x40021000
 80023c0:	48000400 	.word	0x48000400
 80023c4:	40004400 	.word	0x40004400

080023c8 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80023c8:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80023cc:	4905      	ldr	r1, [pc, #20]	; (80023e4 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80023ce:	4b06      	ldr	r3, [pc, #24]	; (80023e8 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80023d0:	68ca      	ldr	r2, [r1, #12]
 80023d2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80023d6:	4313      	orrs	r3, r2
 80023d8:	60cb      	str	r3, [r1, #12]
 80023da:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80023de:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80023e0:	e7fd      	b.n	80023de <__NVIC_SystemReset+0x16>
 80023e2:	bf00      	nop
 80023e4:	e000ed00 	.word	0xe000ed00
 80023e8:	05fa0004 	.word	0x05fa0004

080023ec <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 80023ec:	e7fe      	b.n	80023ec <NMI_Handler>

080023ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ee:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
	NVIC_SystemReset();
 80023f0:	f7ff ffea 	bl	80023c8 <__NVIC_SystemReset>

080023f4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023f4:	e7fe      	b.n	80023f4 <MemManage_Handler>

080023f6 <BusFault_Handler>:
 80023f6:	b508      	push	{r3, lr}
 80023f8:	f7ff ffe6 	bl	80023c8 <__NVIC_SystemReset>

080023fc <UsageFault_Handler>:
 80023fc:	b508      	push	{r3, lr}
 80023fe:	f7ff ffe3 	bl	80023c8 <__NVIC_SystemReset>

08002402 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002402:	4770      	bx	lr

08002404 <DebugMon_Handler>:
 8002404:	4770      	bx	lr

08002406 <PendSV_Handler>:
 8002406:	4770      	bx	lr

08002408 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002408:	f000 b8f4 	b.w	80025f4 <HAL_IncTick>

0800240c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800240c:	4801      	ldr	r0, [pc, #4]	; (8002414 <DMA1_Channel1_IRQHandler+0x8>)
 800240e:	f001 b90b 	b.w	8003628 <HAL_DMA_IRQHandler>
 8002412:	bf00      	nop
 8002414:	20000610 	.word	0x20000610

08002418 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002418:	4801      	ldr	r0, [pc, #4]	; (8002420 <DMA1_Channel5_IRQHandler+0x8>)
 800241a:	f001 b905 	b.w	8003628 <HAL_DMA_IRQHandler>
 800241e:	bf00      	nop
 8002420:	20000658 	.word	0x20000658

08002424 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8002424:	4801      	ldr	r0, [pc, #4]	; (800242c <DMA1_Channel7_IRQHandler+0x8>)
 8002426:	f001 b8ff 	b.w	8003628 <HAL_DMA_IRQHandler>
 800242a:	bf00      	nop
 800242c:	200006a0 	.word	0x200006a0

08002430 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002430:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002432:	4804      	ldr	r0, [pc, #16]	; (8002444 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8002434:	f002 fa8e 	bl	8004954 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002438:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim16);
 800243c:	4802      	ldr	r0, [pc, #8]	; (8002448 <TIM1_UP_TIM16_IRQHandler+0x18>)
 800243e:	f002 ba89 	b.w	8004954 <HAL_TIM_IRQHandler>
 8002442:	bf00      	nop
 8002444:	200006e8 	.word	0x200006e8
 8002448:	20000734 	.word	0x20000734

0800244c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800244c:	4801      	ldr	r0, [pc, #4]	; (8002454 <TIM2_IRQHandler+0x8>)
 800244e:	f002 ba81 	b.w	8004954 <HAL_TIM_IRQHandler>
 8002452:	bf00      	nop
 8002454:	20000780 	.word	0x20000780

08002458 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002458:	4801      	ldr	r0, [pc, #4]	; (8002460 <USART1_IRQHandler+0x8>)
 800245a:	f003 b859 	b.w	8005510 <HAL_UART_IRQHandler>
 800245e:	bf00      	nop
 8002460:	200007cc 	.word	0x200007cc

08002464 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002464:	4801      	ldr	r0, [pc, #4]	; (800246c <USART2_IRQHandler+0x8>)
 8002466:	f003 b853 	b.w	8005510 <HAL_UART_IRQHandler>
 800246a:	bf00      	nop
 800246c:	20000850 	.word	0x20000850

08002470 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002470:	2001      	movs	r0, #1
 8002472:	4770      	bx	lr

08002474 <_kill>:

int _kill(int pid, int sig)
{
 8002474:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002476:	f003 fd39 	bl	8005eec <__errno>
 800247a:	2316      	movs	r3, #22
 800247c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800247e:	f04f 30ff 	mov.w	r0, #4294967295
 8002482:	bd08      	pop	{r3, pc}

08002484 <_exit>:

void _exit (int status)
{
 8002484:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002486:	f003 fd31 	bl	8005eec <__errno>
 800248a:	2316      	movs	r3, #22
 800248c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 800248e:	e7fe      	b.n	800248e <_exit+0xa>

08002490 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002490:	b570      	push	{r4, r5, r6, lr}
 8002492:	460d      	mov	r5, r1
 8002494:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002496:	460e      	mov	r6, r1
 8002498:	1b73      	subs	r3, r6, r5
 800249a:	429c      	cmp	r4, r3
 800249c:	dc01      	bgt.n	80024a2 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800249e:	4620      	mov	r0, r4
 80024a0:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80024a2:	f3af 8000 	nop.w
 80024a6:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024aa:	e7f5      	b.n	8002498 <_read+0x8>

080024ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024ac:	b570      	push	{r4, r5, r6, lr}
 80024ae:	460d      	mov	r5, r1
 80024b0:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b2:	460e      	mov	r6, r1
 80024b4:	1b73      	subs	r3, r6, r5
 80024b6:	429c      	cmp	r4, r3
 80024b8:	dc01      	bgt.n	80024be <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 80024ba:	4620      	mov	r0, r4
 80024bc:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 80024be:	f816 0b01 	ldrb.w	r0, [r6], #1
 80024c2:	f7fe fef7 	bl	80012b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c6:	e7f5      	b.n	80024b4 <_write+0x8>

080024c8 <_close>:

int _close(int file)
{
	return -1;
}
 80024c8:	f04f 30ff 	mov.w	r0, #4294967295
 80024cc:	4770      	bx	lr

080024ce <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80024ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024d2:	604b      	str	r3, [r1, #4]
	return 0;
}
 80024d4:	2000      	movs	r0, #0
 80024d6:	4770      	bx	lr

080024d8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80024d8:	2001      	movs	r0, #1
 80024da:	4770      	bx	lr

080024dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80024dc:	2000      	movs	r0, #0
 80024de:	4770      	bx	lr

080024e0 <_sbrk>:
			- (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end)
 80024e0:	4a0b      	ldr	r2, [pc, #44]	; (8002510 <_sbrk+0x30>)
 80024e2:	6811      	ldr	r1, [r2, #0]
{
 80024e4:	b510      	push	{r4, lr}
 80024e6:	4603      	mov	r3, r0
	if (NULL == __sbrk_heap_end)
 80024e8:	b909      	cbnz	r1, 80024ee <_sbrk+0xe>
	{
		__sbrk_heap_end = &_end;
 80024ea:	490a      	ldr	r1, [pc, #40]	; (8002514 <_sbrk+0x34>)
 80024ec:	6011      	str	r1, [r2, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap)
 80024ee:	6810      	ldr	r0, [r2, #0]
 80024f0:	4909      	ldr	r1, [pc, #36]	; (8002518 <_sbrk+0x38>)
 80024f2:	4c0a      	ldr	r4, [pc, #40]	; (800251c <_sbrk+0x3c>)
 80024f4:	4403      	add	r3, r0
 80024f6:	1b09      	subs	r1, r1, r4
 80024f8:	428b      	cmp	r3, r1
 80024fa:	d906      	bls.n	800250a <_sbrk+0x2a>
	{
		errno = ENOMEM;
 80024fc:	f003 fcf6 	bl	8005eec <__errno>
 8002500:	230c      	movs	r3, #12
 8002502:	6003      	str	r3, [r0, #0]
		return (void*) -1;
 8002504:	f04f 30ff 	mov.w	r0, #4294967295

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 8002508:	bd10      	pop	{r4, pc}
	__sbrk_heap_end += incr;
 800250a:	6013      	str	r3, [r2, #0]
	return (void*) prev_heap_end;
 800250c:	e7fc      	b.n	8002508 <_sbrk+0x28>
 800250e:	bf00      	nop
 8002510:	200008d8 	.word	0x200008d8
 8002514:	200008f0 	.word	0x200008f0
 8002518:	2000a000 	.word	0x2000a000
 800251c:	00000800 	.word	0x00000800

08002520 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002520:	4a03      	ldr	r2, [pc, #12]	; (8002530 <SystemInit+0x10>)
 8002522:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002526:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800252a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800252e:	4770      	bx	lr
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002534:	f8df d034 	ldr.w	sp, [pc, #52]	; 800256c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002538:	f7ff fff2 	bl	8002520 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800253c:	480c      	ldr	r0, [pc, #48]	; (8002570 <LoopForever+0x6>)
  ldr r1, =_edata
 800253e:	490d      	ldr	r1, [pc, #52]	; (8002574 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002540:	4a0d      	ldr	r2, [pc, #52]	; (8002578 <LoopForever+0xe>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002544:	e002      	b.n	800254c <LoopCopyDataInit>

08002546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800254a:	3304      	adds	r3, #4

0800254c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800254c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800254e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002550:	d3f9      	bcc.n	8002546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002552:	4a0a      	ldr	r2, [pc, #40]	; (800257c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002554:	4c0a      	ldr	r4, [pc, #40]	; (8002580 <LoopForever+0x16>)
  movs r3, #0
 8002556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002558:	e001      	b.n	800255e <LoopFillZerobss>

0800255a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800255a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800255c:	3204      	adds	r2, #4

0800255e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800255e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002560:	d3fb      	bcc.n	800255a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002562:	f003 fcc9 	bl	8005ef8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002566:	f7ff fb71 	bl	8001c4c <main>

0800256a <LoopForever>:

LoopForever:
    b LoopForever
 800256a:	e7fe      	b.n	800256a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800256c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002574:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002578:	0800bc6c 	.word	0x0800bc6c
  ldr r2, =_sbss
 800257c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002580:	200008f0 	.word	0x200008f0

08002584 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002584:	e7fe      	b.n	8002584 <ADC1_2_IRQHandler>
	...

08002588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002588:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800258a:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <HAL_InitTick+0x40>)
{
 800258c:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 800258e:	7818      	ldrb	r0, [r3, #0]
 8002590:	b908      	cbnz	r0, 8002596 <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002592:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002594:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002596:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <HAL_InitTick+0x44>)
 8002598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800259c:	fbb3 f3f0 	udiv	r3, r3, r0
 80025a0:	6810      	ldr	r0, [r2, #0]
 80025a2:	fbb0 f0f3 	udiv	r0, r0, r3
 80025a6:	f000 ff37 	bl	8003418 <HAL_SYSTICK_Config>
 80025aa:	4604      	mov	r4, r0
 80025ac:	2800      	cmp	r0, #0
 80025ae:	d1f0      	bne.n	8002592 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025b0:	2d0f      	cmp	r5, #15
 80025b2:	d8ee      	bhi.n	8002592 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b4:	4602      	mov	r2, r0
 80025b6:	4629      	mov	r1, r5
 80025b8:	f04f 30ff 	mov.w	r0, #4294967295
 80025bc:	f000 fed8 	bl	8003370 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025c0:	4b03      	ldr	r3, [pc, #12]	; (80025d0 <HAL_InitTick+0x48>)
 80025c2:	4620      	mov	r0, r4
 80025c4:	601d      	str	r5, [r3, #0]
  return status;
 80025c6:	e7e5      	b.n	8002594 <HAL_InitTick+0xc>
 80025c8:	20000014 	.word	0x20000014
 80025cc:	20000010 	.word	0x20000010
 80025d0:	20000018 	.word	0x20000018

080025d4 <HAL_Init>:
{
 80025d4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025d6:	2003      	movs	r0, #3
 80025d8:	f000 feb8 	bl	800334c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025dc:	2000      	movs	r0, #0
 80025de:	f7ff ffd3 	bl	8002588 <HAL_InitTick>
 80025e2:	4604      	mov	r4, r0
 80025e4:	b918      	cbnz	r0, 80025ee <HAL_Init+0x1a>
    HAL_MspInit();
 80025e6:	f7ff fd25 	bl	8002034 <HAL_MspInit>
}
 80025ea:	4620      	mov	r0, r4
 80025ec:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80025ee:	2401      	movs	r4, #1
 80025f0:	e7fb      	b.n	80025ea <HAL_Init+0x16>
	...

080025f4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80025f4:	4a03      	ldr	r2, [pc, #12]	; (8002604 <HAL_IncTick+0x10>)
 80025f6:	4b04      	ldr	r3, [pc, #16]	; (8002608 <HAL_IncTick+0x14>)
 80025f8:	6811      	ldr	r1, [r2, #0]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	440b      	add	r3, r1
 80025fe:	6013      	str	r3, [r2, #0]
}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	200008dc 	.word	0x200008dc
 8002608:	20000014 	.word	0x20000014

0800260c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800260c:	4b01      	ldr	r3, [pc, #4]	; (8002614 <HAL_GetTick+0x8>)
 800260e:	6818      	ldr	r0, [r3, #0]
}
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	200008dc 	.word	0x200008dc

08002618 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002618:	b538      	push	{r3, r4, r5, lr}
 800261a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800261c:	f7ff fff6 	bl	800260c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002620:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 8002622:	bf1c      	itt	ne
 8002624:	4b05      	ldrne	r3, [pc, #20]	; (800263c <HAL_Delay+0x24>)
 8002626:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8002628:	4605      	mov	r5, r0
    wait += (uint32_t)uwTickFreq;
 800262a:	bf18      	it	ne
 800262c:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800262e:	f7ff ffed 	bl	800260c <HAL_GetTick>
 8002632:	1b43      	subs	r3, r0, r5
 8002634:	42a3      	cmp	r3, r4
 8002636:	d3fa      	bcc.n	800262e <HAL_Delay+0x16>
  {
  }
}
 8002638:	bd38      	pop	{r3, r4, r5, pc}
 800263a:	bf00      	nop
 800263c:	20000014 	.word	0x20000014

08002640 <LL_ADC_SetChannelSamplingTime>:
{
 8002640:	b530      	push	{r4, r5, lr}
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002642:	0dcc      	lsrs	r4, r1, #23
 8002644:	f004 0404 	and.w	r4, r4, #4
 8002648:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 800264a:	f3c1 5104 	ubfx	r1, r1, #20, #5
 800264e:	5823      	ldr	r3, [r4, r0]
 8002650:	2507      	movs	r5, #7
 8002652:	408d      	lsls	r5, r1
 8002654:	ea23 0305 	bic.w	r3, r3, r5
 8002658:	fa02 f101 	lsl.w	r1, r2, r1
 800265c:	430b      	orrs	r3, r1
 800265e:	5023      	str	r3, [r4, r0]
}
 8002660:	bd30      	pop	{r4, r5, pc}

08002662 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002662:	6880      	ldr	r0, [r0, #8]
}
 8002664:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002668:	4770      	bx	lr
	...

0800266c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800266c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800266e:	2300      	movs	r3, #0
 8002670:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002672:	4604      	mov	r4, r0
 8002674:	2800      	cmp	r0, #0
 8002676:	f000 80c3 	beq.w	8002800 <HAL_ADC_Init+0x194>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800267a:	6d45      	ldr	r5, [r0, #84]	; 0x54
 800267c:	b925      	cbnz	r5, 8002688 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800267e:	f7ff fcf1 	bl	8002064 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002682:	65a5      	str	r5, [r4, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002684:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002688:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800268a:	6883      	ldr	r3, [r0, #8]
 800268c:	009b      	lsls	r3, r3, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800268e:	bf41      	itttt	mi
 8002690:	6883      	ldrmi	r3, [r0, #8]
 8002692:	f023 4320 	bicmi.w	r3, r3, #2684354560	; 0xa0000000
 8002696:	f023 033f 	bicmi.w	r3, r3, #63	; 0x3f
 800269a:	6083      	strmi	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800269c:	6883      	ldr	r3, [r0, #8]
 800269e:	00dd      	lsls	r5, r3, #3
 80026a0:	f140 808e 	bpl.w	80027c0 <HAL_ADC_Init+0x154>
 80026a4:	6883      	ldr	r3, [r0, #8]
 80026a6:	00d9      	lsls	r1, r3, #3
 80026a8:	f100 80a1 	bmi.w	80027ee <HAL_ADC_Init+0x182>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026ae:	f043 0310 	orr.w	r3, r3, #16
 80026b2:	6563      	str	r3, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80026b6:	f043 0301 	orr.w	r3, r3, #1
 80026ba:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80026bc:	2101      	movs	r1, #1

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026be:	f7ff ffd0 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026c4:	f003 0310 	and.w	r3, r3, #16
 80026c8:	4303      	orrs	r3, r0
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026ca:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026cc:	f040 8095 	bne.w	80027fa <HAL_ADC_Init+0x18e>
    ADC_STATE_CLR_SET(hadc->State,
 80026d0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80026d4:	f043 0302 	orr.w	r3, r3, #2
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026d8:	6820      	ldr	r0, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80026da:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026dc:	6883      	ldr	r3, [r0, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026de:	07da      	lsls	r2, r3, #31
 80026e0:	d40e      	bmi.n	8002700 <HAL_ADC_Init+0x94>
 80026e2:	4b48      	ldr	r3, [pc, #288]	; (8002804 <HAL_ADC_Init+0x198>)
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80026ea:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	07db      	lsls	r3, r3, #31
 80026f0:	d406      	bmi.n	8002700 <HAL_ADC_Init+0x94>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026f2:	4a45      	ldr	r2, [pc, #276]	; (8002808 <HAL_ADC_Init+0x19c>)
 80026f4:	6865      	ldr	r5, [r4, #4]
 80026f6:	6893      	ldr	r3, [r2, #8]
 80026f8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80026fc:	432b      	orrs	r3, r5
 80026fe:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8002700:	68e5      	ldr	r5, [r4, #12]
 8002702:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002704:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 8002708:	432b      	orrs	r3, r5
 800270a:	68a5      	ldr	r5, [r4, #8]
 800270c:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800270e:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002710:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 8002712:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002716:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800271a:	bf02      	ittt	eq
 800271c:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 800271e:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8002722:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002726:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002728:	b122      	cbz	r2, 8002734 <HAL_ADC_Init+0xc8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 800272a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800272c:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002730:	432a      	orrs	r2, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002732:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002734:	68c5      	ldr	r5, [r0, #12]
 8002736:	4a35      	ldr	r2, [pc, #212]	; (800280c <HAL_ADC_Init+0x1a0>)
 8002738:	402a      	ands	r2, r5
 800273a:	4313      	orrs	r3, r2
 800273c:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800273e:	f7ff ff90 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002742:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002744:	689a      	ldr	r2, [r3, #8]
 8002746:	f002 0208 	and.w	r2, r2, #8
 800274a:	4302      	orrs	r2, r0
 800274c:	d120      	bne.n	8002790 <HAL_ADC_Init+0x124>
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800274e:	68d8      	ldr	r0, [r3, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002750:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002754:	7e25      	ldrb	r5, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002756:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002758:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800275c:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002760:	f020 0002 	bic.w	r0, r0, #2
 8002764:	4302      	orrs	r2, r0
 8002766:	60da      	str	r2, [r3, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002768:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 800276c:	2a01      	cmp	r2, #1
 800276e:	d140      	bne.n	80027f2 <HAL_ADC_Init+0x186>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002770:	e9d4 250f 	ldrd	r2, r5, [r4, #60]	; 0x3c
 8002774:	6918      	ldr	r0, [r3, #16]
 8002776:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 800277a:	f020 0004 	bic.w	r0, r0, #4
 800277e:	432a      	orrs	r2, r5
 8002780:	4302      	orrs	r2, r0
 8002782:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002784:	4302      	orrs	r2, r0
 8002786:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002788:	4302      	orrs	r2, r0
 800278a:	f042 0201 	orr.w	r2, r2, #1
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800278e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002790:	6922      	ldr	r2, [r4, #16]
 8002792:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002794:	bf05      	ittet	eq
 8002796:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8002798:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800279a:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800279c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80027a0:	bf06      	itte	eq
 80027a2:	f020 000f 	biceq.w	r0, r0, #15
 80027a6:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027a8:	f022 020f 	bicne.w	r2, r2, #15
 80027ac:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80027ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027b0:	f023 0303 	bic.w	r3, r3, #3
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80027ba:	4608      	mov	r0, r1
 80027bc:	b003      	add	sp, #12
 80027be:	bd30      	pop	{r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80027c0:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027c2:	4a13      	ldr	r2, [pc, #76]	; (8002810 <HAL_ADC_Init+0x1a4>)
 80027c4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80027c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d0:	6083      	str	r3, [r0, #8]
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <HAL_ADC_Init+0x1a8>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80027da:	3301      	adds	r3, #1
 80027dc:	005b      	lsls	r3, r3, #1
      wait_loop_index--;
 80027de:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80027e0:	9b01      	ldr	r3, [sp, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f43f af5e 	beq.w	80026a4 <HAL_ADC_Init+0x38>
      wait_loop_index--;
 80027e8:	9b01      	ldr	r3, [sp, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	e7f7      	b.n	80027de <HAL_ADC_Init+0x172>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ee:	2100      	movs	r1, #0
 80027f0:	e765      	b.n	80026be <HAL_ADC_Init+0x52>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027f2:	691a      	ldr	r2, [r3, #16]
 80027f4:	f022 0201 	bic.w	r2, r2, #1
 80027f8:	e7c9      	b.n	800278e <HAL_ADC_Init+0x122>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027fa:	f043 0310 	orr.w	r3, r3, #16
 80027fe:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8002800:	2101      	movs	r1, #1
 8002802:	e7da      	b.n	80027ba <HAL_ADC_Init+0x14e>
 8002804:	50040000 	.word	0x50040000
 8002808:	50040300 	.word	0x50040300
 800280c:	fff0c007 	.word	0xfff0c007
 8002810:	00030d40 	.word	0x00030d40
 8002814:	20000010 	.word	0x20000010

08002818 <HAL_ADC_ConvCpltCallback>:
 8002818:	4770      	bx	lr

0800281a <HAL_ADC_ConvHalfCpltCallback>:
 800281a:	4770      	bx	lr

0800281c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800281c:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800281e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002820:	f7ff fffb 	bl	800281a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002824:	bd08      	pop	{r3, pc}

08002826 <HAL_ADC_LevelOutOfWindowCallback>:
 8002826:	4770      	bx	lr

08002828 <HAL_ADC_ErrorCallback>:
 8002828:	4770      	bx	lr
	...

0800282c <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 800282c:	6803      	ldr	r3, [r0, #0]
{
 800282e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002832:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8002a70 <HAL_ADC_IRQHandler+0x244>
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002836:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002838:	685e      	ldr	r6, [r3, #4]
 800283a:	f8d8 7008 	ldr.w	r7, [r8, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800283e:	07ab      	lsls	r3, r5, #30
{
 8002840:	4604      	mov	r4, r0
 8002842:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002846:	d50e      	bpl.n	8002866 <HAL_ADC_IRQHandler+0x3a>
 8002848:	07b0      	lsls	r0, r6, #30
 800284a:	d50c      	bpl.n	8002866 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800284c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800284e:	06d9      	lsls	r1, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002850:	bf5e      	ittt	pl
 8002852:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8002854:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 8002858:	6563      	strpl	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800285a:	4620      	mov	r0, r4
 800285c:	f000 fd12 	bl	8003284 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002860:	6823      	ldr	r3, [r4, #0]
 8002862:	2202      	movs	r2, #2
 8002864:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002866:	076a      	lsls	r2, r5, #29
 8002868:	d501      	bpl.n	800286e <HAL_ADC_IRQHandler+0x42>
 800286a:	0773      	lsls	r3, r6, #29
 800286c:	d403      	bmi.n	8002876 <HAL_ADC_IRQHandler+0x4a>
 800286e:	0728      	lsls	r0, r5, #28
 8002870:	d532      	bpl.n	80028d8 <HAL_ADC_IRQHandler+0xac>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002872:	0731      	lsls	r1, r6, #28
 8002874:	d530      	bpl.n	80028d8 <HAL_ADC_IRQHandler+0xac>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002876:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002878:	6820      	ldr	r0, [r4, #0]
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800287a:	06da      	lsls	r2, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800287c:	bf5e      	ittt	pl
 800287e:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8002880:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 8002884:	6563      	strpl	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002886:	68c3      	ldr	r3, [r0, #12]
 8002888:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800288c:	d11e      	bne.n	80028cc <HAL_ADC_IRQHandler+0xa0>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800288e:	4b76      	ldr	r3, [pc, #472]	; (8002a68 <HAL_ADC_IRQHandler+0x23c>)
 8002890:	4298      	cmp	r0, r3
 8002892:	f000 80db 	beq.w	8002a4c <HAL_ADC_IRQHandler+0x220>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002896:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002898:	049b      	lsls	r3, r3, #18
 800289a:	d417      	bmi.n	80028cc <HAL_ADC_IRQHandler+0xa0>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800289c:	6803      	ldr	r3, [r0, #0]
 800289e:	0719      	lsls	r1, r3, #28
 80028a0:	d514      	bpl.n	80028cc <HAL_ADC_IRQHandler+0xa0>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028a2:	f7ff fede 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>
 80028a6:	2800      	cmp	r0, #0
 80028a8:	f040 80b1 	bne.w	8002a0e <HAL_ADC_IRQHandler+0x1e2>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80028ac:	6822      	ldr	r2, [r4, #0]
 80028ae:	6853      	ldr	r3, [r2, #4]
 80028b0:	f023 030c 	bic.w	r3, r3, #12
 80028b4:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028b6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028bc:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80028be:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028c0:	04da      	lsls	r2, r3, #19
 80028c2:	d403      	bmi.n	80028cc <HAL_ADC_IRQHandler+0xa0>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028c6:	f043 0301 	orr.w	r3, r3, #1
 80028ca:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80028cc:	4620      	mov	r0, r4
 80028ce:	f7ff ffa3 	bl	8002818 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80028d2:	6823      	ldr	r3, [r4, #0]
 80028d4:	220c      	movs	r2, #12
 80028d6:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80028d8:	06ab      	lsls	r3, r5, #26
 80028da:	d501      	bpl.n	80028e0 <HAL_ADC_IRQHandler+0xb4>
 80028dc:	06b0      	lsls	r0, r6, #26
 80028de:	d403      	bmi.n	80028e8 <HAL_ADC_IRQHandler+0xbc>
 80028e0:	0669      	lsls	r1, r5, #25
 80028e2:	d538      	bpl.n	8002956 <HAL_ADC_IRQHandler+0x12a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80028e4:	0672      	lsls	r2, r6, #25
 80028e6:	d536      	bpl.n	8002956 <HAL_ADC_IRQHandler+0x12a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028ea:	4a5f      	ldr	r2, [pc, #380]	; (8002a68 <HAL_ADC_IRQHandler+0x23c>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028ec:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028ee:	bf5e      	ittt	pl
 80028f0:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 80028f2:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 80028f6:	6563      	strpl	r3, [r4, #84]	; 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80028f8:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80028fa:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028fc:	68d9      	ldr	r1, [r3, #12]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028fe:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002900:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
 8002904:	d104      	bne.n	8002910 <HAL_ADC_IRQHandler+0xe4>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002906:	b11f      	cbz	r7, 8002910 <HAL_ADC_IRQHandler+0xe4>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002908:	1fba      	subs	r2, r7, #6
 800290a:	2a01      	cmp	r2, #1
 800290c:	f200 8088 	bhi.w	8002a20 <HAL_ADC_IRQHandler+0x1f4>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002910:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002912:	b9d0      	cbnz	r0, 800294a <HAL_ADC_IRQHandler+0x11e>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002914:	0190      	lsls	r0, r2, #6
 8002916:	d505      	bpl.n	8002924 <HAL_ADC_IRQHandler+0xf8>
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002918:	f402 5000 	and.w	r0, r2, #8192	; 0x2000
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800291c:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002920:	4301      	orrs	r1, r0
 8002922:	d112      	bne.n	800294a <HAL_ADC_IRQHandler+0x11e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002924:	6819      	ldr	r1, [r3, #0]
 8002926:	0648      	lsls	r0, r1, #25
 8002928:	d50f      	bpl.n	800294a <HAL_ADC_IRQHandler+0x11e>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800292a:	0291      	lsls	r1, r2, #10
 800292c:	d40d      	bmi.n	800294a <HAL_ADC_IRQHandler+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	0712      	lsls	r2, r2, #28
 8002932:	d478      	bmi.n	8002a26 <HAL_ADC_IRQHandler+0x1fa>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800293a:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800293c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800293e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002942:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002944:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002946:	05d8      	lsls	r0, r3, #23
 8002948:	d576      	bpl.n	8002a38 <HAL_ADC_IRQHandler+0x20c>
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800294a:	4620      	mov	r0, r4
 800294c:	f000 fc96 	bl	800327c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002950:	6823      	ldr	r3, [r4, #0]
 8002952:	2260      	movs	r2, #96	; 0x60
 8002954:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002956:	0629      	lsls	r1, r5, #24
 8002958:	d50b      	bpl.n	8002972 <HAL_ADC_IRQHandler+0x146>
 800295a:	0632      	lsls	r2, r6, #24
 800295c:	d509      	bpl.n	8002972 <HAL_ADC_IRQHandler+0x146>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800295e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002964:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002966:	4620      	mov	r0, r4
 8002968:	f7ff ff5d 	bl	8002826 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800296c:	6823      	ldr	r3, [r4, #0]
 800296e:	2280      	movs	r2, #128	; 0x80
 8002970:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002972:	05eb      	lsls	r3, r5, #23
 8002974:	d50c      	bpl.n	8002990 <HAL_ADC_IRQHandler+0x164>
 8002976:	05f0      	lsls	r0, r6, #23
 8002978:	d50a      	bpl.n	8002990 <HAL_ADC_IRQHandler+0x164>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800297a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800297c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002980:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002982:	4620      	mov	r0, r4
 8002984:	f000 fc7c 	bl	8003280 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800298e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002990:	05a9      	lsls	r1, r5, #22
 8002992:	d50c      	bpl.n	80029ae <HAL_ADC_IRQHandler+0x182>
 8002994:	05b2      	lsls	r2, r6, #22
 8002996:	d50a      	bpl.n	80029ae <HAL_ADC_IRQHandler+0x182>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002998:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800299a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800299e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80029a0:	4620      	mov	r0, r4
 80029a2:	f000 fc6e 	bl	8003282 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ac:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80029ae:	06eb      	lsls	r3, r5, #27
 80029b0:	d518      	bpl.n	80029e4 <HAL_ADC_IRQHandler+0x1b8>
 80029b2:	06f0      	lsls	r0, r6, #27
 80029b4:	d516      	bpl.n	80029e4 <HAL_ADC_IRQHandler+0x1b8>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80029b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80029b8:	b133      	cbz	r3, 80029c8 <HAL_ADC_IRQHandler+0x19c>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80029ba:	2f00      	cmp	r7, #0
 80029bc:	d041      	beq.n	8002a42 <HAL_ADC_IRQHandler+0x216>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80029be:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80029c2:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80029c6:	d00a      	beq.n	80029de <HAL_ADC_IRQHandler+0x1b2>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80029c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029ce:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80029d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80029d2:	f043 0302 	orr.w	r3, r3, #2
 80029d6:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 80029d8:	4620      	mov	r0, r4
 80029da:	f7ff ff25 	bl	8002828 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029de:	6823      	ldr	r3, [r4, #0]
 80029e0:	2210      	movs	r2, #16
 80029e2:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80029e4:	0569      	lsls	r1, r5, #21
 80029e6:	d53c      	bpl.n	8002a62 <HAL_ADC_IRQHandler+0x236>
 80029e8:	0572      	lsls	r2, r6, #21
 80029ea:	d53a      	bpl.n	8002a62 <HAL_ADC_IRQHandler+0x236>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80029ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029f2:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80029f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80029f6:	f043 0308 	orr.w	r3, r3, #8
 80029fa:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002a02:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002a04:	601a      	str	r2, [r3, #0]
}
 8002a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002a0a:	f000 bc38 	b.w	800327e <HAL_ADCEx_InjectedQueueOverflowCallback>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a0e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a10:	f043 0310 	orr.w	r3, r3, #16
 8002a14:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	65a3      	str	r3, [r4, #88]	; 0x58
 8002a1e:	e755      	b.n	80028cc <HAL_ADC_IRQHandler+0xa0>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a20:	4a12      	ldr	r2, [pc, #72]	; (8002a6c <HAL_ADC_IRQHandler+0x240>)
 8002a22:	68d2      	ldr	r2, [r2, #12]
 8002a24:	e775      	b.n	8002912 <HAL_ADC_IRQHandler+0xe6>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a26:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a28:	f043 0310 	orr.w	r3, r3, #16
 8002a2c:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	65a3      	str	r3, [r4, #88]	; 0x58
 8002a36:	e788      	b.n	800294a <HAL_ADC_IRQHandler+0x11e>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a38:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	6563      	str	r3, [r4, #84]	; 0x54
 8002a40:	e783      	b.n	800294a <HAL_ADC_IRQHandler+0x11e>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002a42:	6823      	ldr	r3, [r4, #0]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	f013 0f01 	tst.w	r3, #1
 8002a4a:	e7bc      	b.n	80029c6 <HAL_ADC_IRQHandler+0x19a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a4c:	2f09      	cmp	r7, #9
 8002a4e:	d805      	bhi.n	8002a5c <HAL_ADC_IRQHandler+0x230>
 8002a50:	f240 2321 	movw	r3, #545	; 0x221
 8002a54:	40fb      	lsrs	r3, r7
 8002a56:	07db      	lsls	r3, r3, #31
 8002a58:	f53f af1d 	bmi.w	8002896 <HAL_ADC_IRQHandler+0x6a>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a5c:	4b03      	ldr	r3, [pc, #12]	; (8002a6c <HAL_ADC_IRQHandler+0x240>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	e71a      	b.n	8002898 <HAL_ADC_IRQHandler+0x6c>
}
 8002a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a66:	bf00      	nop
 8002a68:	50040100 	.word	0x50040100
 8002a6c:	50040000 	.word	0x50040000
 8002a70:	50040300 	.word	0x50040300

08002a74 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a74:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a76:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a78:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8002a7c:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a7e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a80:	d121      	bne.n	8002ac6 <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a86:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	6811      	ldr	r1, [r2, #0]
 8002a8c:	0708      	lsls	r0, r1, #28
 8002a8e:	d516      	bpl.n	8002abe <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a90:	68d1      	ldr	r1, [r2, #12]
 8002a92:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8002a96:	d10e      	bne.n	8002ab6 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002a98:	68d2      	ldr	r2, [r2, #12]
 8002a9a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002a9e:	d10a      	bne.n	8002ab6 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002aa0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002aa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002aa6:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002aa8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002aaa:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aac:	bf5e      	ittt	pl
 8002aae:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 8002ab0:	f042 0201 	orrpl.w	r2, r2, #1
 8002ab4:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff feae 	bl	8002818 <HAL_ADC_ConvCpltCallback>
}
 8002abc:	bd10      	pop	{r4, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002abe:	68d2      	ldr	r2, [r2, #12]
 8002ac0:	f012 0f02 	tst.w	r2, #2
 8002ac4:	e7eb      	b.n	8002a9e <ADC_DMAConvCplt+0x2a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ac6:	06d2      	lsls	r2, r2, #27
 8002ac8:	d503      	bpl.n	8002ad2 <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff feac 	bl	8002828 <HAL_ADC_ErrorCallback>
 8002ad0:	e7f4      	b.n	8002abc <ADC_DMAConvCplt+0x48>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002ad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ada:	4718      	bx	r3

08002adc <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002adc:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002ade:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ae0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002ae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ae6:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ae8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002aea:	f043 0304 	orr.w	r3, r3, #4
 8002aee:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002af0:	f7ff fe9a 	bl	8002828 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002af4:	bd08      	pop	{r3, pc}
	...

08002af8 <HAL_ADC_ConfigChannel>:
{
 8002af8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002afa:	2300      	movs	r3, #0
 8002afc:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002afe:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002b02:	2b01      	cmp	r3, #1
{
 8002b04:	4605      	mov	r5, r0
 8002b06:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8002b08:	f000 81a5 	beq.w	8002e56 <HAL_ADC_ConfigChannel+0x35e>
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b12:	6800      	ldr	r0, [r0, #0]
 8002b14:	f7ff fda5 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>
 8002b18:	2800      	cmp	r0, #0
 8002b1a:	f040 8196 	bne.w	8002e4a <HAL_ADC_ConfigChannel+0x352>
    if (sConfig->Rank <= 5U)
 8002b1e:	684b      	ldr	r3, [r1, #4]
 8002b20:	2b05      	cmp	r3, #5
 8002b22:	d809      	bhi.n	8002b38 <HAL_ADC_ConfigChannel+0x40>
      switch (sConfig->Rank)
 8002b24:	3b02      	subs	r3, #2
 8002b26:	2b03      	cmp	r3, #3
 8002b28:	f200 8094 	bhi.w	8002c54 <HAL_ADC_ConfigChannel+0x15c>
 8002b2c:	e8df f003 	tbb	[pc, r3]
 8002b30:	8f8d8b02 	.word	0x8f8d8b02
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002b34:	230c      	movs	r3, #12
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002b36:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b38:	6862      	ldr	r2, [r4, #4]
 8002b3a:	6828      	ldr	r0, [r5, #0]
  MODIFY_REG(*preg,
 8002b3c:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002b3e:	0991      	lsrs	r1, r2, #6
 8002b40:	f001 010c 	and.w	r1, r1, #12
 8002b44:	f100 0730 	add.w	r7, r0, #48	; 0x30
  MODIFY_REG(*preg,
 8002b48:	f002 021f 	and.w	r2, r2, #31
 8002b4c:	59ce      	ldr	r6, [r1, r7]
 8002b4e:	f04f 0c1f 	mov.w	ip, #31
 8002b52:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002b56:	4093      	lsls	r3, r2
 8002b58:	fa0c f202 	lsl.w	r2, ip, r2
 8002b5c:	ea26 0202 	bic.w	r2, r6, r2
 8002b60:	4313      	orrs	r3, r2
 8002b62:	51cb      	str	r3, [r1, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b64:	f7ff fd7d 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>
 8002b68:	4601      	mov	r1, r0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b6a:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b6c:	6882      	ldr	r2, [r0, #8]
 8002b6e:	f002 0208 	and.w	r2, r2, #8
 8002b72:	430a      	orrs	r2, r1
 8002b74:	d124      	bne.n	8002bc0 <HAL_ADC_ConfigChannel+0xc8>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b76:	68a3      	ldr	r3, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b78:	6821      	ldr	r1, [r4, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b7e:	d16b      	bne.n	8002c58 <HAL_ADC_ConfigChannel+0x160>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b80:	f7ff fd5e 	bl	8002640 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002b84:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002b86:	6953      	ldr	r3, [r2, #20]
 8002b88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b8c:	6153      	str	r3, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b8e:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b90:	6828      	ldr	r0, [r5, #0]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b92:	6822      	ldr	r2, [r4, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b94:	68c1      	ldr	r1, [r0, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b96:	2e04      	cmp	r6, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b98:	f100 0360 	add.w	r3, r0, #96	; 0x60
 8002b9c:	d064      	beq.n	8002c68 <HAL_ADC_ConfigChannel+0x170>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b9e:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002ba2:	0048      	lsls	r0, r1, #1
 8002ba4:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8002ba6:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
 8002baa:	4081      	lsls	r1, r0
 8002bac:	48ab      	ldr	r0, [pc, #684]	; (8002e5c <HAL_ADC_ConfigChannel+0x364>)
 8002bae:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002bb2:	4038      	ands	r0, r7
 8002bb4:	4310      	orrs	r0, r2
 8002bb6:	4301      	orrs	r1, r0
 8002bb8:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8002bbc:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bc0:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002bc2:	6883      	ldr	r3, [r0, #8]
 8002bc4:	07d9      	lsls	r1, r3, #31
 8002bc6:	d433      	bmi.n	8002c30 <HAL_ADC_ConfigChannel+0x138>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002bc8:	68e7      	ldr	r7, [r4, #12]
 8002bca:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8002bcc:	4aa4      	ldr	r2, [pc, #656]	; (8002e60 <HAL_ADC_ConfigChannel+0x368>)
 8002bce:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8002bd2:	f007 0c18 	and.w	ip, r7, #24
 8002bd6:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8002bda:	fa22 f20c 	lsr.w	r2, r2, ip
 8002bde:	401a      	ands	r2, r3
 8002be0:	ea21 0106 	bic.w	r1, r1, r6
 8002be4:	430a      	orrs	r2, r1
 8002be6:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002bea:	4a9e      	ldr	r2, [pc, #632]	; (8002e64 <HAL_ADC_ConfigChannel+0x36c>)
 8002bec:	4297      	cmp	r7, r2
 8002bee:	d11f      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x138>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bf0:	2e00      	cmp	r6, #0
 8002bf2:	f040 808e 	bne.w	8002d12 <HAL_ADC_ConfigChannel+0x21a>
 8002bf6:	0e9a      	lsrs	r2, r3, #26
 8002bf8:	3201      	adds	r2, #1
 8002bfa:	f002 071f 	and.w	r7, r2, #31
 8002bfe:	2101      	movs	r1, #1
 8002c00:	0692      	lsls	r2, r2, #26
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c02:	2f09      	cmp	r7, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c04:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002c08:	fa01 f107 	lsl.w	r1, r1, r7
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c0c:	f200 80b3 	bhi.w	8002d76 <HAL_ADC_ConfigChannel+0x27e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c10:	430a      	orrs	r2, r1
 8002c12:	2e00      	cmp	r6, #0
 8002c14:	f040 8099 	bne.w	8002d4a <HAL_ADC_ConfigChannel+0x252>
 8002c18:	0e9b      	lsrs	r3, r3, #26
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	f003 031f 	and.w	r3, r3, #31
 8002c20:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002c24:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c26:	ea42 0103 	orr.w	r1, r2, r3
 8002c2a:	68a2      	ldr	r2, [r4, #8]
 8002c2c:	f7ff fd08 	bl	8002640 <LL_ADC_SetChannelSamplingTime>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c30:	6821      	ldr	r1, [r4, #0]
 8002c32:	4b8d      	ldr	r3, [pc, #564]	; (8002e68 <HAL_ADC_ConfigChannel+0x370>)
 8002c34:	4219      	tst	r1, r3
 8002c36:	f040 80b9 	bne.w	8002dac <HAL_ADC_ConfigChannel+0x2b4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c3a:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8002c42:	b003      	add	sp, #12
 8002c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002c46:	2312      	movs	r3, #18
 8002c48:	e775      	b.n	8002b36 <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002c4a:	2318      	movs	r3, #24
 8002c4c:	e773      	b.n	8002b36 <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002c4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c52:	e770      	b.n	8002b36 <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002c54:	2306      	movs	r3, #6
 8002c56:	e76e      	b.n	8002b36 <HAL_ADC_ConfigChannel+0x3e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002c58:	461a      	mov	r2, r3
 8002c5a:	f7ff fcf1 	bl	8002640 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002c5e:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c60:	6953      	ldr	r3, [r2, #20]
 8002c62:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c66:	e791      	b.n	8002b8c <HAL_ADC_ConfigChannel+0x94>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c68:	6e01      	ldr	r1, [r0, #96]	; 0x60
 8002c6a:	6e01      	ldr	r1, [r0, #96]	; 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c6c:	f3c2 0612 	ubfx	r6, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c70:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c74:	2e00      	cmp	r6, #0
 8002c76:	d138      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x1f2>
 8002c78:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c7c:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002c7e:	bf02      	ittt	eq
 8002c80:	6e02      	ldreq	r2, [r0, #96]	; 0x60
 8002c82:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002c86:	6602      	streq	r2, [r0, #96]	; 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c88:	685a      	ldr	r2, [r3, #4]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c8a:	6822      	ldr	r2, [r4, #0]
 8002c8c:	6859      	ldr	r1, [r3, #4]
 8002c8e:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c92:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c96:	bb68      	cbnz	r0, 8002cf4 <HAL_ADC_ConfigChannel+0x1fc>
 8002c98:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c9c:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002c9e:	bf02      	ittt	eq
 8002ca0:	685a      	ldreq	r2, [r3, #4]
 8002ca2:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002ca6:	605a      	streq	r2, [r3, #4]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ca8:	689a      	ldr	r2, [r3, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002caa:	6822      	ldr	r2, [r4, #0]
 8002cac:	6899      	ldr	r1, [r3, #8]
 8002cae:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cb2:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cb6:	bb10      	cbnz	r0, 8002cfe <HAL_ADC_ConfigChannel+0x206>
 8002cb8:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cbc:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002cbe:	bf02      	ittt	eq
 8002cc0:	689a      	ldreq	r2, [r3, #8]
 8002cc2:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002cc6:	609a      	streq	r2, [r3, #8]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002cc8:	68da      	ldr	r2, [r3, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cca:	6822      	ldr	r2, [r4, #0]
 8002ccc:	68d9      	ldr	r1, [r3, #12]
 8002cce:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cd2:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cd6:	b9b8      	cbnz	r0, 8002d08 <HAL_ADC_ConfigChannel+0x210>
 8002cd8:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cdc:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002cde:	bf02      	ittt	eq
 8002ce0:	68da      	ldreq	r2, [r3, #12]
 8002ce2:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002ce6:	60da      	streq	r2, [r3, #12]
}
 8002ce8:	e76a      	b.n	8002bc0 <HAL_ADC_ConfigChannel+0xc8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	fa92 f2a2 	rbit	r2, r2
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002cee:	fab2 f282 	clz	r2, r2
 8002cf2:	e7c3      	b.n	8002c7c <HAL_ADC_ConfigChannel+0x184>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002cf8:	fab2 f282 	clz	r2, r2
 8002cfc:	e7ce      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x1a4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfe:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002d02:	fab2 f282 	clz	r2, r2
 8002d06:	e7d9      	b.n	8002cbc <HAL_ADC_ConfigChannel+0x1c4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d08:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002d0c:	fab2 f282 	clz	r2, r2
 8002d10:	e7e4      	b.n	8002cdc <HAL_ADC_ConfigChannel+0x1e4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d12:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8002d16:	b132      	cbz	r2, 8002d26 <HAL_ADC_ConfigChannel+0x22e>
  return __builtin_clz(value);
 8002d18:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d1c:	3201      	adds	r2, #1
 8002d1e:	f002 021f 	and.w	r2, r2, #31
 8002d22:	2a09      	cmp	r2, #9
 8002d24:	d816      	bhi.n	8002d54 <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d26:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002d2a:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d2e:	3201      	adds	r2, #1
 8002d30:	0692      	lsls	r2, r2, #26
 8002d32:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002d3a:	fab1 f181 	clz	r1, r1
 8002d3e:	3101      	adds	r1, #1
 8002d40:	f001 071f 	and.w	r7, r1, #31
 8002d44:	2101      	movs	r1, #1
 8002d46:	40b9      	lsls	r1, r7
 8002d48:	e762      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x118>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4a:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 8002d4e:	fab3 f383 	clz	r3, r3
 8002d52:	e762      	b.n	8002c1a <HAL_ADC_ConfigChannel+0x122>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d54:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002d58:	fab2 f282 	clz	r2, r2
 8002d5c:	3201      	adds	r2, #1
 8002d5e:	0692      	lsls	r2, r2, #26
 8002d60:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002d68:	fab1 f181 	clz	r1, r1
 8002d6c:	3101      	adds	r1, #1
 8002d6e:	f001 071f 	and.w	r7, r1, #31
 8002d72:	2101      	movs	r1, #1
 8002d74:	40b9      	lsls	r1, r7
 8002d76:	430a      	orrs	r2, r1
 8002d78:	b95e      	cbnz	r6, 8002d92 <HAL_ADC_ConfigChannel+0x29a>
 8002d7a:	0e9e      	lsrs	r6, r3, #26
 8002d7c:	3601      	adds	r6, #1
 8002d7e:	f006 061f 	and.w	r6, r6, #31
 8002d82:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8002d86:	391e      	subs	r1, #30
 8002d88:	0509      	lsls	r1, r1, #20
 8002d8a:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d8e:	4311      	orrs	r1, r2
 8002d90:	e74b      	b.n	8002c2a <HAL_ADC_ConfigChannel+0x132>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d92:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002d96:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d9a:	3101      	adds	r1, #1
 8002d9c:	f001 031f 	and.w	r3, r1, #31
 8002da0:	f06f 061d 	mvn.w	r6, #29
 8002da4:	2103      	movs	r1, #3
 8002da6:	fb11 6103 	smlabb	r1, r1, r3, r6
 8002daa:	e7ed      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x290>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002dac:	4b2f      	ldr	r3, [pc, #188]	; (8002e6c <HAL_ADC_ConfigChannel+0x374>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dae:	4a30      	ldr	r2, [pc, #192]	; (8002e70 <HAL_ADC_ConfigChannel+0x378>)
 8002db0:	6898      	ldr	r0, [r3, #8]
 8002db2:	4291      	cmp	r1, r2
 8002db4:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
 8002db8:	d11e      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x300>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002dba:	0202      	lsls	r2, r0, #8
 8002dbc:	f53f af3d 	bmi.w	8002c3a <HAL_ADC_ConfigChannel+0x142>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dc0:	6829      	ldr	r1, [r5, #0]
 8002dc2:	4a2c      	ldr	r2, [pc, #176]	; (8002e74 <HAL_ADC_ConfigChannel+0x37c>)
 8002dc4:	4291      	cmp	r1, r2
 8002dc6:	f47f af38 	bne.w	8002c3a <HAL_ADC_ConfigChannel+0x142>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002dd0:	4322      	orrs	r2, r4
 8002dd2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002dd6:	609a      	str	r2, [r3, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002dd8:	4b27      	ldr	r3, [pc, #156]	; (8002e78 <HAL_ADC_ConfigChannel+0x380>)
 8002dda:	4a28      	ldr	r2, [pc, #160]	; (8002e7c <HAL_ADC_ConfigChannel+0x384>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	fbb3 f2f2 	udiv	r2, r3, r2
 8002de2:	230c      	movs	r3, #12
 8002de4:	fb02 3303 	mla	r3, r2, r3, r3
            wait_loop_index--;
 8002de8:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8002dea:	9b01      	ldr	r3, [sp, #4]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f43f af24 	beq.w	8002c3a <HAL_ADC_ConfigChannel+0x142>
            wait_loop_index--;
 8002df2:	9b01      	ldr	r3, [sp, #4]
 8002df4:	3b01      	subs	r3, #1
 8002df6:	e7f7      	b.n	8002de8 <HAL_ADC_ConfigChannel+0x2f0>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002df8:	4a21      	ldr	r2, [pc, #132]	; (8002e80 <HAL_ADC_ConfigChannel+0x388>)
 8002dfa:	4291      	cmp	r1, r2
 8002dfc:	d111      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x32a>
 8002dfe:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8002e02:	f47f af1a 	bne.w	8002c3a <HAL_ADC_ConfigChannel+0x142>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e06:	6829      	ldr	r1, [r5, #0]
 8002e08:	f1a2 42f7 	sub.w	r2, r2, #2071986176	; 0x7b800000
 8002e0c:	4291      	cmp	r1, r2
 8002e0e:	f47f af14 	bne.w	8002c3a <HAL_ADC_ConfigChannel+0x142>
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002e18:	4322      	orrs	r2, r4
 8002e1a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002e1e:	609a      	str	r2, [r3, #8]
}
 8002e20:	e70c      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x144>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e22:	4a18      	ldr	r2, [pc, #96]	; (8002e84 <HAL_ADC_ConfigChannel+0x38c>)
 8002e24:	4291      	cmp	r1, r2
 8002e26:	f47f af08 	bne.w	8002c3a <HAL_ADC_ConfigChannel+0x142>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002e2a:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8002e2e:	f47f af04 	bne.w	8002c3a <HAL_ADC_ConfigChannel+0x142>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002e32:	6829      	ldr	r1, [r5, #0]
 8002e34:	4a0f      	ldr	r2, [pc, #60]	; (8002e74 <HAL_ADC_ConfigChannel+0x37c>)
 8002e36:	4291      	cmp	r1, r2
 8002e38:	f47f aeff 	bne.w	8002c3a <HAL_ADC_ConfigChannel+0x142>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002e3c:	689a      	ldr	r2, [r3, #8]
 8002e3e:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002e42:	4322      	orrs	r2, r4
 8002e44:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002e48:	e7e9      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x326>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e4a:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8002e4c:	f042 0220 	orr.w	r2, r2, #32
 8002e50:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002e52:	4618      	mov	r0, r3
 8002e54:	e6f2      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x144>
  __HAL_LOCK(hadc);
 8002e56:	2002      	movs	r0, #2
 8002e58:	e6f3      	b.n	8002c42 <HAL_ADC_ConfigChannel+0x14a>
 8002e5a:	bf00      	nop
 8002e5c:	03fff000 	.word	0x03fff000
 8002e60:	0007ffff 	.word	0x0007ffff
 8002e64:	407f0000 	.word	0x407f0000
 8002e68:	80080000 	.word	0x80080000
 8002e6c:	50040300 	.word	0x50040300
 8002e70:	c7520000 	.word	0xc7520000
 8002e74:	50040000 	.word	0x50040000
 8002e78:	20000010 	.word	0x20000010
 8002e7c:	00030d40 	.word	0x00030d40
 8002e80:	cb840000 	.word	0xcb840000
 8002e84:	80000001 	.word	0x80000001

08002e88 <ADC_Enable>:
{
 8002e88:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002e8a:	2300      	movs	r3, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e8c:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8002e8e:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e90:	6893      	ldr	r3, [r2, #8]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e92:	07dd      	lsls	r5, r3, #31
{
 8002e94:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e96:	d502      	bpl.n	8002e9e <ADC_Enable+0x16>
  return HAL_OK;
 8002e98:	2000      	movs	r0, #0
}
 8002e9a:	b002      	add	sp, #8
 8002e9c:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e9e:	6891      	ldr	r1, [r2, #8]
 8002ea0:	4b20      	ldr	r3, [pc, #128]	; (8002f24 <ADC_Enable+0x9c>)
 8002ea2:	4219      	tst	r1, r3
 8002ea4:	d009      	beq.n	8002eba <ADC_Enable+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ea6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ea8:	f043 0310 	orr.w	r3, r3, #16
 8002eac:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002eb0:	f043 0301 	orr.w	r3, r3, #1
 8002eb4:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8002eb6:	2001      	movs	r0, #1
 8002eb8:	e7ef      	b.n	8002e9a <ADC_Enable+0x12>
  MODIFY_REG(ADCx->CR,
 8002eba:	6893      	ldr	r3, [r2, #8]
 8002ebc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ec0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ec4:	f043 0301 	orr.w	r3, r3, #1
 8002ec8:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002eca:	4b17      	ldr	r3, [pc, #92]	; (8002f28 <ADC_Enable+0xa0>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002ece:	0218      	lsls	r0, r3, #8
 8002ed0:	d419      	bmi.n	8002f06 <ADC_Enable+0x7e>
    tickstart = HAL_GetTick();
 8002ed2:	f7ff fb9b 	bl	800260c <HAL_GetTick>
  MODIFY_REG(ADCx->CR,
 8002ed6:	4e15      	ldr	r6, [pc, #84]	; (8002f2c <ADC_Enable+0xa4>)
 8002ed8:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002eda:	6822      	ldr	r2, [r4, #0]
 8002edc:	6813      	ldr	r3, [r2, #0]
 8002ede:	07db      	lsls	r3, r3, #31
 8002ee0:	d4da      	bmi.n	8002e98 <ADC_Enable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ee2:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ee4:	07d9      	lsls	r1, r3, #31
  MODIFY_REG(ADCx->CR,
 8002ee6:	bf5f      	itttt	pl
 8002ee8:	6893      	ldrpl	r3, [r2, #8]
 8002eea:	4033      	andpl	r3, r6
 8002eec:	f043 0301 	orrpl.w	r3, r3, #1
 8002ef0:	6093      	strpl	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ef2:	f7ff fb8b 	bl	800260c <HAL_GetTick>
 8002ef6:	1b40      	subs	r0, r0, r5
 8002ef8:	2802      	cmp	r0, #2
 8002efa:	d9ee      	bls.n	8002eda <ADC_Enable+0x52>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	07da      	lsls	r2, r3, #31
 8002f02:	d4ea      	bmi.n	8002eda <ADC_Enable+0x52>
 8002f04:	e7cf      	b.n	8002ea6 <ADC_Enable+0x1e>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f06:	4b0a      	ldr	r3, [pc, #40]	; (8002f30 <ADC_Enable+0xa8>)
 8002f08:	4a0a      	ldr	r2, [pc, #40]	; (8002f34 <ADC_Enable+0xac>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	fbb3 f2f2 	udiv	r2, r3, r2
 8002f10:	230c      	movs	r3, #12
 8002f12:	fb02 3303 	mla	r3, r2, r3, r3
        wait_loop_index--;
 8002f16:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8002f18:	9b01      	ldr	r3, [sp, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0d9      	beq.n	8002ed2 <ADC_Enable+0x4a>
        wait_loop_index--;
 8002f1e:	9b01      	ldr	r3, [sp, #4]
 8002f20:	3b01      	subs	r3, #1
 8002f22:	e7f8      	b.n	8002f16 <ADC_Enable+0x8e>
 8002f24:	8000003f 	.word	0x8000003f
 8002f28:	50040300 	.word	0x50040300
 8002f2c:	7fffffc0 	.word	0x7fffffc0
 8002f30:	20000010 	.word	0x20000010
 8002f34:	00030d40 	.word	0x00030d40

08002f38 <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002f38:	4b4f      	ldr	r3, [pc, #316]	; (8003078 <HAL_ADC_Start_IT+0x140>)
{
 8002f3a:	b570      	push	{r4, r5, r6, lr}
 8002f3c:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f3e:	6800      	ldr	r0, [r0, #0]
 8002f40:	689e      	ldr	r6, [r3, #8]
 8002f42:	f7ff fb8e 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>
 8002f46:	4605      	mov	r5, r0
 8002f48:	2800      	cmp	r0, #0
 8002f4a:	f040 808f 	bne.w	800306c <HAL_ADC_Start_IT+0x134>
    __HAL_LOCK(hadc);
 8002f4e:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	f000 808a 	beq.w	800306c <HAL_ADC_Start_IT+0x134>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8002f5e:	4620      	mov	r0, r4
 8002f60:	f7ff ff92 	bl	8002e88 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002f64:	2800      	cmp	r0, #0
 8002f66:	d17e      	bne.n	8003066 <HAL_ADC_Start_IT+0x12e>
      ADC_STATE_CLR_SET(hadc->State,
 8002f68:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f6a:	4944      	ldr	r1, [pc, #272]	; (800307c <HAL_ADC_Start_IT+0x144>)
      ADC_STATE_CLR_SET(hadc->State,
 8002f6c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f70:	f023 0301 	bic.w	r3, r3, #1
 8002f74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f78:	6563      	str	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	428b      	cmp	r3, r1
 8002f7e:	f006 021f 	and.w	r2, r6, #31
 8002f82:	d075      	beq.n	8003070 <HAL_ADC_Start_IT+0x138>
 8002f84:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f86:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002f88:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 8002f8c:	6565      	str	r5, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f8e:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002f90:	f415 5580 	ands.w	r5, r5, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f94:	bf1c      	itt	ne
 8002f96:	6da5      	ldrne	r5, [r4, #88]	; 0x58
 8002f98:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002f9c:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f9e:	251c      	movs	r5, #28
 8002fa0:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 8002fa2:	2500      	movs	r5, #0
 8002fa4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002fa8:	685d      	ldr	r5, [r3, #4]
 8002faa:	f025 051c 	bic.w	r5, r5, #28
 8002fae:	605d      	str	r5, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002fb0:	6965      	ldr	r5, [r4, #20]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002fb2:	685e      	ldr	r6, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002fb4:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002fb6:	bf0c      	ite	eq
 8002fb8:	f046 0608 	orreq.w	r6, r6, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002fbc:	f046 0604 	orrne.w	r6, r6, #4
 8002fc0:	605e      	str	r6, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002fc2:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8002fc4:	b91e      	cbnz	r6, 8002fce <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002fc6:	685e      	ldr	r6, [r3, #4]
 8002fc8:	f046 0610 	orr.w	r6, r6, #16
 8002fcc:	605e      	str	r6, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fce:	428b      	cmp	r3, r1
 8002fd0:	d007      	beq.n	8002fe2 <HAL_ADC_Start_IT+0xaa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fd2:	2a09      	cmp	r2, #9
 8002fd4:	d828      	bhi.n	8003028 <HAL_ADC_Start_IT+0xf0>
 8002fd6:	f240 2621 	movw	r6, #545	; 0x221
 8002fda:	fa26 f202 	lsr.w	r2, r6, r2
 8002fde:	07d6      	lsls	r6, r2, #31
 8002fe0:	d522      	bpl.n	8003028 <HAL_ADC_Start_IT+0xf0>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002fe2:	68da      	ldr	r2, [r3, #12]
 8002fe4:	0191      	lsls	r1, r2, #6
 8002fe6:	d516      	bpl.n	8003016 <HAL_ADC_Start_IT+0xde>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fe8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002fea:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002fee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002ff2:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002ff4:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002ff6:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ff8:	bf0b      	itete	eq
 8002ffa:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002ffe:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003002:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003004:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003006:	bf0b      	itete	eq
 8003008:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800300a:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800300c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003010:	f042 0220 	orrne.w	r2, r2, #32
 8003014:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800301c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003020:	f042 0204 	orr.w	r2, r2, #4
 8003024:	609a      	str	r2, [r3, #8]
}
 8003026:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003028:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800302a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800302e:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003030:	68ca      	ldr	r2, [r1, #12]
 8003032:	0192      	lsls	r2, r2, #6
 8003034:	d5f7      	bpl.n	8003026 <HAL_ADC_Start_IT+0xee>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003036:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003038:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800303c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003040:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003042:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8003044:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003046:	bf0b      	itete	eq
 8003048:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800304c:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003050:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003052:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003054:	bf0b      	itete	eq
 8003056:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003058:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800305a:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800305e:	f042 0220 	orrne.w	r2, r2, #32
 8003062:	605a      	str	r2, [r3, #4]
              break;
 8003064:	e7df      	b.n	8003026 <HAL_ADC_Start_IT+0xee>
      __HAL_UNLOCK(hadc);
 8003066:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 800306a:	e7dc      	b.n	8003026 <HAL_ADC_Start_IT+0xee>
    tmp_hal_status = HAL_BUSY;
 800306c:	2002      	movs	r0, #2
 800306e:	e7da      	b.n	8003026 <HAL_ADC_Start_IT+0xee>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003070:	4903      	ldr	r1, [pc, #12]	; (8003080 <HAL_ADC_Start_IT+0x148>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003072:	2a00      	cmp	r2, #0
 8003074:	d087      	beq.n	8002f86 <HAL_ADC_Start_IT+0x4e>
 8003076:	e78a      	b.n	8002f8e <HAL_ADC_Start_IT+0x56>
 8003078:	50040300 	.word	0x50040300
 800307c:	50040100 	.word	0x50040100
 8003080:	50040000 	.word	0x50040000

08003084 <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003084:	4b37      	ldr	r3, [pc, #220]	; (8003164 <HAL_ADC_Start_DMA+0xe0>)
{
 8003086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800308a:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800308c:	6800      	ldr	r0, [r0, #0]
 800308e:	689b      	ldr	r3, [r3, #8]
{
 8003090:	460e      	mov	r6, r1
 8003092:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003094:	f7ff fae5 	bl	8002662 <LL_ADC_REG_IsConversionOngoing>
 8003098:	2800      	cmp	r0, #0
 800309a:	d15d      	bne.n	8003158 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 800309c:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 80030a0:	2a01      	cmp	r2, #1
 80030a2:	d059      	beq.n	8003158 <HAL_ADC_Start_DMA+0xd4>
 80030a4:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80030a8:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 80030ac:	f04f 0301 	mov.w	r3, #1
 80030b0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80030b4:	d84b      	bhi.n	800314e <HAL_ADC_Start_DMA+0xca>
 80030b6:	f240 2021 	movw	r0, #545	; 0x221
 80030ba:	fa20 f008 	lsr.w	r0, r0, r8
 80030be:	43c0      	mvns	r0, r0
 80030c0:	ea10 0503 	ands.w	r5, r0, r3
 80030c4:	d143      	bne.n	800314e <HAL_ADC_Start_DMA+0xca>
      tmp_hal_status = ADC_Enable(hadc);
 80030c6:	4620      	mov	r0, r4
 80030c8:	f7ff fede 	bl	8002e88 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80030cc:	2800      	cmp	r0, #0
 80030ce:	d13b      	bne.n	8003148 <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 80030d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030d2:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80030d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030d8:	f023 0301 	bic.w	r3, r3, #1
 80030dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e0:	6563      	str	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030e2:	4b21      	ldr	r3, [pc, #132]	; (8003168 <HAL_ADC_Start_DMA+0xe4>)
 80030e4:	4299      	cmp	r1, r3
 80030e6:	d039      	beq.n	800315c <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80030ea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80030ee:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030f0:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030f2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030f4:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030f8:	bf1c      	itt	ne
 80030fa:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 80030fc:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8003100:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003102:	4b1a      	ldr	r3, [pc, #104]	; (800316c <HAL_ADC_Start_DMA+0xe8>)
 8003104:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003106:	4b1a      	ldr	r3, [pc, #104]	; (8003170 <HAL_ADC_Start_DMA+0xec>)
 8003108:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800310a:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <HAL_ADC_Start_DMA+0xf0>)
 800310c:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800310e:	231c      	movs	r3, #28
 8003110:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 8003112:	2300      	movs	r3, #0
 8003114:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003118:	684b      	ldr	r3, [r1, #4]
 800311a:	f043 0310 	orr.w	r3, r3, #16
 800311e:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003120:	68cb      	ldr	r3, [r1, #12]
 8003122:	f043 0301 	orr.w	r3, r3, #1
 8003126:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003128:	4632      	mov	r2, r6
 800312a:	463b      	mov	r3, r7
 800312c:	3140      	adds	r1, #64	; 0x40
 800312e:	f000 f9f3 	bl	8003518 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003132:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003134:	6893      	ldr	r3, [r2, #8]
 8003136:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800313a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800313e:	f043 0304 	orr.w	r3, r3, #4
 8003142:	6093      	str	r3, [r2, #8]
}
 8003144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8003148:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 800314c:	e7fa      	b.n	8003144 <HAL_ADC_Start_DMA+0xc0>
      __HAL_UNLOCK(hadc);
 800314e:	2300      	movs	r3, #0
 8003150:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 8003154:	2001      	movs	r0, #1
 8003156:	e7f5      	b.n	8003144 <HAL_ADC_Start_DMA+0xc0>
    tmp_hal_status = HAL_BUSY;
 8003158:	2002      	movs	r0, #2
 800315a:	e7f3      	b.n	8003144 <HAL_ADC_Start_DMA+0xc0>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800315c:	f1b8 0f00 	cmp.w	r8, #0
 8003160:	d0c2      	beq.n	80030e8 <HAL_ADC_Start_DMA+0x64>
 8003162:	e7c5      	b.n	80030f0 <HAL_ADC_Start_DMA+0x6c>
 8003164:	50040300 	.word	0x50040300
 8003168:	50040100 	.word	0x50040100
 800316c:	08002a75 	.word	0x08002a75
 8003170:	0800281d 	.word	0x0800281d
 8003174:	08002add 	.word	0x08002add

08003178 <ADC_Disable>:
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003178:	6802      	ldr	r2, [r0, #0]
{
 800317a:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800317c:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800317e:	6891      	ldr	r1, [r2, #8]
 8003180:	4604      	mov	r4, r0
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003182:	07c8      	lsls	r0, r1, #31
 8003184:	d401      	bmi.n	800318a <ADC_Disable+0x12>
  return HAL_OK;
 8003186:	2000      	movs	r0, #0
}
 8003188:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 800318a:	0799      	lsls	r1, r3, #30
 800318c:	d4fb      	bmi.n	8003186 <ADC_Disable+0xe>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800318e:	6893      	ldr	r3, [r2, #8]
 8003190:	f003 030d 	and.w	r3, r3, #13
 8003194:	2b01      	cmp	r3, #1
 8003196:	d119      	bne.n	80031cc <ADC_Disable+0x54>
  MODIFY_REG(ADCx->CR,
 8003198:	6893      	ldr	r3, [r2, #8]
 800319a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800319e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80031a2:	f043 0302 	orr.w	r3, r3, #2
 80031a6:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80031a8:	2303      	movs	r3, #3
 80031aa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80031ac:	f7ff fa2e 	bl	800260c <HAL_GetTick>
 80031b0:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031b2:	6823      	ldr	r3, [r4, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	07db      	lsls	r3, r3, #31
 80031b8:	d5e5      	bpl.n	8003186 <ADC_Disable+0xe>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031ba:	f7ff fa27 	bl	800260c <HAL_GetTick>
 80031be:	1b40      	subs	r0, r0, r5
 80031c0:	2802      	cmp	r0, #2
 80031c2:	d9f6      	bls.n	80031b2 <ADC_Disable+0x3a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031c4:	6823      	ldr	r3, [r4, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	07da      	lsls	r2, r3, #31
 80031ca:	d5f2      	bpl.n	80031b2 <ADC_Disable+0x3a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80031ce:	f043 0310 	orr.w	r3, r3, #16
 80031d2:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80031d6:	f043 0301 	orr.w	r3, r3, #1
 80031da:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 80031dc:	2001      	movs	r0, #1
 80031de:	e7d3      	b.n	8003188 <ADC_Disable+0x10>

080031e0 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031e0:	6880      	ldr	r0, [r0, #8]
}
 80031e2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80031e6:	4770      	bx	lr

080031e8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80031e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80031ea:	2300      	movs	r3, #0
 80031ec:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031ee:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80031f2:	2b01      	cmp	r3, #1
{
 80031f4:	4604      	mov	r4, r0
 80031f6:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 80031f8:	d03e      	beq.n	8003278 <HAL_ADCEx_Calibration_Start+0x90>
 80031fa:	2301      	movs	r3, #1
 80031fc:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003200:	f7ff ffba 	bl	8003178 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003204:	2800      	cmp	r0, #0
 8003206:	d133      	bne.n	8003270 <HAL_ADCEx_Calibration_Start+0x88>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003208:	6d62      	ldr	r2, [r4, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800320a:	6826      	ldr	r6, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 800320c:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8003210:	f022 0202 	bic.w	r2, r2, #2
 8003214:	f042 0202 	orr.w	r2, r2, #2
 8003218:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 800321a:	68b3      	ldr	r3, [r6, #8]
 800321c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003220:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003224:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 8003228:	432b      	orrs	r3, r5
 800322a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800322e:	60b3      	str	r3, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003230:	68b3      	ldr	r3, [r6, #8]
 8003232:	2b00      	cmp	r3, #0
 8003234:	da12      	bge.n	800325c <HAL_ADCEx_Calibration_Start+0x74>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
 8003236:	9b01      	ldr	r3, [sp, #4]
 8003238:	3301      	adds	r3, #1
 800323a:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800323c:	9b01      	ldr	r3, [sp, #4]
 800323e:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8003242:	d3f5      	bcc.n	8003230 <HAL_ADCEx_Calibration_Start+0x48>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003244:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003246:	f023 0312 	bic.w	r3, r3, #18
 800324a:	f043 0310 	orr.w	r3, r3, #16
 800324e:	6563      	str	r3, [r4, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003250:	2300      	movs	r3, #0
 8003252:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

        return HAL_ERROR;
 8003256:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8003258:	b002      	add	sp, #8
 800325a:	bd70      	pop	{r4, r5, r6, pc}
    ADC_STATE_CLR_SET(hadc->State,
 800325c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800325e:	f023 0303 	bic.w	r3, r3, #3
 8003262:	f043 0301 	orr.w	r3, r3, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003266:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003268:	2300      	movs	r3, #0
 800326a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return tmp_hal_status;
 800326e:	e7f3      	b.n	8003258 <HAL_ADCEx_Calibration_Start+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003270:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003272:	f043 0310 	orr.w	r3, r3, #16
 8003276:	e7f6      	b.n	8003266 <HAL_ADCEx_Calibration_Start+0x7e>
  __HAL_LOCK(hadc);
 8003278:	2002      	movs	r0, #2
 800327a:	e7ed      	b.n	8003258 <HAL_ADCEx_Calibration_Start+0x70>

0800327c <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800327c:	4770      	bx	lr

0800327e <HAL_ADCEx_InjectedQueueOverflowCallback>:
 800327e:	4770      	bx	lr

08003280 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8003280:	4770      	bx	lr

08003282 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8003282:	4770      	bx	lr

08003284 <HAL_ADCEx_EndOfSamplingCallback>:
 8003284:	4770      	bx	lr
	...

08003288 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003288:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800328a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800328e:	2b01      	cmp	r3, #1
{
 8003290:	b09b      	sub	sp, #108	; 0x6c
 8003292:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8003294:	d052      	beq.n	800333c <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8003296:	2301      	movs	r3, #1
 8003298:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800329c:	6817      	ldr	r7, [r2, #0]
 800329e:	4c28      	ldr	r4, [pc, #160]	; (8003340 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80032a0:	2000      	movs	r0, #0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032a2:	42a7      	cmp	r7, r4
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80032a4:	9016      	str	r0, [sp, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80032a6:	9017      	str	r0, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032a8:	d008      	beq.n	80032bc <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032aa:	6d51      	ldr	r1, [r2, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032ac:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b0:	f041 0120 	orr.w	r1, r1, #32
 80032b4:	6551      	str	r1, [r2, #84]	; 0x54

    return HAL_ERROR;
 80032b6:	4618      	mov	r0, r3
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80032b8:	b01b      	add	sp, #108	; 0x6c
 80032ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80032bc:	4e21      	ldr	r6, [pc, #132]	; (8003344 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 80032be:	4630      	mov	r0, r6
 80032c0:	f7ff ff8e 	bl	80031e0 <LL_ADC_REG_IsConversionOngoing>
 80032c4:	4604      	mov	r4, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032c6:	6810      	ldr	r0, [r2, #0]
 80032c8:	f7ff ff8a 	bl	80031e0 <LL_ADC_REG_IsConversionOngoing>
 80032cc:	4320      	orrs	r0, r4
 80032ce:	d130      	bne.n	8003332 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032d0:	4c1d      	ldr	r4, [pc, #116]	; (8003348 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80032d2:	680d      	ldr	r5, [r1, #0]
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032d4:	68a3      	ldr	r3, [r4, #8]
 80032d6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032da:	b1e5      	cbz	r5, 8003316 <HAL_ADCEx_MultiModeConfigChannel+0x8e>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032dc:	6848      	ldr	r0, [r1, #4]
 80032de:	4303      	orrs	r3, r0
 80032e0:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 80032e4:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 80032e8:	60a3      	str	r3, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032ea:	68b8      	ldr	r0, [r7, #8]
 80032ec:	68b3      	ldr	r3, [r6, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032ee:	4303      	orrs	r3, r0
 80032f0:	f013 0301 	ands.w	r3, r3, #1
 80032f4:	d004      	beq.n	8003300 <HAL_ADCEx_MultiModeConfigChannel+0x78>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032f6:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80032f8:	2300      	movs	r3, #0
 80032fa:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 80032fe:	e7db      	b.n	80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x30>
        MODIFY_REG(tmpADC_Common->CCR,
 8003300:	6889      	ldr	r1, [r1, #8]
 8003302:	68a0      	ldr	r0, [r4, #8]
 8003304:	430d      	orrs	r5, r1
 8003306:	f420 6171 	bic.w	r1, r0, #3856	; 0xf10
 800330a:	f021 010f 	bic.w	r1, r1, #15
 800330e:	430d      	orrs	r5, r1
 8003310:	60a5      	str	r5, [r4, #8]
    tmp_hal_status = HAL_ERROR;
 8003312:	4618      	mov	r0, r3
 8003314:	e7f0      	b.n	80032f8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003316:	60a3      	str	r3, [r4, #8]
 8003318:	68b8      	ldr	r0, [r7, #8]
 800331a:	68b3      	ldr	r3, [r6, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800331c:	4303      	orrs	r3, r0
 800331e:	f013 0301 	ands.w	r3, r3, #1
 8003322:	d1e8      	bne.n	80032f6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003324:	68a1      	ldr	r1, [r4, #8]
 8003326:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 800332a:	f021 010f 	bic.w	r1, r1, #15
 800332e:	60a1      	str	r1, [r4, #8]
 8003330:	e7ef      	b.n	8003312 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003332:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8003334:	f041 0120 	orr.w	r1, r1, #32
 8003338:	6551      	str	r1, [r2, #84]	; 0x54
 800333a:	e7ea      	b.n	8003312 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
  __HAL_LOCK(hadc);
 800333c:	2002      	movs	r0, #2
 800333e:	e7bb      	b.n	80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x30>
 8003340:	50040000 	.word	0x50040000
 8003344:	50040100 	.word	0x50040100
 8003348:	50040300 	.word	0x50040300

0800334c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800334c:	4907      	ldr	r1, [pc, #28]	; (800336c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800334e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003350:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003354:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003356:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003358:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800335c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800335e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003360:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003364:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003368:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800336a:	4770      	bx	lr
 800336c:	e000ed00 	.word	0xe000ed00

08003370 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003370:	4b16      	ldr	r3, [pc, #88]	; (80033cc <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003372:	b530      	push	{r4, r5, lr}
 8003374:	68dc      	ldr	r4, [r3, #12]
 8003376:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800337a:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800337e:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003380:	2d04      	cmp	r5, #4
 8003382:	bf28      	it	cs
 8003384:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003386:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003388:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800338c:	bf8c      	ite	hi
 800338e:	3c03      	subhi	r4, #3
 8003390:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003392:	fa03 f505 	lsl.w	r5, r3, r5
 8003396:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800339a:	40a3      	lsls	r3, r4
 800339c:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a0:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80033a2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a4:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033a8:	bfac      	ite	ge
 80033aa:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ae:	4a08      	ldrlt	r2, [pc, #32]	; (80033d0 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033b0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033b4:	bfb8      	it	lt
 80033b6:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	bfaa      	itet	ge
 80033be:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033c2:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033c4:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80033c8:	bd30      	pop	{r4, r5, pc}
 80033ca:	bf00      	nop
 80033cc:	e000ed00 	.word	0xe000ed00
 80033d0:	e000ed14 	.word	0xe000ed14

080033d4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80033d4:	2800      	cmp	r0, #0
 80033d6:	db08      	blt.n	80033ea <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033d8:	2301      	movs	r3, #1
 80033da:	0942      	lsrs	r2, r0, #5
 80033dc:	f000 001f 	and.w	r0, r0, #31
 80033e0:	fa03 f000 	lsl.w	r0, r3, r0
 80033e4:	4b01      	ldr	r3, [pc, #4]	; (80033ec <HAL_NVIC_EnableIRQ+0x18>)
 80033e6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80033ea:	4770      	bx	lr
 80033ec:	e000e100 	.word	0xe000e100

080033f0 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80033f0:	2800      	cmp	r0, #0
 80033f2:	db0d      	blt.n	8003410 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033f4:	0943      	lsrs	r3, r0, #5
 80033f6:	2201      	movs	r2, #1
 80033f8:	f000 001f 	and.w	r0, r0, #31
 80033fc:	fa02 f000 	lsl.w	r0, r2, r0
 8003400:	3320      	adds	r3, #32
 8003402:	4a04      	ldr	r2, [pc, #16]	; (8003414 <HAL_NVIC_DisableIRQ+0x24>)
 8003404:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003408:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800340c:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	e000e100 	.word	0xe000e100

08003418 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003418:	3801      	subs	r0, #1
 800341a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800341e:	d20b      	bcs.n	8003438 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003420:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003424:	4a05      	ldr	r2, [pc, #20]	; (800343c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003426:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003428:	21f0      	movs	r1, #240	; 0xf0
 800342a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800342e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003430:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003432:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003434:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003436:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003438:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800343a:	4770      	bx	lr
 800343c:	e000ed00 	.word	0xe000ed00

08003440 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003440:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003442:	2800      	cmp	r0, #0
 8003444:	d05b      	beq.n	80034fe <HAL_DMA_Init+0xbe>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003446:	6801      	ldr	r1, [r0, #0]
 8003448:	4b2e      	ldr	r3, [pc, #184]	; (8003504 <HAL_DMA_Init+0xc4>)
 800344a:	4299      	cmp	r1, r3
 800344c:	f04f 0414 	mov.w	r4, #20
 8003450:	d842      	bhi.n	80034d8 <HAL_DMA_Init+0x98>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003452:	4a2d      	ldr	r2, [pc, #180]	; (8003508 <HAL_DMA_Init+0xc8>)
 8003454:	440a      	add	r2, r1
 8003456:	fbb2 f2f4 	udiv	r2, r2, r4
 800345a:	0092      	lsls	r2, r2, #2
 800345c:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800345e:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 8003462:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003464:	2302      	movs	r3, #2
 8003466:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800346a:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800346e:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8003470:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8003472:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003474:	432b      	orrs	r3, r5
 8003476:	6945      	ldr	r5, [r0, #20]
 8003478:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800347a:	6985      	ldr	r5, [r0, #24]
 800347c:	432b      	orrs	r3, r5
 800347e:	69c5      	ldr	r5, [r0, #28]
 8003480:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8003482:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003484:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8003488:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 800348c:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 800348e:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003490:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8003494:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003496:	d016      	beq.n	80034c6 <HAL_DMA_Init+0x86>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003498:	6c44      	ldr	r4, [r0, #68]	; 0x44
    if (DMA1 == hdma->DmaBaseAddress)
 800349a:	6c01      	ldr	r1, [r0, #64]	; 0x40
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800349c:	f004 021c 	and.w	r2, r4, #28

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034a0:	6844      	ldr	r4, [r0, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034a2:	230f      	movs	r3, #15
 80034a4:	4093      	lsls	r3, r2
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034a6:	4094      	lsls	r4, r2
    if (DMA1 == hdma->DmaBaseAddress)
 80034a8:	4a18      	ldr	r2, [pc, #96]	; (800350c <HAL_DMA_Init+0xcc>)
 80034aa:	4291      	cmp	r1, r2
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034ac:	ea6f 0303 	mvn.w	r3, r3
    if (DMA1 == hdma->DmaBaseAddress)
 80034b0:	d11a      	bne.n	80034e8 <HAL_DMA_Init+0xa8>
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034b2:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
 80034b6:	4013      	ands	r3, r2
 80034b8:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034bc:	f8d1 30a8 	ldr.w	r3, [r1, #168]	; 0xa8
 80034c0:	431c      	orrs	r4, r3
 80034c2:	f8c1 40a8 	str.w	r4, [r1, #168]	; 0xa8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034c6:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034c8:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ca:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034cc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 80034d0:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 80034d4:	4618      	mov	r0, r3
}
 80034d6:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80034d8:	4b0d      	ldr	r3, [pc, #52]	; (8003510 <HAL_DMA_Init+0xd0>)
 80034da:	440b      	add	r3, r1
 80034dc:	fbb3 f3f4 	udiv	r3, r3, r4
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80034e4:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <HAL_DMA_Init+0xd4>)
 80034e6:	e7bc      	b.n	8003462 <HAL_DMA_Init+0x22>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034e8:	f8d2 14a8 	ldr.w	r1, [r2, #1192]	; 0x4a8
 80034ec:	400b      	ands	r3, r1
 80034ee:	f8c2 34a8 	str.w	r3, [r2, #1192]	; 0x4a8
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034f2:	f8d2 34a8 	ldr.w	r3, [r2, #1192]	; 0x4a8
 80034f6:	431c      	orrs	r4, r3
 80034f8:	f8c2 44a8 	str.w	r4, [r2, #1192]	; 0x4a8
 80034fc:	e7e3      	b.n	80034c6 <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 80034fe:	2001      	movs	r0, #1
 8003500:	e7e9      	b.n	80034d6 <HAL_DMA_Init+0x96>
 8003502:	bf00      	nop
 8003504:	40020407 	.word	0x40020407
 8003508:	bffdfff8 	.word	0xbffdfff8
 800350c:	40020000 	.word	0x40020000
 8003510:	bffdfbf8 	.word	0xbffdfbf8
 8003514:	40020400 	.word	0x40020400

08003518 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003518:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800351a:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800351e:	2c01      	cmp	r4, #1
 8003520:	d037      	beq.n	8003592 <HAL_DMA_Start_IT+0x7a>
 8003522:	2401      	movs	r4, #1
 8003524:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003528:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 800352c:	2c01      	cmp	r4, #1
 800352e:	b2e5      	uxtb	r5, r4
 8003530:	f04f 0600 	mov.w	r6, #0
 8003534:	f04f 0402 	mov.w	r4, #2
 8003538:	d129      	bne.n	800358e <HAL_DMA_Start_IT+0x76>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800353a:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800353e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003540:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003542:	6826      	ldr	r6, [r4, #0]
 8003544:	f026 0601 	bic.w	r6, r6, #1
 8003548:	6026      	str	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800354a:	e9d0 6710 	ldrd	r6, r7, [r0, #64]	; 0x40
 800354e:	f007 071c 	and.w	r7, r7, #28
 8003552:	40bd      	lsls	r5, r7
 8003554:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003556:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003558:	6883      	ldr	r3, [r0, #8]
 800355a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 800355c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800355e:	bf0b      	itete	eq
 8003560:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003562:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003564:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003566:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8003568:	b14b      	cbz	r3, 800357e <HAL_DMA_Start_IT+0x66>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800356a:	6823      	ldr	r3, [r4, #0]
 800356c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003570:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	f043 0301 	orr.w	r3, r3, #1
 8003578:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800357a:	2000      	movs	r0, #0
}
 800357c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800357e:	6823      	ldr	r3, [r4, #0]
 8003580:	f023 0304 	bic.w	r3, r3, #4
 8003584:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003586:	6823      	ldr	r3, [r4, #0]
 8003588:	f043 030a 	orr.w	r3, r3, #10
 800358c:	e7f0      	b.n	8003570 <HAL_DMA_Start_IT+0x58>
    __HAL_UNLOCK(hdma);
 800358e:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 8003592:	2002      	movs	r0, #2
 8003594:	e7f2      	b.n	800357c <HAL_DMA_Start_IT+0x64>

08003596 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003596:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800359a:	2b02      	cmp	r3, #2
 800359c:	d006      	beq.n	80035ac <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800359e:	2304      	movs	r3, #4
 80035a0:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80035a2:	2300      	movs	r3, #0
 80035a4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80035a8:	2001      	movs	r0, #1
 80035aa:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ac:	6803      	ldr	r3, [r0, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	f022 020e 	bic.w	r2, r2, #14
 80035b4:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	f022 0201 	bic.w	r2, r2, #1
 80035bc:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035be:	e9d0 1310 	ldrd	r1, r3, [r0, #64]	; 0x40
 80035c2:	2201      	movs	r2, #1
 80035c4:	f003 031c 	and.w	r3, r3, #28
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 80035ce:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 80035d0:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80035d4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 80035d8:	4618      	mov	r0, r3
}
 80035da:	4770      	bx	lr

080035dc <HAL_DMA_Abort_IT>:
{
 80035dc:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80035de:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80035e2:	2a02      	cmp	r2, #2
 80035e4:	d003      	beq.n	80035ee <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035e6:	2204      	movs	r2, #4
 80035e8:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80035ea:	2001      	movs	r0, #1
}
 80035ec:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ee:	6802      	ldr	r2, [r0, #0]
    if(hdma->XferAbortCallback != NULL)
 80035f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035f2:	6811      	ldr	r1, [r2, #0]
 80035f4:	f021 010e 	bic.w	r1, r1, #14
 80035f8:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80035fa:	6811      	ldr	r1, [r2, #0]
 80035fc:	f021 0101 	bic.w	r1, r1, #1
 8003600:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003602:	e9d0 4210 	ldrd	r4, r2, [r0, #64]	; 0x40
 8003606:	2101      	movs	r1, #1
 8003608:	f002 021c 	and.w	r2, r2, #28
 800360c:	fa01 f202 	lsl.w	r2, r1, r2
 8003610:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8003612:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003614:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003618:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 800361c:	b113      	cbz	r3, 8003624 <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 800361e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003620:	4620      	mov	r0, r4
 8003622:	e7e3      	b.n	80035ec <HAL_DMA_Abort_IT+0x10>
 8003624:	4618      	mov	r0, r3
 8003626:	e7e1      	b.n	80035ec <HAL_DMA_Abort_IT+0x10>

08003628 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003628:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800362a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 800362c:	6803      	ldr	r3, [r0, #0]
{
 800362e:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003630:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003634:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003636:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003638:	2404      	movs	r4, #4
 800363a:	4094      	lsls	r4, r2
 800363c:	4234      	tst	r4, r6
 800363e:	d00e      	beq.n	800365e <HAL_DMA_IRQHandler+0x36>
 8003640:	f015 0f04 	tst.w	r5, #4
 8003644:	d00b      	beq.n	800365e <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800364a:	bf5e      	ittt	pl
 800364c:	681a      	ldrpl	r2, [r3, #0]
 800364e:	f022 0204 	bicpl.w	r2, r2, #4
 8003652:	601a      	strpl	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003654:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003656:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8003658:	b373      	cbz	r3, 80036b8 <HAL_DMA_IRQHandler+0x90>
}
 800365a:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800365c:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800365e:	2402      	movs	r4, #2
 8003660:	4094      	lsls	r4, r2
 8003662:	4234      	tst	r4, r6
 8003664:	d012      	beq.n	800368c <HAL_DMA_IRQHandler+0x64>
 8003666:	f015 0f02 	tst.w	r5, #2
 800366a:	d00f      	beq.n	800368c <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	0695      	lsls	r5, r2, #26
 8003670:	d406      	bmi.n	8003680 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	f022 020a 	bic.w	r2, r2, #10
 8003678:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800367a:	2301      	movs	r3, #1
 800367c:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003680:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003682:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003684:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8003688:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800368a:	e7e5      	b.n	8003658 <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800368c:	2408      	movs	r4, #8
 800368e:	4094      	lsls	r4, r2
 8003690:	4234      	tst	r4, r6
 8003692:	d011      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x90>
 8003694:	072c      	lsls	r4, r5, #28
 8003696:	d50f      	bpl.n	80036b8 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003698:	681c      	ldr	r4, [r3, #0]
 800369a:	f024 040e 	bic.w	r4, r4, #14
 800369e:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036a0:	2301      	movs	r3, #1
 80036a2:	fa03 f202 	lsl.w	r2, r3, r2
 80036a6:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036a8:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80036aa:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80036ae:	2300      	movs	r3, #0
 80036b0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80036b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80036b6:	e7cf      	b.n	8003658 <HAL_DMA_IRQHandler+0x30>
}
 80036b8:	bc70      	pop	{r4, r5, r6}
 80036ba:	4770      	bx	lr

080036bc <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80036bc:	4a09      	ldr	r2, [pc, #36]	; (80036e4 <FLASH_Program_Fast+0x28>)
 80036be:	6953      	ldr	r3, [r2, #20]
 80036c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
{
 80036c4:	b510      	push	{r4, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80036c6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c8:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80036cc:	b672      	cpsid	i
}
 80036ce:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80036d0:	58cc      	ldr	r4, [r1, r3]
 80036d2:	50c4      	str	r4, [r0, r3]
    dest_addr++;
    src_addr++;
    row_index--;
  } while (row_index != 0U);
 80036d4:	3304      	adds	r3, #4
 80036d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036da:	d1f9      	bne.n	80036d0 <FLASH_Program_Fast+0x14>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036dc:	f382 8810 	msr	PRIMASK, r2

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80036e0:	bd10      	pop	{r4, pc}
 80036e2:	bf00      	nop
 80036e4:	40022000 	.word	0x40022000

080036e8 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80036e8:	4b06      	ldr	r3, [pc, #24]	; (8003704 <HAL_FLASH_Unlock+0x1c>)
 80036ea:	695a      	ldr	r2, [r3, #20]
 80036ec:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80036ee:	bfbf      	itttt	lt
 80036f0:	4a05      	ldrlt	r2, [pc, #20]	; (8003708 <HAL_FLASH_Unlock+0x20>)
 80036f2:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80036f4:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 80036f8:	609a      	strlt	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80036fa:	bfba      	itte	lt
 80036fc:	6958      	ldrlt	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 80036fe:	0fc0      	lsrlt	r0, r0, #31
 8003700:	2000      	movge	r0, #0
}
 8003702:	4770      	bx	lr
 8003704:	40022000 	.word	0x40022000
 8003708:	45670123 	.word	0x45670123

0800370c <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800370c:	4a03      	ldr	r2, [pc, #12]	; (800371c <HAL_FLASH_Lock+0x10>)
 800370e:	6953      	ldr	r3, [r2, #20]
 8003710:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003714:	6153      	str	r3, [r2, #20]
}
 8003716:	2000      	movs	r0, #0
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	40022000 	.word	0x40022000

08003720 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8003720:	4b01      	ldr	r3, [pc, #4]	; (8003728 <HAL_FLASH_GetError+0x8>)
 8003722:	6858      	ldr	r0, [r3, #4]
}
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	2000001c 	.word	0x2000001c

0800372c <FLASH_WaitForLastOperation>:
{
 800372c:	b570      	push	{r4, r5, r6, lr}
 800372e:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8003730:	f7fe ff6c 	bl	800260c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003734:	4c10      	ldr	r4, [pc, #64]	; (8003778 <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 8003736:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003738:	6923      	ldr	r3, [r4, #16]
 800373a:	03db      	lsls	r3, r3, #15
 800373c:	d40a      	bmi.n	8003754 <FLASH_WaitForLastOperation+0x28>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800373e:	6920      	ldr	r0, [r4, #16]
 8003740:	4a0e      	ldr	r2, [pc, #56]	; (800377c <FLASH_WaitForLastOperation+0x50>)
  if(error != 0u)
 8003742:	4002      	ands	r2, r0
 8003744:	d00f      	beq.n	8003766 <FLASH_WaitForLastOperation+0x3a>
    pFlash.ErrorCode |= error;
 8003746:	490e      	ldr	r1, [pc, #56]	; (8003780 <FLASH_WaitForLastOperation+0x54>)
 8003748:	684b      	ldr	r3, [r1, #4]
 800374a:	4313      	orrs	r3, r2
 800374c:	604b      	str	r3, [r1, #4]
    return HAL_ERROR;
 800374e:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8003750:	6122      	str	r2, [r4, #16]
}
 8003752:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003754:	1c6a      	adds	r2, r5, #1
 8003756:	d0ef      	beq.n	8003738 <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 8003758:	f7fe ff58 	bl	800260c <HAL_GetTick>
 800375c:	1b80      	subs	r0, r0, r6
 800375e:	42a8      	cmp	r0, r5
 8003760:	d3ea      	bcc.n	8003738 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8003762:	2003      	movs	r0, #3
 8003764:	e7f5      	b.n	8003752 <FLASH_WaitForLastOperation+0x26>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003766:	6920      	ldr	r0, [r4, #16]
 8003768:	f010 0001 	ands.w	r0, r0, #1
 800376c:	d0f1      	beq.n	8003752 <FLASH_WaitForLastOperation+0x26>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800376e:	2301      	movs	r3, #1
 8003770:	6123      	str	r3, [r4, #16]
 8003772:	4610      	mov	r0, r2
 8003774:	e7ed      	b.n	8003752 <FLASH_WaitForLastOperation+0x26>
 8003776:	bf00      	nop
 8003778:	40022000 	.word	0x40022000
 800377c:	0002c3fa 	.word	0x0002c3fa
 8003780:	2000001c 	.word	0x2000001c

08003784 <HAL_FLASH_Program>:
{
 8003784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8003788:	4c25      	ldr	r4, [pc, #148]	; (8003820 <HAL_FLASH_Program+0x9c>)
{
 800378a:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 800378c:	7823      	ldrb	r3, [r4, #0]
 800378e:	2b01      	cmp	r3, #1
{
 8003790:	4606      	mov	r6, r0
 8003792:	460f      	mov	r7, r1
 8003794:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 8003796:	d041      	beq.n	800381c <HAL_FLASH_Program+0x98>
 8003798:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800379a:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 800379e:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80037a0:	f7ff ffc4 	bl	800372c <FLASH_WaitForLastOperation>
 80037a4:	4605      	mov	r5, r0
  if(status == HAL_OK)
 80037a6:	bb30      	cbnz	r0, 80037f6 <HAL_FLASH_Program+0x72>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80037a8:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80037aa:	481e      	ldr	r0, [pc, #120]	; (8003824 <HAL_FLASH_Program+0xa0>)
 80037ac:	6802      	ldr	r2, [r0, #0]
 80037ae:	f412 6280 	ands.w	r2, r2, #1024	; 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80037b2:	bf17      	itett	ne
 80037b4:	6803      	ldrne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80037b6:	7722      	strbeq	r2, [r4, #28]
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80037b8:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
 80037bc:	6003      	strne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80037be:	bf1c      	itt	ne
 80037c0:	2302      	movne	r3, #2
 80037c2:	7723      	strbne	r3, [r4, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80037c4:	b9e6      	cbnz	r6, 8003800 <HAL_FLASH_Program+0x7c>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80037c6:	6943      	ldr	r3, [r0, #20]
 80037c8:	f043 0301 	orr.w	r3, r3, #1
 80037cc:	6143      	str	r3, [r0, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80037ce:	f8c7 8000 	str.w	r8, [r7]
  __ASM volatile ("isb 0xF":::"memory");
 80037d2:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 80037d6:	2601      	movs	r6, #1
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80037d8:	f8c7 9004 	str.w	r9, [r7, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80037dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80037e0:	f7ff ffa4 	bl	800372c <FLASH_WaitForLastOperation>
 80037e4:	4605      	mov	r5, r0
    if (prog_bit != 0U)
 80037e6:	b126      	cbz	r6, 80037f2 <HAL_FLASH_Program+0x6e>
      CLEAR_BIT(FLASH->CR, prog_bit);
 80037e8:	4a0e      	ldr	r2, [pc, #56]	; (8003824 <HAL_FLASH_Program+0xa0>)
 80037ea:	6953      	ldr	r3, [r2, #20]
 80037ec:	ea23 0606 	bic.w	r6, r3, r6
 80037f0:	6156      	str	r6, [r2, #20]
    FLASH_FlushCaches();
 80037f2:	f000 f83d 	bl	8003870 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80037f6:	2300      	movs	r3, #0
 80037f8:	7023      	strb	r3, [r4, #0]
}
 80037fa:	4628      	mov	r0, r5
 80037fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8003800:	1e73      	subs	r3, r6, #1
 8003802:	2b01      	cmp	r3, #1
 8003804:	d901      	bls.n	800380a <HAL_FLASH_Program+0x86>
  uint32_t prog_bit = 0;
 8003806:	2600      	movs	r6, #0
 8003808:	e7e8      	b.n	80037dc <HAL_FLASH_Program+0x58>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800380a:	4641      	mov	r1, r8
 800380c:	4638      	mov	r0, r7
 800380e:	f7ff ff55 	bl	80036bc <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8003812:	2e02      	cmp	r6, #2
 8003814:	d1f7      	bne.n	8003806 <HAL_FLASH_Program+0x82>
        prog_bit = FLASH_CR_FSTPG;
 8003816:	f44f 2680 	mov.w	r6, #262144	; 0x40000
 800381a:	e7df      	b.n	80037dc <HAL_FLASH_Program+0x58>
  __HAL_LOCK(&pFlash);
 800381c:	2502      	movs	r5, #2
 800381e:	e7ec      	b.n	80037fa <HAL_FLASH_Program+0x76>
 8003820:	2000001c 	.word	0x2000001c
 8003824:	40022000 	.word	0x40022000

08003828 <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8003828:	4b06      	ldr	r3, [pc, #24]	; (8003844 <FLASH_MassErase+0x1c>)
 800382a:	f010 0f01 	tst.w	r0, #1
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800382e:	bf1e      	ittt	ne
 8003830:	695a      	ldrne	r2, [r3, #20]
 8003832:	f042 0204 	orrne.w	r2, r2, #4
 8003836:	615a      	strne	r2, [r3, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003838:	695a      	ldr	r2, [r3, #20]
 800383a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800383e:	615a      	str	r2, [r3, #20]
}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40022000 	.word	0x40022000

08003848 <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8003848:	4b08      	ldr	r3, [pc, #32]	; (800386c <FLASH_PageErase+0x24>)
 800384a:	695a      	ldr	r2, [r3, #20]
 800384c:	00c0      	lsls	r0, r0, #3
 800384e:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 8003852:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 8003856:	4310      	orrs	r0, r2
 8003858:	6158      	str	r0, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800385a:	695a      	ldr	r2, [r3, #20]
 800385c:	f042 0202 	orr.w	r2, r2, #2
 8003860:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003862:	695a      	ldr	r2, [r3, #20]
 8003864:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003868:	615a      	str	r2, [r3, #20]
}
 800386a:	4770      	bx	lr
 800386c:	40022000 	.word	0x40022000

08003870 <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8003870:	4815      	ldr	r0, [pc, #84]	; (80038c8 <FLASH_FlushCaches+0x58>)
 8003872:	7f03      	ldrb	r3, [r0, #28]
 8003874:	b2da      	uxtb	r2, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003876:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 800387a:	2b01      	cmp	r3, #1
 800387c:	d110      	bne.n	80038a0 <FLASH_FlushCaches+0x30>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800387e:	4b13      	ldr	r3, [pc, #76]	; (80038cc <FLASH_FlushCaches+0x5c>)
 8003880:	6819      	ldr	r1, [r3, #0]
 8003882:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8003886:	6019      	str	r1, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003888:	6819      	ldr	r1, [r3, #0]
 800388a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800388e:	6019      	str	r1, [r3, #0]
 8003890:	6819      	ldr	r1, [r3, #0]
 8003892:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8003896:	6019      	str	r1, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003898:	6819      	ldr	r1, [r3, #0]
 800389a:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800389e:	6019      	str	r1, [r3, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80038a0:	1e93      	subs	r3, r2, #2
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d80c      	bhi.n	80038c0 <FLASH_FlushCaches+0x50>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80038a6:	4b09      	ldr	r3, [pc, #36]	; (80038cc <FLASH_FlushCaches+0x5c>)
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038b6:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038be:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80038c0:	2300      	movs	r3, #0
 80038c2:	7703      	strb	r3, [r0, #28]
}
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	2000001c 	.word	0x2000001c
 80038cc:	40022000 	.word	0x40022000

080038d0 <HAL_FLASHEx_Erase>:
{
 80038d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 80038d4:	4d31      	ldr	r5, [pc, #196]	; (800399c <HAL_FLASHEx_Erase+0xcc>)
 80038d6:	782b      	ldrb	r3, [r5, #0]
 80038d8:	2b01      	cmp	r3, #1
{
 80038da:	4606      	mov	r6, r0
 80038dc:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80038de:	d05a      	beq.n	8003996 <HAL_FLASHEx_Erase+0xc6>
 80038e0:	2701      	movs	r7, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038e2:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80038e6:	702f      	strb	r7, [r5, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038e8:	f7ff ff20 	bl	800372c <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80038ec:	4604      	mov	r4, r0
 80038ee:	bb10      	cbnz	r0, 8003936 <HAL_FLASHEx_Erase+0x66>
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80038f0:	4b2b      	ldr	r3, [pc, #172]	; (80039a0 <HAL_FLASHEx_Erase+0xd0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80038f2:	6068      	str	r0, [r5, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	f412 7f00 	tst.w	r2, #512	; 0x200
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80038fa:	681a      	ldr	r2, [r3, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80038fc:	d020      	beq.n	8003940 <HAL_FLASHEx_Erase+0x70>
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80038fe:	0551      	lsls	r1, r2, #21
 8003900:	d506      	bpl.n	8003910 <HAL_FLASHEx_Erase+0x40>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003908:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800390a:	2303      	movs	r3, #3
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800390c:	772b      	strb	r3, [r5, #28]
 800390e:	e000      	b.n	8003912 <HAL_FLASHEx_Erase+0x42>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8003910:	772f      	strb	r7, [r5, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003912:	6833      	ldr	r3, [r6, #0]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d11d      	bne.n	8003954 <HAL_FLASHEx_Erase+0x84>
      FLASH_MassErase(pEraseInit->Banks);
 8003918:	6870      	ldr	r0, [r6, #4]
 800391a:	f7ff ff85 	bl	8003828 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800391e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003922:	f7ff ff03 	bl	800372c <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8003926:	4a1e      	ldr	r2, [pc, #120]	; (80039a0 <HAL_FLASHEx_Erase+0xd0>)
 8003928:	6953      	ldr	r3, [r2, #20]
 800392a:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800392e:	4604      	mov	r4, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8003930:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 8003932:	f7ff ff9d 	bl	8003870 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8003936:	2300      	movs	r3, #0
 8003938:	702b      	strb	r3, [r5, #0]
}
 800393a:	4620      	mov	r0, r4
 800393c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003940:	0552      	lsls	r2, r2, #21
 8003942:	d505      	bpl.n	8003950 <HAL_FLASHEx_Erase+0x80>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800394a:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800394c:	2302      	movs	r3, #2
 800394e:	e7dd      	b.n	800390c <HAL_FLASHEx_Erase+0x3c>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003950:	7728      	strb	r0, [r5, #28]
 8003952:	e7de      	b.n	8003912 <HAL_FLASHEx_Erase+0x42>
      *PageError = 0xFFFFFFFFU;
 8003954:	f04f 33ff 	mov.w	r3, #4294967295
 8003958:	f8c8 3000 	str.w	r3, [r8]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800395c:	68b7      	ldr	r7, [r6, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800395e:	f8df 9040 	ldr.w	r9, [pc, #64]	; 80039a0 <HAL_FLASHEx_Erase+0xd0>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003962:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8003966:	4413      	add	r3, r2
 8003968:	42bb      	cmp	r3, r7
 800396a:	d9e2      	bls.n	8003932 <HAL_FLASHEx_Erase+0x62>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800396c:	6871      	ldr	r1, [r6, #4]
 800396e:	4638      	mov	r0, r7
 8003970:	f7ff ff6a 	bl	8003848 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003974:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003978:	f7ff fed8 	bl	800372c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800397c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8003980:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8003984:	f8c9 3014 	str.w	r3, [r9, #20]
        if (status != HAL_OK)
 8003988:	b118      	cbz	r0, 8003992 <HAL_FLASHEx_Erase+0xc2>
          *PageError = page_index;
 800398a:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800398e:	4604      	mov	r4, r0
          break;
 8003990:	e7cf      	b.n	8003932 <HAL_FLASHEx_Erase+0x62>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003992:	3701      	adds	r7, #1
 8003994:	e7e5      	b.n	8003962 <HAL_FLASHEx_Erase+0x92>
  __HAL_LOCK(&pFlash);
 8003996:	2402      	movs	r4, #2
 8003998:	e7cf      	b.n	800393a <HAL_FLASHEx_Erase+0x6a>
 800399a:	bf00      	nop
 800399c:	2000001c 	.word	0x2000001c
 80039a0:	40022000 	.word	0x40022000

080039a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039a8:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8003b1c <HAL_GPIO_Init+0x178>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039ac:	4c59      	ldr	r4, [pc, #356]	; (8003b14 <HAL_GPIO_Init+0x170>)
  uint32_t position = 0x00u;
 80039ae:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039b0:	680a      	ldr	r2, [r1, #0]
 80039b2:	fa32 f503 	lsrs.w	r5, r2, r3
 80039b6:	d102      	bne.n	80039be <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 80039b8:	b003      	add	sp, #12
 80039ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039be:	2501      	movs	r5, #1
 80039c0:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 80039c4:	ea18 0202 	ands.w	r2, r8, r2
 80039c8:	f000 809c 	beq.w	8003b04 <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039cc:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039ce:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039d0:	f006 0503 	and.w	r5, r6, #3
 80039d4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039d8:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039dc:	1e6f      	subs	r7, r5, #1
 80039de:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039e0:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039e4:	d834      	bhi.n	8003a50 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 80039e6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039e8:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039ec:	68cf      	ldr	r7, [r1, #12]
 80039ee:	fa07 f70e 	lsl.w	r7, r7, lr
 80039f2:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80039f6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80039f8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039fa:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039fe:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8003a02:	409f      	lsls	r7, r3
 8003a04:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8003a08:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8003a0a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a0c:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a10:	688f      	ldr	r7, [r1, #8]
 8003a12:	fa07 f70e 	lsl.w	r7, r7, lr
 8003a16:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a1a:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8003a1c:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a1e:	d119      	bne.n	8003a54 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8003a20:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8003a24:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a28:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8003a2c:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a30:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8003a34:	f04f 0b0f 	mov.w	fp, #15
 8003a38:	fa0b fb0a 	lsl.w	fp, fp, sl
 8003a3c:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a40:	690f      	ldr	r7, [r1, #16]
 8003a42:	fa07 f70a 	lsl.w	r7, r7, sl
 8003a46:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8003a4a:	f8c8 7020 	str.w	r7, [r8, #32]
 8003a4e:	e001      	b.n	8003a54 <HAL_GPIO_Init+0xb0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a50:	2d03      	cmp	r5, #3
 8003a52:	d1da      	bne.n	8003a0a <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8003a54:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a56:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a5a:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a5e:	432f      	orrs	r7, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a60:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 8003a64:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a66:	d04d      	beq.n	8003b04 <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a68:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8003a6c:	f045 0501 	orr.w	r5, r5, #1
 8003a70:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
 8003a74:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8003a78:	f023 0703 	bic.w	r7, r3, #3
 8003a7c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8003a80:	f005 0501 	and.w	r5, r5, #1
 8003a84:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8003a88:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a8a:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a8e:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003a90:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a92:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003a96:	f04f 0e0f 	mov.w	lr, #15
 8003a9a:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a9e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003aa2:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003aa6:	d02f      	beq.n	8003b08 <HAL_GPIO_Init+0x164>
 8003aa8:	4d1b      	ldr	r5, [pc, #108]	; (8003b18 <HAL_GPIO_Init+0x174>)
 8003aaa:	42a8      	cmp	r0, r5
 8003aac:	d02e      	beq.n	8003b0c <HAL_GPIO_Init+0x168>
 8003aae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ab2:	42a8      	cmp	r0, r5
 8003ab4:	d02c      	beq.n	8003b10 <HAL_GPIO_Init+0x16c>
 8003ab6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003aba:	42a8      	cmp	r0, r5
 8003abc:	bf0c      	ite	eq
 8003abe:	2503      	moveq	r5, #3
 8003ac0:	2507      	movne	r5, #7
 8003ac2:	fa05 f50c 	lsl.w	r5, r5, ip
 8003ac6:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003aca:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 8003acc:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8003ace:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ad0:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8003ad4:	bf0c      	ite	eq
 8003ad6:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003ad8:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 8003ada:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8003adc:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ade:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8003ae2:	bf0c      	ite	eq
 8003ae4:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003ae6:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 8003ae8:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 8003aea:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003aec:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 8003af0:	bf0c      	ite	eq
 8003af2:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003af4:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 8003af6:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 8003af8:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003afa:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8003afc:	bf54      	ite	pl
 8003afe:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8003b00:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 8003b02:	6025      	str	r5, [r4, #0]
    position++;
 8003b04:	3301      	adds	r3, #1
 8003b06:	e753      	b.n	80039b0 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b08:	2500      	movs	r5, #0
 8003b0a:	e7da      	b.n	8003ac2 <HAL_GPIO_Init+0x11e>
 8003b0c:	2501      	movs	r5, #1
 8003b0e:	e7d8      	b.n	8003ac2 <HAL_GPIO_Init+0x11e>
 8003b10:	2502      	movs	r5, #2
 8003b12:	e7d6      	b.n	8003ac2 <HAL_GPIO_Init+0x11e>
 8003b14:	40010400 	.word	0x40010400
 8003b18:	48000400 	.word	0x48000400
 8003b1c:	40021000 	.word	0x40021000

08003b20 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003b20:	6903      	ldr	r3, [r0, #16]
 8003b22:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003b24:	bf14      	ite	ne
 8003b26:	2001      	movne	r0, #1
 8003b28:	2000      	moveq	r0, #0
 8003b2a:	4770      	bx	lr

08003b2c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b2c:	b10a      	cbz	r2, 8003b32 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b2e:	6181      	str	r1, [r0, #24]
 8003b30:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b32:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8003b34:	4770      	bx	lr
	...

08003b38 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b38:	4a02      	ldr	r2, [pc, #8]	; (8003b44 <HAL_PWR_EnableBkUpAccess+0xc>)
 8003b3a:	6813      	ldr	r3, [r2, #0]
 8003b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b40:	6013      	str	r3, [r2, #0]
}
 8003b42:	4770      	bx	lr
 8003b44:	40007000 	.word	0x40007000

08003b48 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003b48:	4b02      	ldr	r3, [pc, #8]	; (8003b54 <HAL_PWREx_GetVoltageRange+0xc>)
 8003b4a:	6818      	ldr	r0, [r3, #0]
#endif
}
 8003b4c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	40007000 	.word	0x40007000

08003b58 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b58:	4a17      	ldr	r2, [pc, #92]	; (8003bb8 <HAL_PWREx_ControlVoltageScaling+0x60>)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b5a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b5c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b64:	d11d      	bne.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0x4a>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b6a:	d101      	bne.n	8003b70 <HAL_PWREx_ControlVoltageScaling+0x18>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b6c:	2000      	movs	r0, #0
 8003b6e:	4770      	bx	lr
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b70:	6813      	ldr	r3, [r2, #0]
 8003b72:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b7a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b7c:	4b0f      	ldr	r3, [pc, #60]	; (8003bbc <HAL_PWREx_ControlVoltageScaling+0x64>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2132      	movs	r1, #50	; 0x32
 8003b82:	434b      	muls	r3, r1
 8003b84:	490e      	ldr	r1, [pc, #56]	; (8003bc0 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8003b86:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b8a:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b8c:	6951      	ldr	r1, [r2, #20]
 8003b8e:	0549      	lsls	r1, r1, #21
 8003b90:	d500      	bpl.n	8003b94 <HAL_PWREx_ControlVoltageScaling+0x3c>
 8003b92:	b923      	cbnz	r3, 8003b9e <HAL_PWREx_ControlVoltageScaling+0x46>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b94:	6953      	ldr	r3, [r2, #20]
 8003b96:	055b      	lsls	r3, r3, #21
 8003b98:	d5e8      	bpl.n	8003b6c <HAL_PWREx_ControlVoltageScaling+0x14>
        return HAL_TIMEOUT;
 8003b9a:	2003      	movs	r0, #3
}
 8003b9c:	4770      	bx	lr
        wait_loop_index--;
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	e7f4      	b.n	8003b8c <HAL_PWREx_ControlVoltageScaling+0x34>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ba2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ba6:	bf1f      	itttt	ne
 8003ba8:	6813      	ldrne	r3, [r2, #0]
 8003baa:	f423 63c0 	bicne.w	r3, r3, #1536	; 0x600
 8003bae:	f443 6380 	orrne.w	r3, r3, #1024	; 0x400
 8003bb2:	6013      	strne	r3, [r2, #0]
 8003bb4:	e7da      	b.n	8003b6c <HAL_PWREx_ControlVoltageScaling+0x14>
 8003bb6:	bf00      	nop
 8003bb8:	40007000 	.word	0x40007000
 8003bbc:	20000010 	.word	0x20000010
 8003bc0:	000f4240 	.word	0x000f4240

08003bc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003bc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003bc6:	4d1e      	ldr	r5, [pc, #120]	; (8003c40 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003bc8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003bca:	00da      	lsls	r2, r3, #3
{
 8003bcc:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003bce:	d518      	bpl.n	8003c02 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003bd0:	f7ff ffba 	bl	8003b48 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bd4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003bd8:	d123      	bne.n	8003c22 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003bda:	2c80      	cmp	r4, #128	; 0x80
 8003bdc:	d929      	bls.n	8003c32 <RCC_SetFlashLatencyFromMSIRange+0x6e>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bde:	2ca0      	cmp	r4, #160	; 0xa0
 8003be0:	bf8c      	ite	hi
 8003be2:	2002      	movhi	r0, #2
 8003be4:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003be6:	4a17      	ldr	r2, [pc, #92]	; (8003c44 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8003be8:	6813      	ldr	r3, [r2, #0]
 8003bea:	f023 0307 	bic.w	r3, r3, #7
 8003bee:	4303      	orrs	r3, r0
 8003bf0:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003bf2:	6813      	ldr	r3, [r2, #0]
 8003bf4:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8003bf8:	1a18      	subs	r0, r3, r0
 8003bfa:	bf18      	it	ne
 8003bfc:	2001      	movne	r0, #1
 8003bfe:	b003      	add	sp, #12
 8003c00:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c02:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c08:	65ab      	str	r3, [r5, #88]	; 0x58
 8003c0a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c10:	9301      	str	r3, [sp, #4]
 8003c12:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8003c14:	f7ff ff98 	bl	8003b48 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c18:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003c1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c1e:	65ab      	str	r3, [r5, #88]	; 0x58
 8003c20:	e7d8      	b.n	8003bd4 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8003c22:	2c80      	cmp	r4, #128	; 0x80
 8003c24:	d807      	bhi.n	8003c36 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8003c26:	d008      	beq.n	8003c3a <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8003c28:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8003c2c:	4258      	negs	r0, r3
 8003c2e:	4158      	adcs	r0, r3
 8003c30:	e7d9      	b.n	8003be6 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c32:	2000      	movs	r0, #0
 8003c34:	e7d7      	b.n	8003be6 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c36:	2003      	movs	r0, #3
 8003c38:	e7d5      	b.n	8003be6 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c3a:	2002      	movs	r0, #2
 8003c3c:	e7d3      	b.n	8003be6 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8003c3e:	bf00      	nop
 8003c40:	40021000 	.word	0x40021000
 8003c44:	40022000 	.word	0x40022000

08003c48 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c48:	4b22      	ldr	r3, [pc, #136]	; (8003cd4 <HAL_RCC_GetSysClockFreq+0x8c>)
 8003c4a:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c4c:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c4e:	f012 020c 	ands.w	r2, r2, #12
 8003c52:	d005      	beq.n	8003c60 <HAL_RCC_GetSysClockFreq+0x18>
 8003c54:	2a0c      	cmp	r2, #12
 8003c56:	d115      	bne.n	8003c84 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c58:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c5c:	2901      	cmp	r1, #1
 8003c5e:	d118      	bne.n	8003c92 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c60:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8003c62:	481d      	ldr	r0, [pc, #116]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c64:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c66:	bf55      	itete	pl
 8003c68:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c6c:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c6e:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c72:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8003c76:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c7a:	b34a      	cbz	r2, 8003cd0 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c7c:	2a0c      	cmp	r2, #12
 8003c7e:	d009      	beq.n	8003c94 <HAL_RCC_GetSysClockFreq+0x4c>
 8003c80:	2000      	movs	r0, #0
  return sysclockfreq;
 8003c82:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c84:	2a04      	cmp	r2, #4
 8003c86:	d022      	beq.n	8003cce <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c88:	2a08      	cmp	r2, #8
 8003c8a:	4814      	ldr	r0, [pc, #80]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x94>)
 8003c8c:	bf18      	it	ne
 8003c8e:	2000      	movne	r0, #0
 8003c90:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c92:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8003c9a:	2a02      	cmp	r2, #2
 8003c9c:	d015      	beq.n	8003cca <HAL_RCC_GetSysClockFreq+0x82>
 8003c9e:	490f      	ldr	r1, [pc, #60]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x94>)
 8003ca0:	2a03      	cmp	r2, #3
 8003ca2:	bf08      	it	eq
 8003ca4:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ca6:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ca8:	68da      	ldr	r2, [r3, #12]
 8003caa:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8003cae:	4342      	muls	r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cb0:	68d8      	ldr	r0, [r3, #12]
 8003cb2:	f3c0 6041 	ubfx	r0, r0, #25, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cb6:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cba:	3001      	adds	r0, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cbc:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cbe:	0040      	lsls	r0, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cc0:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8003cc4:	fbb2 f0f0 	udiv	r0, r2, r0
 8003cc8:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8003cca:	4805      	ldr	r0, [pc, #20]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ccc:	e7eb      	b.n	8003ca6 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8003cce:	4804      	ldr	r0, [pc, #16]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	0800b75c 	.word	0x0800b75c
 8003cdc:	007a1200 	.word	0x007a1200
 8003ce0:	00f42400 	.word	0x00f42400

08003ce4 <HAL_RCC_OscConfig>:
{
 8003ce4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8003ce8:	4605      	mov	r5, r0
 8003cea:	b918      	cbnz	r0, 8003cf4 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8003cec:	2001      	movs	r0, #1
}
 8003cee:	b003      	add	sp, #12
 8003cf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cf4:	4c94      	ldr	r4, [pc, #592]	; (8003f48 <HAL_RCC_OscConfig+0x264>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003cf6:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cf8:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cfa:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003cfc:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cfe:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d02:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d06:	d53d      	bpl.n	8003d84 <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d08:	b11e      	cbz	r6, 8003d12 <HAL_RCC_OscConfig+0x2e>
 8003d0a:	2e0c      	cmp	r6, #12
 8003d0c:	d16a      	bne.n	8003de4 <HAL_RCC_OscConfig+0x100>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003d0e:	2f01      	cmp	r7, #1
 8003d10:	d168      	bne.n	8003de4 <HAL_RCC_OscConfig+0x100>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d12:	6823      	ldr	r3, [r4, #0]
 8003d14:	0798      	lsls	r0, r3, #30
 8003d16:	d502      	bpl.n	8003d1e <HAL_RCC_OscConfig+0x3a>
 8003d18:	69eb      	ldr	r3, [r5, #28]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d0e6      	beq.n	8003cec <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d1e:	6823      	ldr	r3, [r4, #0]
 8003d20:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003d22:	0719      	lsls	r1, r3, #28
 8003d24:	bf56      	itet	pl
 8003d26:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8003d2a:	6823      	ldrmi	r3, [r4, #0]
 8003d2c:	091b      	lsrpl	r3, r3, #4
 8003d2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d32:	4298      	cmp	r0, r3
 8003d34:	d93f      	bls.n	8003db6 <HAL_RCC_OscConfig+0xd2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d36:	f7ff ff45 	bl	8003bc4 <RCC_SetFlashLatencyFromMSIRange>
 8003d3a:	2800      	cmp	r0, #0
 8003d3c:	d1d6      	bne.n	8003cec <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	f043 0308 	orr.w	r3, r3, #8
 8003d44:	6023      	str	r3, [r4, #0]
 8003d46:	6823      	ldr	r3, [r4, #0]
 8003d48:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003d4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d52:	6863      	ldr	r3, [r4, #4]
 8003d54:	6a2a      	ldr	r2, [r5, #32]
 8003d56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d5a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003d5e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d60:	f7ff ff72 	bl	8003c48 <HAL_RCC_GetSysClockFreq>
 8003d64:	68a3      	ldr	r3, [r4, #8]
 8003d66:	4a79      	ldr	r2, [pc, #484]	; (8003f4c <HAL_RCC_OscConfig+0x268>)
 8003d68:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003d6c:	5cd3      	ldrb	r3, [r2, r3]
 8003d6e:	f003 031f 	and.w	r3, r3, #31
 8003d72:	40d8      	lsrs	r0, r3
 8003d74:	4b76      	ldr	r3, [pc, #472]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d76:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8003d78:	4b76      	ldr	r3, [pc, #472]	; (8003f54 <HAL_RCC_OscConfig+0x270>)
 8003d7a:	6818      	ldr	r0, [r3, #0]
 8003d7c:	f7fe fc04 	bl	8002588 <HAL_InitTick>
        if(status != HAL_OK)
 8003d80:	2800      	cmp	r0, #0
 8003d82:	d1b4      	bne.n	8003cee <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d84:	682b      	ldr	r3, [r5, #0]
 8003d86:	07d8      	lsls	r0, r3, #31
 8003d88:	d463      	bmi.n	8003e52 <HAL_RCC_OscConfig+0x16e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d8a:	682b      	ldr	r3, [r5, #0]
 8003d8c:	0799      	lsls	r1, r3, #30
 8003d8e:	f100 80a2 	bmi.w	8003ed6 <HAL_RCC_OscConfig+0x1f2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d92:	682b      	ldr	r3, [r5, #0]
 8003d94:	0718      	lsls	r0, r3, #28
 8003d96:	f100 80df 	bmi.w	8003f58 <HAL_RCC_OscConfig+0x274>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d9a:	682b      	ldr	r3, [r5, #0]
 8003d9c:	0759      	lsls	r1, r3, #29
 8003d9e:	f100 812f 	bmi.w	8004000 <HAL_RCC_OscConfig+0x31c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003da2:	682b      	ldr	r3, [r5, #0]
 8003da4:	0699      	lsls	r1, r3, #26
 8003da6:	f100 81ab 	bmi.w	8004100 <HAL_RCC_OscConfig+0x41c>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003daa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f040 81d1 	bne.w	8004154 <HAL_RCC_OscConfig+0x470>
  return HAL_OK;
 8003db2:	2000      	movs	r0, #0
 8003db4:	e79b      	b.n	8003cee <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003db6:	6823      	ldr	r3, [r4, #0]
 8003db8:	f043 0308 	orr.w	r3, r3, #8
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dc4:	4303      	orrs	r3, r0
 8003dc6:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dc8:	6863      	ldr	r3, [r4, #4]
 8003dca:	6a2a      	ldr	r2, [r5, #32]
 8003dcc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003dd0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003dd4:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dd6:	2e00      	cmp	r6, #0
 8003dd8:	d1c2      	bne.n	8003d60 <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dda:	f7ff fef3 	bl	8003bc4 <RCC_SetFlashLatencyFromMSIRange>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	d0be      	beq.n	8003d60 <HAL_RCC_OscConfig+0x7c>
 8003de2:	e783      	b.n	8003cec <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003de4:	69eb      	ldr	r3, [r5, #28]
 8003de6:	b31b      	cbz	r3, 8003e30 <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_MSI_ENABLE();
 8003de8:	6823      	ldr	r3, [r4, #0]
 8003dea:	f043 0301 	orr.w	r3, r3, #1
 8003dee:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003df0:	f7fe fc0c 	bl	800260c <HAL_GetTick>
 8003df4:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003df6:	6823      	ldr	r3, [r4, #0]
 8003df8:	079a      	lsls	r2, r3, #30
 8003dfa:	d511      	bpl.n	8003e20 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003dfc:	6823      	ldr	r3, [r4, #0]
 8003dfe:	f043 0308 	orr.w	r3, r3, #8
 8003e02:	6023      	str	r3, [r4, #0]
 8003e04:	6823      	ldr	r3, [r4, #0]
 8003e06:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003e08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e10:	6863      	ldr	r3, [r4, #4]
 8003e12:	6a2a      	ldr	r2, [r5, #32]
 8003e14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e18:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003e1c:	6063      	str	r3, [r4, #4]
 8003e1e:	e7b1      	b.n	8003d84 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e20:	f7fe fbf4 	bl	800260c <HAL_GetTick>
 8003e24:	eba0 0008 	sub.w	r0, r0, r8
 8003e28:	2802      	cmp	r0, #2
 8003e2a:	d9e4      	bls.n	8003df6 <HAL_RCC_OscConfig+0x112>
            return HAL_TIMEOUT;
 8003e2c:	2003      	movs	r0, #3
 8003e2e:	e75e      	b.n	8003cee <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8003e30:	6823      	ldr	r3, [r4, #0]
 8003e32:	f023 0301 	bic.w	r3, r3, #1
 8003e36:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003e38:	f7fe fbe8 	bl	800260c <HAL_GetTick>
 8003e3c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	079b      	lsls	r3, r3, #30
 8003e42:	d59f      	bpl.n	8003d84 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e44:	f7fe fbe2 	bl	800260c <HAL_GetTick>
 8003e48:	eba0 0008 	sub.w	r0, r0, r8
 8003e4c:	2802      	cmp	r0, #2
 8003e4e:	d9f6      	bls.n	8003e3e <HAL_RCC_OscConfig+0x15a>
 8003e50:	e7ec      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003e52:	2e08      	cmp	r6, #8
 8003e54:	d003      	beq.n	8003e5e <HAL_RCC_OscConfig+0x17a>
 8003e56:	2e0c      	cmp	r6, #12
 8003e58:	d108      	bne.n	8003e6c <HAL_RCC_OscConfig+0x188>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e5a:	2f03      	cmp	r7, #3
 8003e5c:	d106      	bne.n	8003e6c <HAL_RCC_OscConfig+0x188>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	039a      	lsls	r2, r3, #14
 8003e62:	d592      	bpl.n	8003d8a <HAL_RCC_OscConfig+0xa6>
 8003e64:	686b      	ldr	r3, [r5, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d18f      	bne.n	8003d8a <HAL_RCC_OscConfig+0xa6>
 8003e6a:	e73f      	b.n	8003cec <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e6c:	686b      	ldr	r3, [r5, #4]
 8003e6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e72:	d110      	bne.n	8003e96 <HAL_RCC_OscConfig+0x1b2>
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e7a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003e7c:	f7fe fbc6 	bl	800260c <HAL_GetTick>
 8003e80:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	039b      	lsls	r3, r3, #14
 8003e86:	d480      	bmi.n	8003d8a <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e88:	f7fe fbc0 	bl	800260c <HAL_GetTick>
 8003e8c:	eba0 0008 	sub.w	r0, r0, r8
 8003e90:	2864      	cmp	r0, #100	; 0x64
 8003e92:	d9f6      	bls.n	8003e82 <HAL_RCC_OscConfig+0x19e>
 8003e94:	e7ca      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e9a:	d104      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x1c2>
 8003e9c:	6823      	ldr	r3, [r4, #0]
 8003e9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ea2:	6023      	str	r3, [r4, #0]
 8003ea4:	e7e6      	b.n	8003e74 <HAL_RCC_OscConfig+0x190>
 8003ea6:	6822      	ldr	r2, [r4, #0]
 8003ea8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003eac:	6022      	str	r2, [r4, #0]
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003eb4:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1e0      	bne.n	8003e7c <HAL_RCC_OscConfig+0x198>
        tickstart = HAL_GetTick();
 8003eba:	f7fe fba7 	bl	800260c <HAL_GetTick>
 8003ebe:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ec0:	6823      	ldr	r3, [r4, #0]
 8003ec2:	0398      	lsls	r0, r3, #14
 8003ec4:	f57f af61 	bpl.w	8003d8a <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ec8:	f7fe fba0 	bl	800260c <HAL_GetTick>
 8003ecc:	eba0 0008 	sub.w	r0, r0, r8
 8003ed0:	2864      	cmp	r0, #100	; 0x64
 8003ed2:	d9f5      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x1dc>
 8003ed4:	e7aa      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003ed6:	2e04      	cmp	r6, #4
 8003ed8:	d003      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x1fe>
 8003eda:	2e0c      	cmp	r6, #12
 8003edc:	d110      	bne.n	8003f00 <HAL_RCC_OscConfig+0x21c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ede:	2f02      	cmp	r7, #2
 8003ee0:	d10e      	bne.n	8003f00 <HAL_RCC_OscConfig+0x21c>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ee2:	6823      	ldr	r3, [r4, #0]
 8003ee4:	0559      	lsls	r1, r3, #21
 8003ee6:	d503      	bpl.n	8003ef0 <HAL_RCC_OscConfig+0x20c>
 8003ee8:	68eb      	ldr	r3, [r5, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f43f aefe 	beq.w	8003cec <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef0:	6863      	ldr	r3, [r4, #4]
 8003ef2:	692a      	ldr	r2, [r5, #16]
 8003ef4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003ef8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003efc:	6063      	str	r3, [r4, #4]
 8003efe:	e748      	b.n	8003d92 <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f00:	68eb      	ldr	r3, [r5, #12]
 8003f02:	b17b      	cbz	r3, 8003f24 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_ENABLE();
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f0a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003f0c:	f7fe fb7e 	bl	800260c <HAL_GetTick>
 8003f10:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	055a      	lsls	r2, r3, #21
 8003f16:	d4eb      	bmi.n	8003ef0 <HAL_RCC_OscConfig+0x20c>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f18:	f7fe fb78 	bl	800260c <HAL_GetTick>
 8003f1c:	1bc0      	subs	r0, r0, r7
 8003f1e:	2802      	cmp	r0, #2
 8003f20:	d9f7      	bls.n	8003f12 <HAL_RCC_OscConfig+0x22e>
 8003f22:	e783      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f2a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003f2c:	f7fe fb6e 	bl	800260c <HAL_GetTick>
 8003f30:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	055b      	lsls	r3, r3, #21
 8003f36:	f57f af2c 	bpl.w	8003d92 <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f3a:	f7fe fb67 	bl	800260c <HAL_GetTick>
 8003f3e:	1bc0      	subs	r0, r0, r7
 8003f40:	2802      	cmp	r0, #2
 8003f42:	d9f6      	bls.n	8003f32 <HAL_RCC_OscConfig+0x24e>
 8003f44:	e772      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
 8003f46:	bf00      	nop
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	0800b743 	.word	0x0800b743
 8003f50:	20000010 	.word	0x20000010
 8003f54:	20000018 	.word	0x20000018
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f58:	696b      	ldr	r3, [r5, #20]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d03c      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x2f4>
      uint32_t csr_temp = RCC->CSR;
 8003f5e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003f62:	69a9      	ldr	r1, [r5, #24]
 8003f64:	f003 0210 	and.w	r2, r3, #16
 8003f68:	4291      	cmp	r1, r2
 8003f6a:	d00e      	beq.n	8003f8a <HAL_RCC_OscConfig+0x2a6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003f6c:	f003 0203 	and.w	r2, r3, #3
 8003f70:	2a02      	cmp	r2, #2
 8003f72:	f43f aebb 	beq.w	8003cec <HAL_RCC_OscConfig+0x8>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003f76:	07da      	lsls	r2, r3, #31
 8003f78:	d41b      	bmi.n	8003fb2 <HAL_RCC_OscConfig+0x2ce>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003f7a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003f7e:	69aa      	ldr	r2, [r5, #24]
 8003f80:	f023 0310 	bic.w	r3, r3, #16
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      __HAL_RCC_LSI_ENABLE();
 8003f8a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003f8e:	f043 0301 	orr.w	r3, r3, #1
 8003f92:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003f96:	f7fe fb39 	bl	800260c <HAL_GetTick>
 8003f9a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f9c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003fa0:	0798      	lsls	r0, r3, #30
 8003fa2:	f53f aefa 	bmi.w	8003d9a <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fa6:	f7fe fb31 	bl	800260c <HAL_GetTick>
 8003faa:	1bc0      	subs	r0, r0, r7
 8003fac:	2811      	cmp	r0, #17
 8003fae:	d9f5      	bls.n	8003f9c <HAL_RCC_OscConfig+0x2b8>
 8003fb0:	e73c      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
          __HAL_RCC_LSI_DISABLE();
 8003fb2:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003fb6:	f023 0301 	bic.w	r3, r3, #1
 8003fba:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
          tickstart = HAL_GetTick();
 8003fbe:	f7fe fb25 	bl	800260c <HAL_GetTick>
 8003fc2:	4607      	mov	r7, r0
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fc4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003fc8:	079b      	lsls	r3, r3, #30
 8003fca:	d5d6      	bpl.n	8003f7a <HAL_RCC_OscConfig+0x296>
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fcc:	f7fe fb1e 	bl	800260c <HAL_GetTick>
 8003fd0:	1bc0      	subs	r0, r0, r7
 8003fd2:	2811      	cmp	r0, #17
 8003fd4:	d9f6      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x2e0>
 8003fd6:	e729      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_LSI_DISABLE();
 8003fd8:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003fe4:	f7fe fb12 	bl	800260c <HAL_GetTick>
 8003fe8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fea:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003fee:	0799      	lsls	r1, r3, #30
 8003ff0:	f57f aed3 	bpl.w	8003d9a <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ff4:	f7fe fb0a 	bl	800260c <HAL_GetTick>
 8003ff8:	1bc0      	subs	r0, r0, r7
 8003ffa:	2811      	cmp	r0, #17
 8003ffc:	d9f5      	bls.n	8003fea <HAL_RCC_OscConfig+0x306>
 8003ffe:	e715      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004000:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004002:	00da      	lsls	r2, r3, #3
 8004004:	d430      	bmi.n	8004068 <HAL_RCC_OscConfig+0x384>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004006:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800400c:	65a3      	str	r3, [r4, #88]	; 0x58
 800400e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004010:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004014:	9301      	str	r3, [sp, #4]
 8004016:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004018:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800401a:	f8df 8270 	ldr.w	r8, [pc, #624]	; 800428c <HAL_RCC_OscConfig+0x5a8>
 800401e:	f8d8 3000 	ldr.w	r3, [r8]
 8004022:	05db      	lsls	r3, r3, #23
 8004024:	d522      	bpl.n	800406c <HAL_RCC_OscConfig+0x388>
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004026:	68aa      	ldr	r2, [r5, #8]
 8004028:	07d0      	lsls	r0, r2, #31
 800402a:	d433      	bmi.n	8004094 <HAL_RCC_OscConfig+0x3b0>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800402c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004030:	f023 0301 	bic.w	r3, r3, #1
 8004034:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004038:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800403c:	f023 0304 	bic.w	r3, r3, #4
 8004040:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004044:	2a00      	cmp	r2, #0
 8004046:	d13c      	bne.n	80040c2 <HAL_RCC_OscConfig+0x3de>
      tickstart = HAL_GetTick();
 8004048:	f7fe fae0 	bl	800260c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800404c:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004050:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004052:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004056:	0798      	lsls	r0, r3, #30
 8004058:	d44b      	bmi.n	80040f2 <HAL_RCC_OscConfig+0x40e>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800405a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800405e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004062:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8004066:	e035      	b.n	80040d4 <HAL_RCC_OscConfig+0x3f0>
    FlagStatus       pwrclkchanged = RESET;
 8004068:	2700      	movs	r7, #0
 800406a:	e7d6      	b.n	800401a <HAL_RCC_OscConfig+0x336>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800406c:	f8d8 3000 	ldr.w	r3, [r8]
 8004070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004074:	f8c8 3000 	str.w	r3, [r8]
      tickstart = HAL_GetTick();
 8004078:	f7fe fac8 	bl	800260c <HAL_GetTick>
 800407c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800407e:	f8d8 3000 	ldr.w	r3, [r8]
 8004082:	05d9      	lsls	r1, r3, #23
 8004084:	d4cf      	bmi.n	8004026 <HAL_RCC_OscConfig+0x342>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004086:	f7fe fac1 	bl	800260c <HAL_GetTick>
 800408a:	eba0 0009 	sub.w	r0, r0, r9
 800408e:	2802      	cmp	r0, #2
 8004090:	d9f5      	bls.n	800407e <HAL_RCC_OscConfig+0x39a>
 8004092:	e6cb      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004094:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004098:	f002 0180 	and.w	r1, r2, #128	; 0x80
 800409c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040a0:	430b      	orrs	r3, r1
 80040a2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80040a6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80040aa:	0752      	lsls	r2, r2, #29
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80040ac:	bf42      	ittt	mi
 80040ae:	f043 0304 	orrmi.w	r3, r3, #4
 80040b2:	f8c4 3090 	strmi.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80040b6:	f8d4 3090 	ldrmi.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80040ba:	f043 0301 	orr.w	r3, r3, #1
 80040be:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80040c2:	f7fe faa3 	bl	800260c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c6:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80040ca:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040cc:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80040d0:	079b      	lsls	r3, r3, #30
 80040d2:	d507      	bpl.n	80040e4 <HAL_RCC_OscConfig+0x400>
    if(pwrclkchanged == SET)
 80040d4:	2f00      	cmp	r7, #0
 80040d6:	f43f ae64 	beq.w	8003da2 <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 80040da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040e0:	65a3      	str	r3, [r4, #88]	; 0x58
 80040e2:	e65e      	b.n	8003da2 <HAL_RCC_OscConfig+0xbe>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e4:	f7fe fa92 	bl	800260c <HAL_GetTick>
 80040e8:	eba0 0008 	sub.w	r0, r0, r8
 80040ec:	4548      	cmp	r0, r9
 80040ee:	d9ed      	bls.n	80040cc <HAL_RCC_OscConfig+0x3e8>
 80040f0:	e69c      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f2:	f7fe fa8b 	bl	800260c <HAL_GetTick>
 80040f6:	eba0 0008 	sub.w	r0, r0, r8
 80040fa:	4548      	cmp	r0, r9
 80040fc:	d9a9      	bls.n	8004052 <HAL_RCC_OscConfig+0x36e>
 80040fe:	e695      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004100:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004102:	b19b      	cbz	r3, 800412c <HAL_RCC_OscConfig+0x448>
      __HAL_RCC_HSI48_ENABLE();
 8004104:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8004108:	f043 0301 	orr.w	r3, r3, #1
 800410c:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004110:	f7fe fa7c 	bl	800260c <HAL_GetTick>
 8004114:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004116:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800411a:	079a      	lsls	r2, r3, #30
 800411c:	f53f ae45 	bmi.w	8003daa <HAL_RCC_OscConfig+0xc6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004120:	f7fe fa74 	bl	800260c <HAL_GetTick>
 8004124:	1bc0      	subs	r0, r0, r7
 8004126:	2802      	cmp	r0, #2
 8004128:	d9f5      	bls.n	8004116 <HAL_RCC_OscConfig+0x432>
 800412a:	e67f      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSI48_DISABLE();
 800412c:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8004130:	f023 0301 	bic.w	r3, r3, #1
 8004134:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004138:	f7fe fa68 	bl	800260c <HAL_GetTick>
 800413c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800413e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8004142:	079b      	lsls	r3, r3, #30
 8004144:	f57f ae31 	bpl.w	8003daa <HAL_RCC_OscConfig+0xc6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004148:	f7fe fa60 	bl	800260c <HAL_GetTick>
 800414c:	1bc0      	subs	r0, r0, r7
 800414e:	2802      	cmp	r0, #2
 8004150:	d9f5      	bls.n	800413e <HAL_RCC_OscConfig+0x45a>
 8004152:	e66b      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004154:	2b02      	cmp	r3, #2
 8004156:	d17a      	bne.n	800424e <HAL_RCC_OscConfig+0x56a>
      pll_config = RCC->PLLCFGR;
 8004158:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800415a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800415c:	f003 0103 	and.w	r1, r3, #3
 8004160:	4291      	cmp	r1, r2
 8004162:	d11c      	bne.n	800419e <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004164:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8004166:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800416a:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800416c:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8004170:	d115      	bne.n	800419e <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004172:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8004174:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004178:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800417c:	d10f      	bne.n	800419e <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800417e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8004180:	0852      	lsrs	r2, r2, #1
 8004182:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8004186:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004188:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800418c:	d107      	bne.n	800419e <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800418e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8004190:	0852      	lsrs	r2, r2, #1
 8004192:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8004196:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004198:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800419c:	d03e      	beq.n	800421c <HAL_RCC_OscConfig+0x538>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800419e:	2e0c      	cmp	r6, #12
 80041a0:	f43f ada4 	beq.w	8003cec <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041aa:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 80041ac:	f7fe fa2e 	bl	800260c <HAL_GetTick>
 80041b0:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	0198      	lsls	r0, r3, #6
 80041b6:	d42b      	bmi.n	8004210 <HAL_RCC_OscConfig+0x52c>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041b8:	68e2      	ldr	r2, [r4, #12]
 80041ba:	4b33      	ldr	r3, [pc, #204]	; (8004288 <HAL_RCC_OscConfig+0x5a4>)
 80041bc:	4013      	ands	r3, r2
 80041be:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80041c0:	4313      	orrs	r3, r2
 80041c2:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80041c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80041c8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80041ca:	3a01      	subs	r2, #1
 80041cc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80041d0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80041d2:	0852      	lsrs	r2, r2, #1
 80041d4:	3a01      	subs	r2, #1
 80041d6:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80041da:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80041dc:	0852      	lsrs	r2, r2, #1
 80041de:	3a01      	subs	r2, #1
 80041e0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80041e4:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 80041e6:	6823      	ldr	r3, [r4, #0]
 80041e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041ec:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041ee:	68e3      	ldr	r3, [r4, #12]
 80041f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041f4:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 80041f6:	f7fe fa09 	bl	800260c <HAL_GetTick>
 80041fa:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041fc:	6823      	ldr	r3, [r4, #0]
 80041fe:	0199      	lsls	r1, r3, #6
 8004200:	f53f add7 	bmi.w	8003db2 <HAL_RCC_OscConfig+0xce>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004204:	f7fe fa02 	bl	800260c <HAL_GetTick>
 8004208:	1b40      	subs	r0, r0, r5
 800420a:	2802      	cmp	r0, #2
 800420c:	d9f6      	bls.n	80041fc <HAL_RCC_OscConfig+0x518>
 800420e:	e60d      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004210:	f7fe f9fc 	bl	800260c <HAL_GetTick>
 8004214:	1b80      	subs	r0, r0, r6
 8004216:	2802      	cmp	r0, #2
 8004218:	d9cb      	bls.n	80041b2 <HAL_RCC_OscConfig+0x4ce>
 800421a:	e607      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800421c:	6823      	ldr	r3, [r4, #0]
 800421e:	019a      	lsls	r2, r3, #6
 8004220:	f53f adc7 	bmi.w	8003db2 <HAL_RCC_OscConfig+0xce>
          __HAL_RCC_PLL_ENABLE();
 8004224:	6823      	ldr	r3, [r4, #0]
 8004226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800422a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800422c:	68e3      	ldr	r3, [r4, #12]
 800422e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004232:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 8004234:	f7fe f9ea 	bl	800260c <HAL_GetTick>
 8004238:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	019b      	lsls	r3, r3, #6
 800423e:	f53f adb8 	bmi.w	8003db2 <HAL_RCC_OscConfig+0xce>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004242:	f7fe f9e3 	bl	800260c <HAL_GetTick>
 8004246:	1b40      	subs	r0, r0, r5
 8004248:	2802      	cmp	r0, #2
 800424a:	d9f6      	bls.n	800423a <HAL_RCC_OscConfig+0x556>
 800424c:	e5ee      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800424e:	2e0c      	cmp	r6, #12
 8004250:	f43f ad4c 	beq.w	8003cec <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8004254:	6823      	ldr	r3, [r4, #0]
 8004256:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800425a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800425c:	f7fe f9d6 	bl	800260c <HAL_GetTick>
 8004260:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004262:	6823      	ldr	r3, [r4, #0]
 8004264:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8004268:	d107      	bne.n	800427a <HAL_RCC_OscConfig+0x596>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800426a:	68e2      	ldr	r2, [r4, #12]
 800426c:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8004270:	f022 0203 	bic.w	r2, r2, #3
 8004274:	60e2      	str	r2, [r4, #12]
  return HAL_OK;
 8004276:	4618      	mov	r0, r3
 8004278:	e539      	b.n	8003cee <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800427a:	f7fe f9c7 	bl	800260c <HAL_GetTick>
 800427e:	1b40      	subs	r0, r0, r5
 8004280:	2802      	cmp	r0, #2
 8004282:	d9ee      	bls.n	8004262 <HAL_RCC_OscConfig+0x57e>
 8004284:	e5d2      	b.n	8003e2c <HAL_RCC_OscConfig+0x148>
 8004286:	bf00      	nop
 8004288:	f99f808c 	.word	0xf99f808c
 800428c:	40007000 	.word	0x40007000

08004290 <HAL_RCC_ClockConfig>:
{
 8004290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004294:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8004296:	4604      	mov	r4, r0
 8004298:	b910      	cbnz	r0, 80042a0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800429a:	2001      	movs	r0, #1
}
 800429c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042a0:	4a4b      	ldr	r2, [pc, #300]	; (80043d0 <HAL_RCC_ClockConfig+0x140>)
 80042a2:	6813      	ldr	r3, [r2, #0]
 80042a4:	f003 0307 	and.w	r3, r3, #7
 80042a8:	428b      	cmp	r3, r1
 80042aa:	d32c      	bcc.n	8004306 <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042ac:	6820      	ldr	r0, [r4, #0]
 80042ae:	0786      	lsls	r6, r0, #30
 80042b0:	d434      	bmi.n	800431c <HAL_RCC_ClockConfig+0x8c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042b2:	07c1      	lsls	r1, r0, #31
 80042b4:	d43f      	bmi.n	8004336 <HAL_RCC_ClockConfig+0xa6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042b6:	6821      	ldr	r1, [r4, #0]
 80042b8:	078a      	lsls	r2, r1, #30
 80042ba:	d468      	bmi.n	800438e <HAL_RCC_ClockConfig+0xfe>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042bc:	4a44      	ldr	r2, [pc, #272]	; (80043d0 <HAL_RCC_ClockConfig+0x140>)
 80042be:	6813      	ldr	r3, [r2, #0]
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	42ab      	cmp	r3, r5
 80042c6:	d86f      	bhi.n	80043a8 <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042c8:	f011 0f04 	tst.w	r1, #4
 80042cc:	4d41      	ldr	r5, [pc, #260]	; (80043d4 <HAL_RCC_ClockConfig+0x144>)
 80042ce:	d177      	bne.n	80043c0 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042d0:	070b      	lsls	r3, r1, #28
 80042d2:	d506      	bpl.n	80042e2 <HAL_RCC_ClockConfig+0x52>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042d4:	68ab      	ldr	r3, [r5, #8]
 80042d6:	6922      	ldr	r2, [r4, #16]
 80042d8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80042dc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80042e0:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042e2:	f7ff fcb1 	bl	8003c48 <HAL_RCC_GetSysClockFreq>
 80042e6:	68ab      	ldr	r3, [r5, #8]
 80042e8:	4a3b      	ldr	r2, [pc, #236]	; (80043d8 <HAL_RCC_ClockConfig+0x148>)
 80042ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80042ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042f2:	5cd3      	ldrb	r3, [r2, r3]
 80042f4:	f003 031f 	and.w	r3, r3, #31
 80042f8:	40d8      	lsrs	r0, r3
 80042fa:	4b38      	ldr	r3, [pc, #224]	; (80043dc <HAL_RCC_ClockConfig+0x14c>)
 80042fc:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80042fe:	4b38      	ldr	r3, [pc, #224]	; (80043e0 <HAL_RCC_ClockConfig+0x150>)
 8004300:	6818      	ldr	r0, [r3, #0]
 8004302:	f7fe b941 	b.w	8002588 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004306:	6813      	ldr	r3, [r2, #0]
 8004308:	f023 0307 	bic.w	r3, r3, #7
 800430c:	430b      	orrs	r3, r1
 800430e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004310:	6813      	ldr	r3, [r2, #0]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	428b      	cmp	r3, r1
 8004318:	d1bf      	bne.n	800429a <HAL_RCC_ClockConfig+0xa>
 800431a:	e7c7      	b.n	80042ac <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800431c:	4a2d      	ldr	r2, [pc, #180]	; (80043d4 <HAL_RCC_ClockConfig+0x144>)
 800431e:	68a6      	ldr	r6, [r4, #8]
 8004320:	6891      	ldr	r1, [r2, #8]
 8004322:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 8004326:	428e      	cmp	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004328:	bf81      	itttt	hi
 800432a:	6893      	ldrhi	r3, [r2, #8]
 800432c:	f023 03f0 	bichi.w	r3, r3, #240	; 0xf0
 8004330:	4333      	orrhi	r3, r6
 8004332:	6093      	strhi	r3, [r2, #8]
 8004334:	e7bd      	b.n	80042b2 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004336:	6862      	ldr	r2, [r4, #4]
 8004338:	4e26      	ldr	r6, [pc, #152]	; (80043d4 <HAL_RCC_ClockConfig+0x144>)
 800433a:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800433c:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800433e:	d11a      	bne.n	8004376 <HAL_RCC_ClockConfig+0xe6>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004340:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004344:	d0a9      	beq.n	800429a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004346:	68b3      	ldr	r3, [r6, #8]
 8004348:	f023 0303 	bic.w	r3, r3, #3
 800434c:	4313      	orrs	r3, r2
 800434e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004350:	f7fe f95c 	bl	800260c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004354:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8004358:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435a:	68b3      	ldr	r3, [r6, #8]
 800435c:	6862      	ldr	r2, [r4, #4]
 800435e:	f003 030c 	and.w	r3, r3, #12
 8004362:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004366:	d0a6      	beq.n	80042b6 <HAL_RCC_ClockConfig+0x26>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004368:	f7fe f950 	bl	800260c <HAL_GetTick>
 800436c:	1bc0      	subs	r0, r0, r7
 800436e:	4540      	cmp	r0, r8
 8004370:	d9f3      	bls.n	800435a <HAL_RCC_ClockConfig+0xca>
        return HAL_TIMEOUT;
 8004372:	2003      	movs	r0, #3
 8004374:	e792      	b.n	800429c <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004376:	2a02      	cmp	r2, #2
 8004378:	d102      	bne.n	8004380 <HAL_RCC_ClockConfig+0xf0>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800437a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800437e:	e7e1      	b.n	8004344 <HAL_RCC_ClockConfig+0xb4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004380:	b912      	cbnz	r2, 8004388 <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004382:	f013 0f02 	tst.w	r3, #2
 8004386:	e7dd      	b.n	8004344 <HAL_RCC_ClockConfig+0xb4>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004388:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800438c:	e7da      	b.n	8004344 <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800438e:	4a11      	ldr	r2, [pc, #68]	; (80043d4 <HAL_RCC_ClockConfig+0x144>)
 8004390:	68a6      	ldr	r6, [r4, #8]
 8004392:	6890      	ldr	r0, [r2, #8]
 8004394:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
 8004398:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800439a:	bf3f      	itttt	cc
 800439c:	6893      	ldrcc	r3, [r2, #8]
 800439e:	f023 03f0 	biccc.w	r3, r3, #240	; 0xf0
 80043a2:	4333      	orrcc	r3, r6
 80043a4:	6093      	strcc	r3, [r2, #8]
 80043a6:	e789      	b.n	80042bc <HAL_RCC_ClockConfig+0x2c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a8:	6813      	ldr	r3, [r2, #0]
 80043aa:	f023 0307 	bic.w	r3, r3, #7
 80043ae:	432b      	orrs	r3, r5
 80043b0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043b2:	6813      	ldr	r3, [r2, #0]
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	42ab      	cmp	r3, r5
 80043ba:	f47f af6e 	bne.w	800429a <HAL_RCC_ClockConfig+0xa>
 80043be:	e783      	b.n	80042c8 <HAL_RCC_ClockConfig+0x38>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043c0:	68ab      	ldr	r3, [r5, #8]
 80043c2:	68e2      	ldr	r2, [r4, #12]
 80043c4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80043c8:	4313      	orrs	r3, r2
 80043ca:	60ab      	str	r3, [r5, #8]
 80043cc:	e780      	b.n	80042d0 <HAL_RCC_ClockConfig+0x40>
 80043ce:	bf00      	nop
 80043d0:	40022000 	.word	0x40022000
 80043d4:	40021000 	.word	0x40021000
 80043d8:	0800b743 	.word	0x0800b743
 80043dc:	20000010 	.word	0x20000010
 80043e0:	20000018 	.word	0x20000018

080043e4 <HAL_RCC_GetHCLKFreq>:
}
 80043e4:	4b01      	ldr	r3, [pc, #4]	; (80043ec <HAL_RCC_GetHCLKFreq+0x8>)
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	20000010 	.word	0x20000010

080043f0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043f0:	4b05      	ldr	r3, [pc, #20]	; (8004408 <HAL_RCC_GetPCLK1Freq+0x18>)
 80043f2:	4a06      	ldr	r2, [pc, #24]	; (800440c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80043fa:	5cd3      	ldrb	r3, [r2, r3]
 80043fc:	4a04      	ldr	r2, [pc, #16]	; (8004410 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043fe:	6810      	ldr	r0, [r2, #0]
 8004400:	f003 031f 	and.w	r3, r3, #31
}
 8004404:	40d8      	lsrs	r0, r3
 8004406:	4770      	bx	lr
 8004408:	40021000 	.word	0x40021000
 800440c:	0800b753 	.word	0x0800b753
 8004410:	20000010 	.word	0x20000010

08004414 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004414:	4b05      	ldr	r3, [pc, #20]	; (800442c <HAL_RCC_GetPCLK2Freq+0x18>)
 8004416:	4a06      	ldr	r2, [pc, #24]	; (8004430 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800441e:	5cd3      	ldrb	r3, [r2, r3]
 8004420:	4a04      	ldr	r2, [pc, #16]	; (8004434 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004422:	6810      	ldr	r0, [r2, #0]
 8004424:	f003 031f 	and.w	r3, r3, #31
}
 8004428:	40d8      	lsrs	r0, r3
 800442a:	4770      	bx	lr
 800442c:	40021000 	.word	0x40021000
 8004430:	0800b753 	.word	0x0800b753
 8004434:	20000010 	.word	0x20000010

08004438 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004438:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800443c:	4604      	mov	r4, r0
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800443e:	6800      	ldr	r0, [r0, #0]
 8004440:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8004444:	d039      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x82>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004446:	4d75      	ldr	r5, [pc, #468]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004448:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800444a:	00d8      	lsls	r0, r3, #3
 800444c:	d427      	bmi.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800444e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004454:	65ab      	str	r3, [r5, #88]	; 0x58
 8004456:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004458:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800445c:	9301      	str	r3, [sp, #4]
 800445e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004460:	2601      	movs	r6, #1
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004462:	4f6f      	ldr	r7, [pc, #444]	; (8004620 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800446a:	603b      	str	r3, [r7, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800446c:	f7fe f8ce 	bl	800260c <HAL_GetTick>
 8004470:	4680      	mov	r8, r0

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	05d9      	lsls	r1, r3, #23
 8004476:	d514      	bpl.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    }

    if(ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004478:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800447c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004480:	d003      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004482:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004484:	4293      	cmp	r3, r2
 8004486:	f040 80a3 	bne.w	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      }

      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800448a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800448e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004490:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004494:	4313      	orrs	r3, r2
 8004496:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800449a:	2000      	movs	r0, #0
 800449c:	e008      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;
 800449e:	2600      	movs	r6, #0
 80044a0:	e7df      	b.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044a2:	f7fe f8b3 	bl	800260c <HAL_GetTick>
 80044a6:	eba0 0008 	sub.w	r0, r0, r8
 80044aa:	2802      	cmp	r0, #2
 80044ac:	d9e1      	bls.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        ret = HAL_TIMEOUT;
 80044ae:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044b0:	b11e      	cbz	r6, 80044ba <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044b2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80044b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044b8:	65ab      	str	r3, [r5, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	07df      	lsls	r7, r3, #31
 80044be:	d508      	bpl.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044c0:	4956      	ldr	r1, [pc, #344]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044c2:	6865      	ldr	r5, [r4, #4]
 80044c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80044c8:	f022 0203 	bic.w	r2, r2, #3
 80044cc:	432a      	orrs	r2, r5
 80044ce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044d2:	079e      	lsls	r6, r3, #30
 80044d4:	d508      	bpl.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044d6:	4951      	ldr	r1, [pc, #324]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044d8:	68a5      	ldr	r5, [r4, #8]
 80044da:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80044de:	f022 020c 	bic.w	r2, r2, #12
 80044e2:	432a      	orrs	r2, r5
 80044e4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044e8:	075d      	lsls	r5, r3, #29
 80044ea:	d508      	bpl.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044ec:	494b      	ldr	r1, [pc, #300]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044ee:	68e5      	ldr	r5, [r4, #12]
 80044f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80044f4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80044f8:	432a      	orrs	r2, r5
 80044fa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044fe:	0699      	lsls	r1, r3, #26
 8004500:	d508      	bpl.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004502:	4946      	ldr	r1, [pc, #280]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004504:	6925      	ldr	r5, [r4, #16]
 8004506:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800450a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800450e:	432a      	orrs	r2, r5
 8004510:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004514:	059a      	lsls	r2, r3, #22
 8004516:	d508      	bpl.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004518:	4940      	ldr	r1, [pc, #256]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800451a:	6a25      	ldr	r5, [r4, #32]
 800451c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004520:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8004524:	432a      	orrs	r2, r5
 8004526:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800452a:	055f      	lsls	r7, r3, #21
 800452c:	d508      	bpl.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800452e:	493b      	ldr	r1, [pc, #236]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004530:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004532:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004536:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800453a:	432a      	orrs	r2, r5
 800453c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004540:	065e      	lsls	r6, r3, #25
 8004542:	d508      	bpl.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004544:	4935      	ldr	r1, [pc, #212]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004546:	6965      	ldr	r5, [r4, #20]
 8004548:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800454c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004550:	432a      	orrs	r2, r5
 8004552:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004556:	061d      	lsls	r5, r3, #24
 8004558:	d508      	bpl.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800455a:	4930      	ldr	r1, [pc, #192]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800455c:	69a5      	ldr	r5, [r4, #24]
 800455e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004562:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004566:	432a      	orrs	r2, r5
 8004568:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800456c:	05d9      	lsls	r1, r3, #23
 800456e:	d508      	bpl.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004570:	492a      	ldr	r1, [pc, #168]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004572:	69e5      	ldr	r5, [r4, #28]
 8004574:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004578:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800457c:	432a      	orrs	r2, r5
 800457e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004582:	049a      	lsls	r2, r3, #18
 8004584:	d50f      	bpl.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004586:	4925      	ldr	r1, [pc, #148]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004588:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800458a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800458e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004592:	432a      	orrs	r2, r5
 8004594:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004598:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800459c:	bf02      	ittt	eq
 800459e:	68ca      	ldreq	r2, [r1, #12]
 80045a0:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 80045a4:	60ca      	streq	r2, [r1, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045a6:	035b      	lsls	r3, r3, #13
 80045a8:	d50f      	bpl.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045aa:	4a1c      	ldr	r2, [pc, #112]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80045ac:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80045ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80045b2:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80045b6:	430b      	orrs	r3, r1

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045b8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045c0:	d103      	bne.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045c2:	68d3      	ldr	r3, [r2, #12]
 80045c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045c8:	60d3      	str	r3, [r2, #12]
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
}
 80045ca:	b002      	add	sp, #8
 80045cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045d0:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80045d4:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80045d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045dc:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045e0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045e4:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045ec:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045ee:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80045f2:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045f6:	f57f af48 	bpl.w	800448a <HAL_RCCEx_PeriphCLKConfig+0x52>
        tickstart = HAL_GetTick();
 80045fa:	f7fe f807 	bl	800260c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045fe:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8004602:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004604:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8004608:	079b      	lsls	r3, r3, #30
 800460a:	f53f af3e 	bmi.w	800448a <HAL_RCCEx_PeriphCLKConfig+0x52>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460e:	f7fd fffd 	bl	800260c <HAL_GetTick>
 8004612:	1bc0      	subs	r0, r0, r7
 8004614:	4540      	cmp	r0, r8
 8004616:	d9f5      	bls.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004618:	e749      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 800461a:	bf00      	nop
 800461c:	40021000 	.word	0x40021000
 8004620:	40007000 	.word	0x40007000

08004624 <HAL_RCCEx_EnableMSIPLLMode>:
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004624:	4a02      	ldr	r2, [pc, #8]	; (8004630 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8004626:	6813      	ldr	r3, [r2, #0]
 8004628:	f043 0304 	orr.w	r3, r3, #4
 800462c:	6013      	str	r3, [r2, #0]
}
 800462e:	4770      	bx	lr
 8004630:	40021000 	.word	0x40021000

08004634 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004634:	6a03      	ldr	r3, [r0, #32]
 8004636:	f023 0301 	bic.w	r3, r3, #1
 800463a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800463c:	6a03      	ldr	r3, [r0, #32]
{
 800463e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004640:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004642:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004644:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004646:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800464a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800464e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004650:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8004652:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8004656:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004658:	4d12      	ldr	r5, [pc, #72]	; (80046a4 <TIM_OC1_SetConfig+0x70>)
 800465a:	42a8      	cmp	r0, r5
 800465c:	d006      	beq.n	800466c <TIM_OC1_SetConfig+0x38>
 800465e:	4e12      	ldr	r6, [pc, #72]	; (80046a8 <TIM_OC1_SetConfig+0x74>)
 8004660:	42b0      	cmp	r0, r6
 8004662:	d003      	beq.n	800466c <TIM_OC1_SetConfig+0x38>
 8004664:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004668:	42b0      	cmp	r0, r6
 800466a:	d114      	bne.n	8004696 <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800466c:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800466e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004672:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004674:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8004676:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800467a:	d006      	beq.n	800468a <TIM_OC1_SetConfig+0x56>
 800467c:	4d0a      	ldr	r5, [pc, #40]	; (80046a8 <TIM_OC1_SetConfig+0x74>)
 800467e:	42a8      	cmp	r0, r5
 8004680:	d003      	beq.n	800468a <TIM_OC1_SetConfig+0x56>
 8004682:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004686:	42a8      	cmp	r0, r5
 8004688:	d105      	bne.n	8004696 <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800468a:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800468e:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8004692:	4334      	orrs	r4, r6
 8004694:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004696:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004698:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800469a:	684a      	ldr	r2, [r1, #4]
 800469c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800469e:	6203      	str	r3, [r0, #32]
}
 80046a0:	bd70      	pop	{r4, r5, r6, pc}
 80046a2:	bf00      	nop
 80046a4:	40012c00 	.word	0x40012c00
 80046a8:	40014000 	.word	0x40014000

080046ac <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046ac:	6a03      	ldr	r3, [r0, #32]
 80046ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046b2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046b4:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b6:	6842      	ldr	r2, [r0, #4]
{
 80046b8:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046ba:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046bc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046be:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80046c2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80046c6:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046c8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80046ca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046ce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046d2:	4d0f      	ldr	r5, [pc, #60]	; (8004710 <TIM_OC3_SetConfig+0x64>)
 80046d4:	42a8      	cmp	r0, r5
 80046d6:	d10e      	bne.n	80046f6 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046d8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80046da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046de:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046e6:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046ea:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046ee:	4335      	orrs	r5, r6
 80046f0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80046f4:	e005      	b.n	8004702 <TIM_OC3_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046f6:	4d07      	ldr	r5, [pc, #28]	; (8004714 <TIM_OC3_SetConfig+0x68>)
 80046f8:	42a8      	cmp	r0, r5
 80046fa:	d0f4      	beq.n	80046e6 <TIM_OC3_SetConfig+0x3a>
 80046fc:	4d06      	ldr	r5, [pc, #24]	; (8004718 <TIM_OC3_SetConfig+0x6c>)
 80046fe:	42a8      	cmp	r0, r5
 8004700:	d0f1      	beq.n	80046e6 <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004702:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004704:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004706:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004708:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800470a:	6203      	str	r3, [r0, #32]
}
 800470c:	bd70      	pop	{r4, r5, r6, pc}
 800470e:	bf00      	nop
 8004710:	40012c00 	.word	0x40012c00
 8004714:	40014000 	.word	0x40014000
 8004718:	40014400 	.word	0x40014400

0800471c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800471c:	6a03      	ldr	r3, [r0, #32]
 800471e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004722:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004724:	6a02      	ldr	r2, [r0, #32]
{
 8004726:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004728:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800472a:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800472c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800472e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004732:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004736:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800473a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800473c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004740:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004744:	4d0a      	ldr	r5, [pc, #40]	; (8004770 <TIM_OC4_SetConfig+0x54>)
 8004746:	42a8      	cmp	r0, r5
 8004748:	d007      	beq.n	800475a <TIM_OC4_SetConfig+0x3e>
 800474a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800474e:	42a8      	cmp	r0, r5
 8004750:	d003      	beq.n	800475a <TIM_OC4_SetConfig+0x3e>
 8004752:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004756:	42a8      	cmp	r0, r5
 8004758:	d104      	bne.n	8004764 <TIM_OC4_SetConfig+0x48>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800475a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800475c:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004760:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004764:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004766:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004768:	684b      	ldr	r3, [r1, #4]
 800476a:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800476c:	6202      	str	r2, [r0, #32]
}
 800476e:	bd30      	pop	{r4, r5, pc}
 8004770:	40012c00 	.word	0x40012c00

08004774 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004774:	6a03      	ldr	r3, [r0, #32]
 8004776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800477a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800477c:	6a02      	ldr	r2, [r0, #32]
{
 800477e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004780:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004782:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004784:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800478a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800478e:	432b      	orrs	r3, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004790:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8004792:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004796:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800479a:	4d0b      	ldr	r5, [pc, #44]	; (80047c8 <TIM_OC5_SetConfig+0x54>)
 800479c:	42a8      	cmp	r0, r5
 800479e:	d007      	beq.n	80047b0 <TIM_OC5_SetConfig+0x3c>
 80047a0:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80047a4:	42a8      	cmp	r0, r5
 80047a6:	d003      	beq.n	80047b0 <TIM_OC5_SetConfig+0x3c>
 80047a8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80047ac:	42a8      	cmp	r0, r5
 80047ae:	d104      	bne.n	80047ba <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047b0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80047b2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047b6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ba:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80047bc:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80047be:	684b      	ldr	r3, [r1, #4]
 80047c0:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047c2:	6202      	str	r2, [r0, #32]
}
 80047c4:	bd30      	pop	{r4, r5, pc}
 80047c6:	bf00      	nop
 80047c8:	40012c00 	.word	0x40012c00

080047cc <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80047cc:	6a03      	ldr	r3, [r0, #32]
 80047ce:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80047d2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047d4:	6a02      	ldr	r2, [r0, #32]
{
 80047d6:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047d8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80047da:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80047de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047e6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80047ea:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80047ec:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80047f0:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047f4:	4d0a      	ldr	r5, [pc, #40]	; (8004820 <TIM_OC6_SetConfig+0x54>)
 80047f6:	42a8      	cmp	r0, r5
 80047f8:	d007      	beq.n	800480a <TIM_OC6_SetConfig+0x3e>
 80047fa:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80047fe:	42a8      	cmp	r0, r5
 8004800:	d003      	beq.n	800480a <TIM_OC6_SetConfig+0x3e>
 8004802:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004806:	42a8      	cmp	r0, r5
 8004808:	d104      	bne.n	8004814 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800480a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800480c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004810:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004814:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004816:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004818:	684b      	ldr	r3, [r1, #4]
 800481a:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800481c:	6202      	str	r2, [r0, #32]
}
 800481e:	bd30      	pop	{r4, r5, pc}
 8004820:	40012c00 	.word	0x40012c00

08004824 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004824:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004828:	2b01      	cmp	r3, #1
 800482a:	d11f      	bne.n	800486c <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800482c:	2302      	movs	r3, #2
 800482e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004832:	6803      	ldr	r3, [r0, #0]
 8004834:	68da      	ldr	r2, [r3, #12]
 8004836:	f042 0201 	orr.w	r2, r2, #1
 800483a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800483c:	4a0c      	ldr	r2, [pc, #48]	; (8004870 <HAL_TIM_Base_Start_IT+0x4c>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d006      	beq.n	8004850 <HAL_TIM_Base_Start_IT+0x2c>
 8004842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004846:	d003      	beq.n	8004850 <HAL_TIM_Base_Start_IT+0x2c>
 8004848:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800484c:	4293      	cmp	r3, r2
 800484e:	d107      	bne.n	8004860 <HAL_TIM_Base_Start_IT+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004850:	6899      	ldr	r1, [r3, #8]
 8004852:	4a08      	ldr	r2, [pc, #32]	; (8004874 <HAL_TIM_Base_Start_IT+0x50>)
 8004854:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004856:	2a06      	cmp	r2, #6
 8004858:	d006      	beq.n	8004868 <HAL_TIM_Base_Start_IT+0x44>
 800485a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800485e:	d003      	beq.n	8004868 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	f042 0201 	orr.w	r2, r2, #1
 8004866:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004868:	2000      	movs	r0, #0
}
 800486a:	4770      	bx	lr
    return HAL_ERROR;
 800486c:	2001      	movs	r0, #1
 800486e:	4770      	bx	lr
 8004870:	40012c00 	.word	0x40012c00
 8004874:	00010007 	.word	0x00010007

08004878 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004878:	6803      	ldr	r3, [r0, #0]
 800487a:	68da      	ldr	r2, [r3, #12]
 800487c:	f022 0201 	bic.w	r2, r2, #1
 8004880:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8004882:	6a19      	ldr	r1, [r3, #32]
 8004884:	f241 1211 	movw	r2, #4369	; 0x1111
 8004888:	4211      	tst	r1, r2
 800488a:	d108      	bne.n	800489e <HAL_TIM_Base_Stop_IT+0x26>
 800488c:	6a19      	ldr	r1, [r3, #32]
 800488e:	f240 4244 	movw	r2, #1092	; 0x444
 8004892:	4211      	tst	r1, r2
 8004894:	bf02      	ittt	eq
 8004896:	681a      	ldreq	r2, [r3, #0]
 8004898:	f022 0201 	biceq.w	r2, r2, #1
 800489c:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800489e:	2301      	movs	r3, #1
 80048a0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80048a4:	2000      	movs	r0, #0
 80048a6:	4770      	bx	lr

080048a8 <HAL_TIM_OC_DelayElapsedCallback>:
 80048a8:	4770      	bx	lr

080048aa <HAL_TIM_IC_CaptureCallback>:
 80048aa:	4770      	bx	lr

080048ac <HAL_TIM_PWM_PulseFinishedCallback>:
 80048ac:	4770      	bx	lr

080048ae <TIM_DMADelayPulseCplt>:
{
 80048ae:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048b0:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80048b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80048b4:	4282      	cmp	r2, r0
 80048b6:	d10b      	bne.n	80048d0 <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048b8:	2301      	movs	r3, #1
 80048ba:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80048bc:	69d2      	ldr	r2, [r2, #28]
 80048be:	b90a      	cbnz	r2, 80048c4 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80048c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c4:	4620      	mov	r0, r4
 80048c6:	f7ff fff1 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ca:	2300      	movs	r3, #0
 80048cc:	7723      	strb	r3, [r4, #28]
}
 80048ce:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80048d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80048d2:	4283      	cmp	r3, r0
 80048d4:	d108      	bne.n	80048e8 <TIM_DMADelayPulseCplt+0x3a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048d6:	2202      	movs	r2, #2
 80048d8:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80048da:	69db      	ldr	r3, [r3, #28]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1f1      	bne.n	80048c4 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80048e0:	2301      	movs	r3, #1
 80048e2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80048e6:	e7ed      	b.n	80048c4 <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80048e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80048ea:	4283      	cmp	r3, r0
 80048ec:	d108      	bne.n	8004900 <TIM_DMADelayPulseCplt+0x52>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048ee:	2204      	movs	r2, #4
 80048f0:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80048f2:	69db      	ldr	r3, [r3, #28]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1e5      	bne.n	80048c4 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80048f8:	2301      	movs	r3, #1
 80048fa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80048fe:	e7e1      	b.n	80048c4 <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004900:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004902:	4283      	cmp	r3, r0
 8004904:	d1de      	bne.n	80048c4 <TIM_DMADelayPulseCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004906:	2208      	movs	r2, #8
 8004908:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800490a:	69db      	ldr	r3, [r3, #28]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1d9      	bne.n	80048c4 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004910:	2301      	movs	r3, #1
 8004912:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004916:	e7d5      	b.n	80048c4 <TIM_DMADelayPulseCplt+0x16>

08004918 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
 8004918:	4770      	bx	lr

0800491a <TIM_DMADelayPulseHalfCplt>:
{
 800491a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800491c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800491e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004920:	4283      	cmp	r3, r0
 8004922:	d107      	bne.n	8004934 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004924:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004926:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004928:	4620      	mov	r0, r4
 800492a:	f7ff fff5 	bl	8004918 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492e:	2300      	movs	r3, #0
 8004930:	7723      	strb	r3, [r4, #28]
}
 8004932:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004934:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004936:	4283      	cmp	r3, r0
 8004938:	d101      	bne.n	800493e <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800493a:	2302      	movs	r3, #2
 800493c:	e7f3      	b.n	8004926 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800493e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004940:	4283      	cmp	r3, r0
 8004942:	d101      	bne.n	8004948 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004944:	2304      	movs	r3, #4
 8004946:	e7ee      	b.n	8004926 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004948:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800494a:	4283      	cmp	r3, r0
 800494c:	d1ec      	bne.n	8004928 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800494e:	2308      	movs	r3, #8
 8004950:	e7e9      	b.n	8004926 <TIM_DMADelayPulseHalfCplt+0xc>

08004952 <HAL_TIM_TriggerCallback>:
 8004952:	4770      	bx	lr

08004954 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004954:	6803      	ldr	r3, [r0, #0]
 8004956:	691a      	ldr	r2, [r3, #16]
 8004958:	0791      	lsls	r1, r2, #30
{
 800495a:	b510      	push	{r4, lr}
 800495c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800495e:	d50f      	bpl.n	8004980 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	0792      	lsls	r2, r2, #30
 8004964:	d50c      	bpl.n	8004980 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004966:	f06f 0202 	mvn.w	r2, #2
 800496a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800496c:	2201      	movs	r2, #1
 800496e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	0799      	lsls	r1, r3, #30
 8004974:	f000 8085 	beq.w	8004a82 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004978:	f7ff ff97 	bl	80048aa <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800497c:	2300      	movs	r3, #0
 800497e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004980:	6823      	ldr	r3, [r4, #0]
 8004982:	691a      	ldr	r2, [r3, #16]
 8004984:	0752      	lsls	r2, r2, #29
 8004986:	d510      	bpl.n	80049aa <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004988:	68da      	ldr	r2, [r3, #12]
 800498a:	0750      	lsls	r0, r2, #29
 800498c:	d50d      	bpl.n	80049aa <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800498e:	f06f 0204 	mvn.w	r2, #4
 8004992:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004994:	2202      	movs	r2, #2
 8004996:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800499e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049a0:	d075      	beq.n	8004a8e <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80049a2:	f7ff ff82 	bl	80048aa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049a6:	2300      	movs	r3, #0
 80049a8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	691a      	ldr	r2, [r3, #16]
 80049ae:	0711      	lsls	r1, r2, #28
 80049b0:	d50f      	bpl.n	80049d2 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	0712      	lsls	r2, r2, #28
 80049b6:	d50c      	bpl.n	80049d2 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049b8:	f06f 0208 	mvn.w	r2, #8
 80049bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049be:	2204      	movs	r2, #4
 80049c0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049c2:	69db      	ldr	r3, [r3, #28]
 80049c4:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80049c6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049c8:	d067      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80049ca:	f7ff ff6e 	bl	80048aa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ce:	2300      	movs	r3, #0
 80049d0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	691a      	ldr	r2, [r3, #16]
 80049d6:	06d0      	lsls	r0, r2, #27
 80049d8:	d510      	bpl.n	80049fc <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049da:	68da      	ldr	r2, [r3, #12]
 80049dc:	06d1      	lsls	r1, r2, #27
 80049de:	d50d      	bpl.n	80049fc <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049e0:	f06f 0210 	mvn.w	r2, #16
 80049e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049e6:	2208      	movs	r2, #8
 80049e8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80049f0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049f2:	d058      	beq.n	8004aa6 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80049f4:	f7ff ff59 	bl	80048aa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f8:	2300      	movs	r3, #0
 80049fa:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049fc:	6823      	ldr	r3, [r4, #0]
 80049fe:	691a      	ldr	r2, [r3, #16]
 8004a00:	07d2      	lsls	r2, r2, #31
 8004a02:	d508      	bpl.n	8004a16 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	07d0      	lsls	r0, r2, #31
 8004a08:	d505      	bpl.n	8004a16 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a0a:	f06f 0201 	mvn.w	r2, #1
 8004a0e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a10:	4620      	mov	r0, r4
 8004a12:	f7fc fe75 	bl	8001700 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	691a      	ldr	r2, [r3, #16]
 8004a1a:	0611      	lsls	r1, r2, #24
 8004a1c:	d508      	bpl.n	8004a30 <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a1e:	68da      	ldr	r2, [r3, #12]
 8004a20:	0612      	lsls	r2, r2, #24
 8004a22:	d505      	bpl.n	8004a30 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a28:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004a2a:	4620      	mov	r0, r4
 8004a2c:	f000 fcc9 	bl	80053c2 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004a30:	6823      	ldr	r3, [r4, #0]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	05d0      	lsls	r0, r2, #23
 8004a36:	d508      	bpl.n	8004a4a <HAL_TIM_IRQHandler+0xf6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	0611      	lsls	r1, r2, #24
 8004a3c:	d505      	bpl.n	8004a4a <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004a3e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004a42:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8004a44:	4620      	mov	r0, r4
 8004a46:	f000 fcbd 	bl	80053c4 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	691a      	ldr	r2, [r3, #16]
 8004a4e:	0652      	lsls	r2, r2, #25
 8004a50:	d508      	bpl.n	8004a64 <HAL_TIM_IRQHandler+0x110>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a52:	68da      	ldr	r2, [r3, #12]
 8004a54:	0650      	lsls	r0, r2, #25
 8004a56:	d505      	bpl.n	8004a64 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a58:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a5c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004a5e:	4620      	mov	r0, r4
 8004a60:	f7ff ff77 	bl	8004952 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a64:	6823      	ldr	r3, [r4, #0]
 8004a66:	691a      	ldr	r2, [r3, #16]
 8004a68:	0691      	lsls	r1, r2, #26
 8004a6a:	d522      	bpl.n	8004ab2 <HAL_TIM_IRQHandler+0x15e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	0692      	lsls	r2, r2, #26
 8004a70:	d51f      	bpl.n	8004ab2 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a72:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8004a76:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a78:	611a      	str	r2, [r3, #16]
}
 8004a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8004a7e:	f000 bc9f 	b.w	80053c0 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a82:	f7ff ff11 	bl	80048a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a86:	4620      	mov	r0, r4
 8004a88:	f7ff ff10 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
 8004a8c:	e776      	b.n	800497c <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a8e:	f7ff ff0b 	bl	80048a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a92:	4620      	mov	r0, r4
 8004a94:	f7ff ff0a 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
 8004a98:	e785      	b.n	80049a6 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9a:	f7ff ff05 	bl	80048a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a9e:	4620      	mov	r0, r4
 8004aa0:	f7ff ff04 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
 8004aa4:	e793      	b.n	80049ce <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aa6:	f7ff feff 	bl	80048a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aaa:	4620      	mov	r0, r4
 8004aac:	f7ff fefe 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
 8004ab0:	e7a2      	b.n	80049f8 <HAL_TIM_IRQHandler+0xa4>
}
 8004ab2:	bd10      	pop	{r4, pc}

08004ab4 <HAL_TIM_ErrorCallback>:
 8004ab4:	4770      	bx	lr

08004ab6 <TIM_DMAError>:
{
 8004ab6:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ab8:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004abc:	4283      	cmp	r3, r0
 8004abe:	d109      	bne.n	8004ad4 <TIM_DMAError+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ac4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 8004ac8:	4620      	mov	r0, r4
 8004aca:	f7ff fff3 	bl	8004ab4 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	7723      	strb	r3, [r4, #28]
}
 8004ad2:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004ad4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004ad6:	4283      	cmp	r3, r0
 8004ad8:	d105      	bne.n	8004ae6 <TIM_DMAError+0x30>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ada:	2302      	movs	r3, #2
 8004adc:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ade:	2301      	movs	r3, #1
 8004ae0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004ae4:	e7f0      	b.n	8004ac8 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004ae6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004ae8:	4283      	cmp	r3, r0
 8004aea:	f04f 0301 	mov.w	r3, #1
 8004aee:	d104      	bne.n	8004afa <TIM_DMAError+0x44>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004af0:	2204      	movs	r2, #4
 8004af2:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004af4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004af8:	e7e6      	b.n	8004ac8 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004afa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004afc:	4282      	cmp	r2, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004afe:	bf03      	ittte	eq
 8004b00:	2208      	moveq	r2, #8
 8004b02:	7722      	strbeq	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004b04:	f884 3041 	strbeq.w	r3, [r4, #65]	; 0x41
    htim->State = HAL_TIM_STATE_READY;
 8004b08:	f884 303d 	strbne.w	r3, [r4, #61]	; 0x3d
 8004b0c:	e7dc      	b.n	8004ac8 <TIM_DMAError+0x12>
	...

08004b10 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b10:	4a1a      	ldr	r2, [pc, #104]	; (8004b7c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8004b12:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b14:	4290      	cmp	r0, r2
{
 8004b16:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b18:	d002      	beq.n	8004b20 <TIM_Base_SetConfig+0x10>
 8004b1a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004b1e:	d109      	bne.n	8004b34 <TIM_Base_SetConfig+0x24>
    tmpcr1 |= Structure->CounterMode;
 8004b20:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b26:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8004b28:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b2c:	d009      	beq.n	8004b42 <TIM_Base_SetConfig+0x32>
 8004b2e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004b32:	d006      	beq.n	8004b42 <TIM_Base_SetConfig+0x32>
 8004b34:	4a12      	ldr	r2, [pc, #72]	; (8004b80 <TIM_Base_SetConfig+0x70>)
 8004b36:	4290      	cmp	r0, r2
 8004b38:	d003      	beq.n	8004b42 <TIM_Base_SetConfig+0x32>
 8004b3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b3e:	4290      	cmp	r0, r2
 8004b40:	d103      	bne.n	8004b4a <TIM_Base_SetConfig+0x3a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b42:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b48:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b4a:	694a      	ldr	r2, [r1, #20]
 8004b4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b50:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004b52:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b54:	688b      	ldr	r3, [r1, #8]
 8004b56:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004b58:	680b      	ldr	r3, [r1, #0]
 8004b5a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b5c:	4b07      	ldr	r3, [pc, #28]	; (8004b7c <TIM_Base_SetConfig+0x6c>)
 8004b5e:	4298      	cmp	r0, r3
 8004b60:	d007      	beq.n	8004b72 <TIM_Base_SetConfig+0x62>
 8004b62:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8004b66:	4298      	cmp	r0, r3
 8004b68:	d003      	beq.n	8004b72 <TIM_Base_SetConfig+0x62>
 8004b6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b6e:	4298      	cmp	r0, r3
 8004b70:	d101      	bne.n	8004b76 <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 8004b72:	690b      	ldr	r3, [r1, #16]
 8004b74:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004b76:	2301      	movs	r3, #1
 8004b78:	6143      	str	r3, [r0, #20]
}
 8004b7a:	bd10      	pop	{r4, pc}
 8004b7c:	40012c00 	.word	0x40012c00
 8004b80:	40014000 	.word	0x40014000

08004b84 <HAL_TIM_Base_Init>:
{
 8004b84:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004b86:	4604      	mov	r4, r0
 8004b88:	b350      	cbz	r0, 8004be0 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004b8a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004b8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004b92:	b91b      	cbnz	r3, 8004b9c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004b94:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004b98:	f7fd fb32 	bl	8002200 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b9e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba4:	1d21      	adds	r1, r4, #4
 8004ba6:	f7ff ffb3 	bl	8004b10 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004baa:	2301      	movs	r3, #1
 8004bac:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004bb0:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bb2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004bb6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004bba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004bbe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004bc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004bce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004bd2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004bd6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004bda:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004bde:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004be0:	2001      	movs	r0, #1
 8004be2:	e7fc      	b.n	8004bde <HAL_TIM_Base_Init+0x5a>

08004be4 <HAL_TIM_OC_Init>:
{
 8004be4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004be6:	4604      	mov	r4, r0
 8004be8:	b350      	cbz	r0, 8004c40 <HAL_TIM_OC_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004bea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004bee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004bf2:	b91b      	cbnz	r3, 8004bfc <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004bf4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8004bf8:	f7fd faa2 	bl	8002140 <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004bfc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004bfe:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004c00:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c04:	1d21      	adds	r1, r4, #4
 8004c06:	f7ff ff83 	bl	8004b10 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004c10:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c12:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004c16:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004c1a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004c1e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004c22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004c2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c32:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004c36:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004c3a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004c3e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004c40:	2001      	movs	r0, #1
 8004c42:	e7fc      	b.n	8004c3e <HAL_TIM_OC_Init+0x5a>

08004c44 <HAL_TIM_PWM_Init>:
{
 8004c44:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004c46:	4604      	mov	r4, r0
 8004c48:	b350      	cbz	r0, 8004ca0 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004c4a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004c4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004c52:	b91b      	cbnz	r3, 8004c5c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004c54:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004c58:	f7fd fa52 	bl	8002100 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004c5c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c5e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004c60:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c64:	1d21      	adds	r1, r4, #4
 8004c66:	f7ff ff53 	bl	8004b10 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004c70:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c72:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004c76:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004c7a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004c7e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004c82:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c8a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004c8e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c92:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004c96:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004c9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004c9e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004ca0:	2001      	movs	r0, #1
 8004ca2:	e7fc      	b.n	8004c9e <HAL_TIM_PWM_Init+0x5a>

08004ca4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ca4:	6a03      	ldr	r3, [r0, #32]
 8004ca6:	f023 0310 	bic.w	r3, r3, #16
 8004caa:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004cac:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004cae:	6842      	ldr	r2, [r0, #4]
{
 8004cb0:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8004cb2:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cb4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cb6:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8004cba:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cbe:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cc2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004cc4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cc8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ccc:	4d0e      	ldr	r5, [pc, #56]	; (8004d08 <TIM_OC2_SetConfig+0x64>)
 8004cce:	42a8      	cmp	r0, r5
 8004cd0:	d10e      	bne.n	8004cf0 <TIM_OC2_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cd2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cd8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004cdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ce0:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ce4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ce8:	4335      	orrs	r5, r6
 8004cea:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004cee:	e005      	b.n	8004cfc <TIM_OC2_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf0:	4d06      	ldr	r5, [pc, #24]	; (8004d0c <TIM_OC2_SetConfig+0x68>)
 8004cf2:	42a8      	cmp	r0, r5
 8004cf4:	d0f4      	beq.n	8004ce0 <TIM_OC2_SetConfig+0x3c>
 8004cf6:	4d06      	ldr	r5, [pc, #24]	; (8004d10 <TIM_OC2_SetConfig+0x6c>)
 8004cf8:	42a8      	cmp	r0, r5
 8004cfa:	d0f1      	beq.n	8004ce0 <TIM_OC2_SetConfig+0x3c>
  TIMx->CR2 = tmpcr2;
 8004cfc:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8004cfe:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004d00:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004d02:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004d04:	6203      	str	r3, [r0, #32]
}
 8004d06:	bd70      	pop	{r4, r5, r6, pc}
 8004d08:	40012c00 	.word	0x40012c00
 8004d0c:	40014000 	.word	0x40014000
 8004d10:	40014400 	.word	0x40014400

08004d14 <HAL_TIM_OC_ConfigChannel>:
{
 8004d14:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004d16:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004d1a:	2b01      	cmp	r3, #1
{
 8004d1c:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8004d1e:	d02b      	beq.n	8004d78 <HAL_TIM_OC_ConfigChannel+0x64>
 8004d20:	2001      	movs	r0, #1
  switch (Channel)
 8004d22:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8004d24:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8004d28:	d01e      	beq.n	8004d68 <HAL_TIM_OC_ConfigChannel+0x54>
 8004d2a:	d808      	bhi.n	8004d3e <HAL_TIM_OC_ConfigChannel+0x2a>
 8004d2c:	2a04      	cmp	r2, #4
 8004d2e:	d013      	beq.n	8004d58 <HAL_TIM_OC_ConfigChannel+0x44>
 8004d30:	2a08      	cmp	r2, #8
 8004d32:	d015      	beq.n	8004d60 <HAL_TIM_OC_ConfigChannel+0x4c>
 8004d34:	b15a      	cbz	r2, 8004d4e <HAL_TIM_OC_ConfigChannel+0x3a>
  __HAL_UNLOCK(htim);
 8004d36:	2300      	movs	r3, #0
 8004d38:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8004d3c:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8004d3e:	2a10      	cmp	r2, #16
 8004d40:	d016      	beq.n	8004d70 <HAL_TIM_OC_ConfigChannel+0x5c>
 8004d42:	2a14      	cmp	r2, #20
 8004d44:	d1f7      	bne.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004d46:	6828      	ldr	r0, [r5, #0]
 8004d48:	f7ff fd40 	bl	80047cc <TIM_OC6_SetConfig>
 8004d4c:	e002      	b.n	8004d54 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d4e:	6828      	ldr	r0, [r5, #0]
 8004d50:	f7ff fc70 	bl	8004634 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004d54:	2000      	movs	r0, #0
      break;
 8004d56:	e7ee      	b.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d58:	6828      	ldr	r0, [r5, #0]
 8004d5a:	f7ff ffa3 	bl	8004ca4 <TIM_OC2_SetConfig>
      break;
 8004d5e:	e7f9      	b.n	8004d54 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d60:	6828      	ldr	r0, [r5, #0]
 8004d62:	f7ff fca3 	bl	80046ac <TIM_OC3_SetConfig>
      break;
 8004d66:	e7f5      	b.n	8004d54 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d68:	6828      	ldr	r0, [r5, #0]
 8004d6a:	f7ff fcd7 	bl	800471c <TIM_OC4_SetConfig>
      break;
 8004d6e:	e7f1      	b.n	8004d54 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d70:	6828      	ldr	r0, [r5, #0]
 8004d72:	f7ff fcff 	bl	8004774 <TIM_OC5_SetConfig>
      break;
 8004d76:	e7ed      	b.n	8004d54 <HAL_TIM_OC_ConfigChannel+0x40>
  __HAL_LOCK(htim);
 8004d78:	2002      	movs	r0, #2
 8004d7a:	e7df      	b.n	8004d3c <HAL_TIM_OC_ConfigChannel+0x28>

08004d7c <HAL_TIM_PWM_ConfigChannel>:
{
 8004d7c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004d7e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004d82:	2b01      	cmp	r3, #1
{
 8004d84:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8004d86:	d079      	beq.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x100>
 8004d88:	2001      	movs	r0, #1
  switch (Channel)
 8004d8a:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8004d8c:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8004d90:	d052      	beq.n	8004e38 <HAL_TIM_PWM_ConfigChannel+0xbc>
 8004d92:	d808      	bhi.n	8004da6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8004d94:	2a04      	cmp	r2, #4
 8004d96:	d02d      	beq.n	8004df4 <HAL_TIM_PWM_ConfigChannel+0x78>
 8004d98:	2a08      	cmp	r2, #8
 8004d9a:	d03c      	beq.n	8004e16 <HAL_TIM_PWM_ConfigChannel+0x9a>
 8004d9c:	b1c2      	cbz	r2, 8004dd0 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_UNLOCK(htim);
 8004d9e:	2300      	movs	r3, #0
 8004da0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8004da4:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8004da6:	2a10      	cmp	r2, #16
 8004da8:	d057      	beq.n	8004e5a <HAL_TIM_PWM_ConfigChannel+0xde>
 8004daa:	2a14      	cmp	r2, #20
 8004dac:	d1f7      	bne.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004dae:	6828      	ldr	r0, [r5, #0]
 8004db0:	f7ff fd0c 	bl	80047cc <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004db4:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004db6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004db8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dbe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004dc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dc6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004dc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dca:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004dce:	e053      	b.n	8004e78 <HAL_TIM_PWM_ConfigChannel+0xfc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004dd0:	6828      	ldr	r0, [r5, #0]
 8004dd2:	f7ff fc2f 	bl	8004634 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dd6:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004dd8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dda:	699a      	ldr	r2, [r3, #24]
 8004ddc:	f042 0208 	orr.w	r2, r2, #8
 8004de0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004de2:	699a      	ldr	r2, [r3, #24]
 8004de4:	f022 0204 	bic.w	r2, r2, #4
 8004de8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004dea:	699a      	ldr	r2, [r3, #24]
 8004dec:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004dee:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004df0:	2000      	movs	r0, #0
      break;
 8004df2:	e7d4      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004df4:	6828      	ldr	r0, [r5, #0]
 8004df6:	f7ff ff55 	bl	8004ca4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dfa:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004dfc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dfe:	699a      	ldr	r2, [r3, #24]
 8004e00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e04:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e06:	699a      	ldr	r2, [r3, #24]
 8004e08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e0c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e0e:	699a      	ldr	r2, [r3, #24]
 8004e10:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004e14:	e7eb      	b.n	8004dee <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e16:	6828      	ldr	r0, [r5, #0]
 8004e18:	f7ff fc48 	bl	80046ac <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e1c:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e1e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e20:	69da      	ldr	r2, [r3, #28]
 8004e22:	f042 0208 	orr.w	r2, r2, #8
 8004e26:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e28:	69da      	ldr	r2, [r3, #28]
 8004e2a:	f022 0204 	bic.w	r2, r2, #4
 8004e2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e30:	69da      	ldr	r2, [r3, #28]
 8004e32:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e34:	61da      	str	r2, [r3, #28]
      break;
 8004e36:	e7db      	b.n	8004df0 <HAL_TIM_PWM_ConfigChannel+0x74>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e38:	6828      	ldr	r0, [r5, #0]
 8004e3a:	f7ff fc6f 	bl	800471c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e3e:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e40:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e42:	69da      	ldr	r2, [r3, #28]
 8004e44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e4a:	69da      	ldr	r2, [r3, #28]
 8004e4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e52:	69da      	ldr	r2, [r3, #28]
 8004e54:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004e58:	e7ec      	b.n	8004e34 <HAL_TIM_PWM_ConfigChannel+0xb8>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004e5a:	6828      	ldr	r0, [r5, #0]
 8004e5c:	f7ff fc8a 	bl	8004774 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004e60:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004e62:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004e64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e66:	f042 0208 	orr.w	r2, r2, #8
 8004e6a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004e6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e6e:	f022 0204 	bic.w	r2, r2, #4
 8004e72:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004e74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e76:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e78:	655a      	str	r2, [r3, #84]	; 0x54
 8004e7a:	e7b9      	b.n	8004df0 <HAL_TIM_PWM_ConfigChannel+0x74>
  __HAL_LOCK(htim);
 8004e7c:	2002      	movs	r0, #2
 8004e7e:	e791      	b.n	8004da4 <HAL_TIM_PWM_ConfigChannel+0x28>

08004e80 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e80:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e82:	f001 011f 	and.w	r1, r1, #31
{
 8004e86:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e88:	2401      	movs	r4, #1
 8004e8a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8004e8c:	ea23 0304 	bic.w	r3, r3, r4
 8004e90:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e92:	6a03      	ldr	r3, [r0, #32]
 8004e94:	408a      	lsls	r2, r1
 8004e96:	431a      	orrs	r2, r3
 8004e98:	6202      	str	r2, [r0, #32]
}
 8004e9a:	bd10      	pop	{r4, pc}

08004e9c <HAL_TIM_OC_Start>:
{
 8004e9c:	b510      	push	{r4, lr}
 8004e9e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ea0:	b929      	cbnz	r1, 8004eae <HAL_TIM_OC_Start+0x12>
 8004ea2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d027      	beq.n	8004efa <HAL_TIM_OC_Start+0x5e>
    return HAL_ERROR;
 8004eaa:	2001      	movs	r0, #1
 8004eac:	e043      	b.n	8004f36 <HAL_TIM_OC_Start+0x9a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004eae:	2904      	cmp	r1, #4
 8004eb0:	d107      	bne.n	8004ec2 <HAL_TIM_OC_Start+0x26>
 8004eb2:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d1f7      	bne.n	8004eaa <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eba:	2302      	movs	r3, #2
 8004ebc:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8004ec0:	e01e      	b.n	8004f00 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ec2:	2908      	cmp	r1, #8
 8004ec4:	d10d      	bne.n	8004ee2 <HAL_TIM_OC_Start+0x46>
 8004ec6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	bf18      	it	ne
 8004ece:	2301      	movne	r3, #1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1ea      	bne.n	8004eaa <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ed4:	2908      	cmp	r1, #8
 8004ed6:	f04f 0302 	mov.w	r3, #2
 8004eda:	d12d      	bne.n	8004f38 <HAL_TIM_OC_Start+0x9c>
 8004edc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004ee0:	e00e      	b.n	8004f00 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ee2:	290c      	cmp	r1, #12
 8004ee4:	d102      	bne.n	8004eec <HAL_TIM_OC_Start+0x50>
 8004ee6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004eea:	e7ee      	b.n	8004eca <HAL_TIM_OC_Start+0x2e>
 8004eec:	2910      	cmp	r1, #16
 8004eee:	bf0c      	ite	eq
 8004ef0:	f890 3042 	ldrbeq.w	r3, [r0, #66]	; 0x42
 8004ef4:	f890 3043 	ldrbne.w	r3, [r0, #67]	; 0x43
 8004ef8:	e7e7      	b.n	8004eca <HAL_TIM_OC_Start+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004efa:	2302      	movs	r3, #2
 8004efc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f00:	6820      	ldr	r0, [r4, #0]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f7ff ffbc 	bl	8004e80 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	491a      	ldr	r1, [pc, #104]	; (8004f74 <HAL_TIM_OC_Start+0xd8>)
 8004f0c:	428b      	cmp	r3, r1
 8004f0e:	d006      	beq.n	8004f1e <HAL_TIM_OC_Start+0x82>
 8004f10:	4a19      	ldr	r2, [pc, #100]	; (8004f78 <HAL_TIM_OC_Start+0xdc>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d003      	beq.n	8004f1e <HAL_TIM_OC_Start+0x82>
 8004f16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d127      	bne.n	8004f6e <HAL_TIM_OC_Start+0xd2>
    __HAL_TIM_MOE_ENABLE(htim);
 8004f1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f20:	428b      	cmp	r3, r1
    __HAL_TIM_MOE_ENABLE(htim);
 8004f22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f26:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f28:	d112      	bne.n	8004f50 <HAL_TIM_OC_Start+0xb4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f2a:	6899      	ldr	r1, [r3, #8]
 8004f2c:	4a13      	ldr	r2, [pc, #76]	; (8004f7c <HAL_TIM_OC_Start+0xe0>)
 8004f2e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f30:	2a06      	cmp	r2, #6
 8004f32:	d114      	bne.n	8004f5e <HAL_TIM_OC_Start+0xc2>
  return HAL_OK;
 8004f34:	2000      	movs	r0, #0
}
 8004f36:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f38:	290c      	cmp	r1, #12
 8004f3a:	d102      	bne.n	8004f42 <HAL_TIM_OC_Start+0xa6>
 8004f3c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004f40:	e7de      	b.n	8004f00 <HAL_TIM_OC_Start+0x64>
 8004f42:	2910      	cmp	r1, #16
 8004f44:	bf0c      	ite	eq
 8004f46:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 8004f4a:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 8004f4e:	e7d7      	b.n	8004f00 <HAL_TIM_OC_Start+0x64>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f54:	d0e9      	beq.n	8004f2a <HAL_TIM_OC_Start+0x8e>
 8004f56:	4a08      	ldr	r2, [pc, #32]	; (8004f78 <HAL_TIM_OC_Start+0xdc>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d103      	bne.n	8004f64 <HAL_TIM_OC_Start+0xc8>
 8004f5c:	e7e5      	b.n	8004f2a <HAL_TIM_OC_Start+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f5e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004f62:	d0e7      	beq.n	8004f34 <HAL_TIM_OC_Start+0x98>
    __HAL_TIM_ENABLE(htim);
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	f042 0201 	orr.w	r2, r2, #1
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	e7e2      	b.n	8004f34 <HAL_TIM_OC_Start+0x98>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f72:	e7f2      	b.n	8004f5a <HAL_TIM_OC_Start+0xbe>
 8004f74:	40012c00 	.word	0x40012c00
 8004f78:	40014000 	.word	0x40014000
 8004f7c:	00010007 	.word	0x00010007

08004f80 <HAL_TIM_PWM_Start>:
 8004f80:	f7ff bf8c 	b.w	8004e9c <HAL_TIM_OC_Start>

08004f84 <HAL_TIM_OC_Stop>:
{
 8004f84:	b538      	push	{r3, r4, r5, lr}
 8004f86:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f88:	2200      	movs	r2, #0
 8004f8a:	6800      	ldr	r0, [r0, #0]
{
 8004f8c:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f8e:	f7ff ff77 	bl	8004e80 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	4a21      	ldr	r2, [pc, #132]	; (800501c <HAL_TIM_OC_Stop+0x98>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d007      	beq.n	8004faa <HAL_TIM_OC_Stop+0x26>
 8004f9a:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d003      	beq.n	8004faa <HAL_TIM_OC_Stop+0x26>
 8004fa2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d10d      	bne.n	8004fc6 <HAL_TIM_OC_Stop+0x42>
    __HAL_TIM_MOE_DISABLE(htim);
 8004faa:	6a19      	ldr	r1, [r3, #32]
 8004fac:	f241 1211 	movw	r2, #4369	; 0x1111
 8004fb0:	4211      	tst	r1, r2
 8004fb2:	d108      	bne.n	8004fc6 <HAL_TIM_OC_Stop+0x42>
 8004fb4:	6a19      	ldr	r1, [r3, #32]
 8004fb6:	f240 4244 	movw	r2, #1092	; 0x444
 8004fba:	4211      	tst	r1, r2
 8004fbc:	bf02      	ittt	eq
 8004fbe:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8004fc0:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8004fc4:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8004fc6:	6a19      	ldr	r1, [r3, #32]
 8004fc8:	f241 1211 	movw	r2, #4369	; 0x1111
 8004fcc:	4211      	tst	r1, r2
 8004fce:	d108      	bne.n	8004fe2 <HAL_TIM_OC_Stop+0x5e>
 8004fd0:	6a19      	ldr	r1, [r3, #32]
 8004fd2:	f240 4244 	movw	r2, #1092	; 0x444
 8004fd6:	4211      	tst	r1, r2
 8004fd8:	bf02      	ittt	eq
 8004fda:	681a      	ldreq	r2, [r3, #0]
 8004fdc:	f022 0201 	biceq.w	r2, r2, #1
 8004fe0:	601a      	streq	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	b91d      	cbnz	r5, 8004fee <HAL_TIM_OC_Stop+0x6a>
 8004fe6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8004fea:	2000      	movs	r0, #0
 8004fec:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004fee:	2d04      	cmp	r5, #4
 8004ff0:	d102      	bne.n	8004ff8 <HAL_TIM_OC_Stop+0x74>
 8004ff2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004ff6:	e7f8      	b.n	8004fea <HAL_TIM_OC_Stop+0x66>
 8004ff8:	2d08      	cmp	r5, #8
 8004ffa:	d102      	bne.n	8005002 <HAL_TIM_OC_Stop+0x7e>
 8004ffc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005000:	e7f3      	b.n	8004fea <HAL_TIM_OC_Stop+0x66>
 8005002:	2d0c      	cmp	r5, #12
 8005004:	d102      	bne.n	800500c <HAL_TIM_OC_Stop+0x88>
 8005006:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800500a:	e7ee      	b.n	8004fea <HAL_TIM_OC_Stop+0x66>
 800500c:	2d10      	cmp	r5, #16
 800500e:	bf0c      	ite	eq
 8005010:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 8005014:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 8005018:	e7e7      	b.n	8004fea <HAL_TIM_OC_Stop+0x66>
 800501a:	bf00      	nop
 800501c:	40012c00 	.word	0x40012c00

08005020 <HAL_TIM_PWM_Stop>:
 8005020:	f7ff bfb0 	b.w	8004f84 <HAL_TIM_OC_Stop>

08005024 <HAL_TIM_OC_Start_DMA>:
{
 8005024:	b538      	push	{r3, r4, r5, lr}
 8005026:	460d      	mov	r5, r1
 8005028:	4604      	mov	r4, r0
 800502a:	4611      	mov	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800502c:	b955      	cbnz	r5, 8005044 <HAL_TIM_OC_Start_DMA+0x20>
 800502e:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8005032:	f1a0 0c02 	sub.w	ip, r0, #2
 8005036:	f1dc 0000 	rsbs	r0, ip, #0
 800503a:	eb40 000c 	adc.w	r0, r0, ip
 800503e:	b1c0      	cbz	r0, 8005072 <HAL_TIM_OC_Start_DMA+0x4e>
    return HAL_BUSY;
 8005040:	2002      	movs	r0, #2
 8005042:	e01e      	b.n	8005082 <HAL_TIM_OC_Start_DMA+0x5e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005044:	2d04      	cmp	r5, #4
 8005046:	d102      	bne.n	800504e <HAL_TIM_OC_Start_DMA+0x2a>
 8005048:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 800504c:	e7f1      	b.n	8005032 <HAL_TIM_OC_Start_DMA+0xe>
 800504e:	2d08      	cmp	r5, #8
 8005050:	d102      	bne.n	8005058 <HAL_TIM_OC_Start_DMA+0x34>
 8005052:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8005056:	e7ec      	b.n	8005032 <HAL_TIM_OC_Start_DMA+0xe>
 8005058:	2d0c      	cmp	r5, #12
 800505a:	d102      	bne.n	8005062 <HAL_TIM_OC_Start_DMA+0x3e>
 800505c:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8005060:	e7e7      	b.n	8005032 <HAL_TIM_OC_Start_DMA+0xe>
 8005062:	2d10      	cmp	r5, #16
 8005064:	d102      	bne.n	800506c <HAL_TIM_OC_Start_DMA+0x48>
 8005066:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 800506a:	e7e2      	b.n	8005032 <HAL_TIM_OC_Start_DMA+0xe>
 800506c:	f890 0043 	ldrb.w	r0, [r0, #67]	; 0x43
 8005070:	e7df      	b.n	8005032 <HAL_TIM_OC_Start_DMA+0xe>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005072:	b93d      	cbnz	r5, 8005084 <HAL_TIM_OC_Start_DMA+0x60>
 8005074:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8005078:	1e50      	subs	r0, r2, #1
 800507a:	4242      	negs	r2, r0
 800507c:	4142      	adcs	r2, r0
 800507e:	b9c2      	cbnz	r2, 80050b2 <HAL_TIM_OC_Start_DMA+0x8e>
      status = HAL_ERROR;
 8005080:	2001      	movs	r0, #1
}
 8005082:	bd38      	pop	{r3, r4, r5, pc}
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005084:	2d04      	cmp	r5, #4
 8005086:	d102      	bne.n	800508e <HAL_TIM_OC_Start_DMA+0x6a>
 8005088:	f894 203f 	ldrb.w	r2, [r4, #63]	; 0x3f
 800508c:	e7f4      	b.n	8005078 <HAL_TIM_OC_Start_DMA+0x54>
 800508e:	2d08      	cmp	r5, #8
 8005090:	d102      	bne.n	8005098 <HAL_TIM_OC_Start_DMA+0x74>
 8005092:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8005096:	e7ef      	b.n	8005078 <HAL_TIM_OC_Start_DMA+0x54>
 8005098:	2d0c      	cmp	r5, #12
 800509a:	d102      	bne.n	80050a2 <HAL_TIM_OC_Start_DMA+0x7e>
 800509c:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80050a0:	e7ea      	b.n	8005078 <HAL_TIM_OC_Start_DMA+0x54>
 80050a2:	2d10      	cmp	r5, #16
 80050a4:	bf0c      	ite	eq
 80050a6:	f894 2042 	ldrbeq.w	r2, [r4, #66]	; 0x42
 80050aa:	f894 2043 	ldrbne.w	r2, [r4, #67]	; 0x43
 80050ae:	2a01      	cmp	r2, #1
 80050b0:	d1e6      	bne.n	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
    if ((pData == NULL) || (Length == 0U))
 80050b2:	2900      	cmp	r1, #0
 80050b4:	d0e4      	beq.n	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d0e2      	beq.n	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ba:	2202      	movs	r2, #2
 80050bc:	2d00      	cmp	r5, #0
 80050be:	d130      	bne.n	8005122 <HAL_TIM_OC_Start_DMA+0xfe>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80050c0:	6a60      	ldr	r0, [r4, #36]	; 0x24
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050c2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80050c6:	4a45      	ldr	r2, [pc, #276]	; (80051dc <HAL_TIM_OC_Start_DMA+0x1b8>)
 80050c8:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80050ca:	4a45      	ldr	r2, [pc, #276]	; (80051e0 <HAL_TIM_OC_Start_DMA+0x1bc>)
 80050cc:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80050ce:	4a45      	ldr	r2, [pc, #276]	; (80051e4 <HAL_TIM_OC_Start_DMA+0x1c0>)
 80050d0:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80050d2:	6822      	ldr	r2, [r4, #0]
 80050d4:	3234      	adds	r2, #52	; 0x34
 80050d6:	f7fe fa1f 	bl	8003518 <HAL_DMA_Start_IT>
 80050da:	2800      	cmp	r0, #0
 80050dc:	d1d0      	bne.n	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80050de:	6822      	ldr	r2, [r4, #0]
 80050e0:	68d3      	ldr	r3, [r2, #12]
 80050e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80050e6:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050e8:	4629      	mov	r1, r5
 80050ea:	6820      	ldr	r0, [r4, #0]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f7ff fec7 	bl	8004e80 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	493c      	ldr	r1, [pc, #240]	; (80051e8 <HAL_TIM_OC_Start_DMA+0x1c4>)
 80050f6:	428b      	cmp	r3, r1
 80050f8:	d006      	beq.n	8005108 <HAL_TIM_OC_Start_DMA+0xe4>
 80050fa:	4a3c      	ldr	r2, [pc, #240]	; (80051ec <HAL_TIM_OC_Start_DMA+0x1c8>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d003      	beq.n	8005108 <HAL_TIM_OC_Start_DMA+0xe4>
 8005100:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005104:	4293      	cmp	r3, r2
 8005106:	d166      	bne.n	80051d6 <HAL_TIM_OC_Start_DMA+0x1b2>
      __HAL_TIM_MOE_ENABLE(htim);
 8005108:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800510a:	428b      	cmp	r3, r1
      __HAL_TIM_MOE_ENABLE(htim);
 800510c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005110:	645a      	str	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005112:	d151      	bne.n	80051b8 <HAL_TIM_OC_Start_DMA+0x194>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005114:	6899      	ldr	r1, [r3, #8]
 8005116:	4a36      	ldr	r2, [pc, #216]	; (80051f0 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8005118:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800511a:	2a06      	cmp	r2, #6
 800511c:	d153      	bne.n	80051c6 <HAL_TIM_OC_Start_DMA+0x1a2>
 800511e:	2000      	movs	r0, #0
 8005120:	e7af      	b.n	8005082 <HAL_TIM_OC_Start_DMA+0x5e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005122:	2d04      	cmp	r5, #4
 8005124:	d113      	bne.n	800514e <HAL_TIM_OC_Start_DMA+0x12a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005126:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005128:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800512c:	4a2b      	ldr	r2, [pc, #172]	; (80051dc <HAL_TIM_OC_Start_DMA+0x1b8>)
 800512e:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005130:	4a2b      	ldr	r2, [pc, #172]	; (80051e0 <HAL_TIM_OC_Start_DMA+0x1bc>)
 8005132:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005134:	4a2b      	ldr	r2, [pc, #172]	; (80051e4 <HAL_TIM_OC_Start_DMA+0x1c0>)
 8005136:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005138:	6822      	ldr	r2, [r4, #0]
 800513a:	3238      	adds	r2, #56	; 0x38
 800513c:	f7fe f9ec 	bl	8003518 <HAL_DMA_Start_IT>
 8005140:	2800      	cmp	r0, #0
 8005142:	d19d      	bne.n	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005144:	6822      	ldr	r2, [r4, #0]
 8005146:	68d3      	ldr	r3, [r2, #12]
 8005148:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800514c:	e7cb      	b.n	80050e6 <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800514e:	2d08      	cmp	r5, #8
 8005150:	d113      	bne.n	800517a <HAL_TIM_OC_Start_DMA+0x156>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005152:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005154:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005158:	4a20      	ldr	r2, [pc, #128]	; (80051dc <HAL_TIM_OC_Start_DMA+0x1b8>)
 800515a:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800515c:	4a20      	ldr	r2, [pc, #128]	; (80051e0 <HAL_TIM_OC_Start_DMA+0x1bc>)
 800515e:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005160:	4a20      	ldr	r2, [pc, #128]	; (80051e4 <HAL_TIM_OC_Start_DMA+0x1c0>)
 8005162:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005164:	6822      	ldr	r2, [r4, #0]
 8005166:	323c      	adds	r2, #60	; 0x3c
 8005168:	f7fe f9d6 	bl	8003518 <HAL_DMA_Start_IT>
 800516c:	2800      	cmp	r0, #0
 800516e:	d187      	bne.n	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005170:	6822      	ldr	r2, [r4, #0]
 8005172:	68d3      	ldr	r3, [r2, #12]
 8005174:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005178:	e7b5      	b.n	80050e6 <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800517a:	2d0c      	cmp	r5, #12
 800517c:	d114      	bne.n	80051a8 <HAL_TIM_OC_Start_DMA+0x184>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800517e:	6b20      	ldr	r0, [r4, #48]	; 0x30
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005180:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005184:	4a15      	ldr	r2, [pc, #84]	; (80051dc <HAL_TIM_OC_Start_DMA+0x1b8>)
 8005186:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005188:	4a15      	ldr	r2, [pc, #84]	; (80051e0 <HAL_TIM_OC_Start_DMA+0x1bc>)
 800518a:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800518c:	4a15      	ldr	r2, [pc, #84]	; (80051e4 <HAL_TIM_OC_Start_DMA+0x1c0>)
 800518e:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005190:	6822      	ldr	r2, [r4, #0]
 8005192:	3240      	adds	r2, #64	; 0x40
 8005194:	f7fe f9c0 	bl	8003518 <HAL_DMA_Start_IT>
 8005198:	2800      	cmp	r0, #0
 800519a:	f47f af71 	bne.w	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800519e:	6822      	ldr	r2, [r4, #0]
 80051a0:	68d3      	ldr	r3, [r2, #12]
 80051a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80051a6:	e79e      	b.n	80050e6 <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051a8:	2d10      	cmp	r5, #16
 80051aa:	d102      	bne.n	80051b2 <HAL_TIM_OC_Start_DMA+0x18e>
 80051ac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80051b0:	e766      	b.n	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
 80051b2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  switch (Channel)
 80051b6:	e763      	b.n	8005080 <HAL_TIM_OC_Start_DMA+0x5c>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051bc:	d0aa      	beq.n	8005114 <HAL_TIM_OC_Start_DMA+0xf0>
 80051be:	4a0b      	ldr	r2, [pc, #44]	; (80051ec <HAL_TIM_OC_Start_DMA+0x1c8>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d103      	bne.n	80051cc <HAL_TIM_OC_Start_DMA+0x1a8>
 80051c4:	e7a6      	b.n	8005114 <HAL_TIM_OC_Start_DMA+0xf0>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80051ca:	d0a8      	beq.n	800511e <HAL_TIM_OC_Start_DMA+0xfa>
      __HAL_TIM_ENABLE(htim);
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	f042 0201 	orr.w	r2, r2, #1
 80051d2:	601a      	str	r2, [r3, #0]
 80051d4:	e7a3      	b.n	800511e <HAL_TIM_OC_Start_DMA+0xfa>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051da:	e7f2      	b.n	80051c2 <HAL_TIM_OC_Start_DMA+0x19e>
 80051dc:	080048af 	.word	0x080048af
 80051e0:	0800491b 	.word	0x0800491b
 80051e4:	08004ab7 	.word	0x08004ab7
 80051e8:	40012c00 	.word	0x40012c00
 80051ec:	40014000 	.word	0x40014000
 80051f0:	00010007 	.word	0x00010007

080051f4 <HAL_TIM_OC_Stop_DMA>:
  switch (Channel)
 80051f4:	2908      	cmp	r1, #8
{
 80051f6:	b538      	push	{r3, r4, r5, lr}
 80051f8:	4605      	mov	r5, r0
 80051fa:	460c      	mov	r4, r1
  switch (Channel)
 80051fc:	d050      	beq.n	80052a0 <HAL_TIM_OC_Stop_DMA+0xac>
 80051fe:	d804      	bhi.n	800520a <HAL_TIM_OC_Stop_DMA+0x16>
 8005200:	b161      	cbz	r1, 800521c <HAL_TIM_OC_Stop_DMA+0x28>
 8005202:	2904      	cmp	r1, #4
 8005204:	d045      	beq.n	8005292 <HAL_TIM_OC_Stop_DMA+0x9e>
 8005206:	2001      	movs	r0, #1
}
 8005208:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 800520a:	290c      	cmp	r1, #12
 800520c:	d1fb      	bne.n	8005206 <HAL_TIM_OC_Stop_DMA+0x12>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800520e:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005210:	6b00      	ldr	r0, [r0, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005212:	68d3      	ldr	r3, [r2, #12]
 8005214:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005218:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800521a:	e005      	b.n	8005228 <HAL_TIM_OC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800521c:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800521e:	6a40      	ldr	r0, [r0, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005220:	68d3      	ldr	r3, [r2, #12]
 8005222:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005226:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005228:	f7fe f9d8 	bl	80035dc <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800522c:	2200      	movs	r2, #0
 800522e:	6828      	ldr	r0, [r5, #0]
 8005230:	4621      	mov	r1, r4
 8005232:	f7ff fe25 	bl	8004e80 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005236:	682b      	ldr	r3, [r5, #0]
 8005238:	4a28      	ldr	r2, [pc, #160]	; (80052dc <HAL_TIM_OC_Stop_DMA+0xe8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d007      	beq.n	800524e <HAL_TIM_OC_Stop_DMA+0x5a>
 800523e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005242:	4293      	cmp	r3, r2
 8005244:	d003      	beq.n	800524e <HAL_TIM_OC_Stop_DMA+0x5a>
 8005246:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800524a:	4293      	cmp	r3, r2
 800524c:	d10d      	bne.n	800526a <HAL_TIM_OC_Stop_DMA+0x76>
      __HAL_TIM_MOE_DISABLE(htim);
 800524e:	6a19      	ldr	r1, [r3, #32]
 8005250:	f241 1211 	movw	r2, #4369	; 0x1111
 8005254:	4211      	tst	r1, r2
 8005256:	d108      	bne.n	800526a <HAL_TIM_OC_Stop_DMA+0x76>
 8005258:	6a19      	ldr	r1, [r3, #32]
 800525a:	f240 4244 	movw	r2, #1092	; 0x444
 800525e:	4211      	tst	r1, r2
 8005260:	bf02      	ittt	eq
 8005262:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8005264:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8005268:	645a      	streq	r2, [r3, #68]	; 0x44
    __HAL_TIM_DISABLE(htim);
 800526a:	6a19      	ldr	r1, [r3, #32]
 800526c:	f241 1211 	movw	r2, #4369	; 0x1111
 8005270:	4211      	tst	r1, r2
 8005272:	d108      	bne.n	8005286 <HAL_TIM_OC_Stop_DMA+0x92>
 8005274:	6a19      	ldr	r1, [r3, #32]
 8005276:	f240 4244 	movw	r2, #1092	; 0x444
 800527a:	4211      	tst	r1, r2
 800527c:	bf02      	ittt	eq
 800527e:	681a      	ldreq	r2, [r3, #0]
 8005280:	f022 0201 	biceq.w	r2, r2, #1
 8005284:	601a      	streq	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005286:	2301      	movs	r3, #1
 8005288:	b98c      	cbnz	r4, 80052ae <HAL_TIM_OC_Stop_DMA+0xba>
 800528a:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
 800528e:	2000      	movs	r0, #0
 8005290:	e7ba      	b.n	8005208 <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005292:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005294:	6a80      	ldr	r0, [r0, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005296:	68d3      	ldr	r3, [r2, #12]
 8005298:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800529c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800529e:	e7c3      	b.n	8005228 <HAL_TIM_OC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80052a0:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80052a2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80052a4:	68d3      	ldr	r3, [r2, #12]
 80052a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052aa:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80052ac:	e7bc      	b.n	8005228 <HAL_TIM_OC_Stop_DMA+0x34>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80052ae:	2c04      	cmp	r4, #4
 80052b0:	d102      	bne.n	80052b8 <HAL_TIM_OC_Stop_DMA+0xc4>
 80052b2:	f885 303f 	strb.w	r3, [r5, #63]	; 0x3f
 80052b6:	e7ea      	b.n	800528e <HAL_TIM_OC_Stop_DMA+0x9a>
 80052b8:	2c08      	cmp	r4, #8
 80052ba:	d102      	bne.n	80052c2 <HAL_TIM_OC_Stop_DMA+0xce>
 80052bc:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
 80052c0:	e7e5      	b.n	800528e <HAL_TIM_OC_Stop_DMA+0x9a>
 80052c2:	2c0c      	cmp	r4, #12
 80052c4:	d102      	bne.n	80052cc <HAL_TIM_OC_Stop_DMA+0xd8>
 80052c6:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
 80052ca:	e7e0      	b.n	800528e <HAL_TIM_OC_Stop_DMA+0x9a>
 80052cc:	2c10      	cmp	r4, #16
 80052ce:	bf0c      	ite	eq
 80052d0:	f885 3042 	strbeq.w	r3, [r5, #66]	; 0x42
 80052d4:	f885 3043 	strbne.w	r3, [r5, #67]	; 0x43
 80052d8:	e7d9      	b.n	800528e <HAL_TIM_OC_Stop_DMA+0x9a>
 80052da:	bf00      	nop
 80052dc:	40012c00 	.word	0x40012c00

080052e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052e0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052e2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	f04f 0302 	mov.w	r3, #2
 80052ec:	d023      	beq.n	8005336 <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052ee:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052f0:	4d12      	ldr	r5, [pc, #72]	; (800533c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80052f2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80052f6:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80052f8:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052fa:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052fc:	bf02      	ittt	eq
 80052fe:	684e      	ldreq	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005300:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005304:	4333      	orreq	r3, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005306:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800530c:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800530e:	42aa      	cmp	r2, r5
  htim->Instance->CR2 = tmpcr2;
 8005310:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005312:	d005      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8005314:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005318:	d002      	beq.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800531a:	4b09      	ldr	r3, [pc, #36]	; (8005340 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800531c:	429a      	cmp	r2, r3
 800531e:	d104      	bne.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005320:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005322:	f024 0380 	bic.w	r3, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005326:	430b      	orrs	r3, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005328:	6093      	str	r3, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800532a:	2301      	movs	r3, #1
 800532c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005330:	2300      	movs	r3, #0
 8005332:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8005336:	4618      	mov	r0, r3

  return HAL_OK;
}
 8005338:	bd70      	pop	{r4, r5, r6, pc}
 800533a:	bf00      	nop
 800533c:	40012c00 	.word	0x40012c00
 8005340:	40014000 	.word	0x40014000

08005344 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005344:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005346:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800534a:	2b01      	cmp	r3, #1
 800534c:	d034      	beq.n	80053b8 <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800534e:	68cb      	ldr	r3, [r1, #12]
 8005350:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005352:	4c1a      	ldr	r4, [pc, #104]	; (80053bc <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005354:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005358:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800535a:	684a      	ldr	r2, [r1, #4]
 800535c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005360:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005362:	680a      	ldr	r2, [r1, #0]
 8005364:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005368:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800536a:	690a      	ldr	r2, [r1, #16]
 800536c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005370:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005372:	694a      	ldr	r2, [r1, #20]
 8005374:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005378:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800537a:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800537c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005380:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005382:	698a      	ldr	r2, [r1, #24]
 8005384:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8005388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800538c:	6802      	ldr	r2, [r0, #0]
 800538e:	42a2      	cmp	r2, r4
 8005390:	d10c      	bne.n	80053ac <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005392:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8005394:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005398:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800539c:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800539e:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80053a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053a4:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80053a6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80053aa:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80053ac:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80053ae:	2300      	movs	r3, #0
 80053b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80053b4:	4618      	mov	r0, r3
}
 80053b6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80053b8:	2002      	movs	r0, #2
 80053ba:	e7fc      	b.n	80053b6 <HAL_TIMEx_ConfigBreakDeadTime+0x72>
 80053bc:	40012c00 	.word	0x40012c00

080053c0 <HAL_TIMEx_CommutCallback>:
 80053c0:	4770      	bx	lr

080053c2 <HAL_TIMEx_BreakCallback>:
 80053c2:	4770      	bx	lr

080053c4 <HAL_TIMEx_Break2Callback>:
 80053c4:	4770      	bx	lr

080053c6 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053c6:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c8:	e852 3f00 	ldrex	r3, [r2]
 80053cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80053d4:	6802      	ldr	r2, [r0, #0]
 80053d6:	2900      	cmp	r1, #0
 80053d8:	d1f5      	bne.n	80053c6 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053da:	f102 0308 	add.w	r3, r2, #8
 80053de:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053e2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e6:	f102 0c08 	add.w	ip, r2, #8
 80053ea:	e84c 3100 	strex	r1, r3, [ip]
 80053ee:	2900      	cmp	r1, #0
 80053f0:	d1f3      	bne.n	80053da <UART_EndRxTransfer+0x14>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d107      	bne.n	8005408 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f8:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053fc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005400:	e842 3100 	strex	r1, r3, [r2]
 8005404:	2900      	cmp	r1, #0
 8005406:	d1f7      	bne.n	80053f8 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005408:	2320      	movs	r3, #32
 800540a:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800540c:	2300      	movs	r3, #0
 800540e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005410:	6643      	str	r3, [r0, #100]	; 0x64
}
 8005412:	4770      	bx	lr

08005414 <HAL_UART_TxCpltCallback>:
 8005414:	4770      	bx	lr

08005416 <HAL_UART_ErrorCallback>:
 8005416:	4770      	bx	lr

08005418 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005418:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800541a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800541c:	2300      	movs	r3, #0
 800541e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005422:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005426:	f7ff fff6 	bl	8005416 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800542a:	bd08      	pop	{r3, pc}

0800542c <HAL_UART_AbortReceiveCpltCallback>:
 800542c:	4770      	bx	lr
	...

08005430 <HAL_UART_AbortReceive_IT>:
{
 8005430:	b510      	push	{r4, lr}
 8005432:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005434:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005436:	e852 3f00 	ldrex	r3, [r2]
 800543a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	2900      	cmp	r1, #0
 8005446:	d1f5      	bne.n	8005434 <HAL_UART_AbortReceive_IT+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005448:	f103 0208 	add.w	r2, r3, #8
 800544c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005450:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	f103 0008 	add.w	r0, r3, #8
 8005458:	e840 2100 	strex	r1, r2, [r0]
 800545c:	2900      	cmp	r1, #0
 800545e:	d1f3      	bne.n	8005448 <HAL_UART_AbortReceive_IT+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005460:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005462:	2a01      	cmp	r2, #1
 8005464:	d107      	bne.n	8005476 <HAL_UART_AbortReceive_IT+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005466:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800546a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546e:	e843 2100 	strex	r1, r2, [r3]
 8005472:	2900      	cmp	r1, #0
 8005474:	d1f7      	bne.n	8005466 <HAL_UART_AbortReceive_IT+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 800547c:	d028      	beq.n	80054d0 <HAL_UART_AbortReceive_IT+0xa0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547e:	f103 0208 	add.w	r2, r3, #8
 8005482:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005486:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548a:	f103 0008 	add.w	r0, r3, #8
 800548e:	e840 2100 	strex	r1, r2, [r0]
 8005492:	2900      	cmp	r1, #0
 8005494:	d1f3      	bne.n	800547e <HAL_UART_AbortReceive_IT+0x4e>
    if (huart->hdmarx != NULL)
 8005496:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005498:	b148      	cbz	r0, 80054ae <HAL_UART_AbortReceive_IT+0x7e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800549a:	4b12      	ldr	r3, [pc, #72]	; (80054e4 <HAL_UART_AbortReceive_IT+0xb4>)
 800549c:	6383      	str	r3, [r0, #56]	; 0x38
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800549e:	f7fe f89d 	bl	80035dc <HAL_DMA_Abort_IT>
 80054a2:	b110      	cbz	r0, 80054aa <HAL_UART_AbortReceive_IT+0x7a>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054a4:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80054a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80054a8:	4798      	blx	r3
}
 80054aa:	2000      	movs	r0, #0
 80054ac:	bd10      	pop	{r4, pc}
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054ae:	220f      	movs	r2, #15
      huart->RxXferCount = 0U;
 80054b0:	f8a4 005a 	strh.w	r0, [r4, #90]	; 0x5a
      huart->pRxBuffPtr = NULL;
 80054b4:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054b6:	621a      	str	r2, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80054b8:	8b1a      	ldrh	r2, [r3, #24]
 80054ba:	b292      	uxth	r2, r2
 80054bc:	f042 0208 	orr.w	r2, r2, #8
 80054c0:	831a      	strh	r2, [r3, #24]
      huart->RxState = HAL_UART_STATE_READY;
 80054c2:	2320      	movs	r3, #32
 80054c4:	67e3      	str	r3, [r4, #124]	; 0x7c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054c6:	6620      	str	r0, [r4, #96]	; 0x60
    HAL_UART_AbortReceiveCpltCallback(huart);
 80054c8:	4620      	mov	r0, r4
 80054ca:	f7ff ffaf 	bl	800542c <HAL_UART_AbortReceiveCpltCallback>
 80054ce:	e7ec      	b.n	80054aa <HAL_UART_AbortReceive_IT+0x7a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054d0:	210f      	movs	r1, #15
    huart->RxXferCount = 0U;
 80054d2:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    huart->pRxBuffPtr = NULL;
 80054d6:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054d8:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 80054da:	2320      	movs	r3, #32
 80054dc:	67e3      	str	r3, [r4, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054de:	6622      	str	r2, [r4, #96]	; 0x60
 80054e0:	e7f2      	b.n	80054c8 <HAL_UART_AbortReceive_IT+0x98>
 80054e2:	bf00      	nop
 80054e4:	080054e9 	.word	0x080054e9

080054e8 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054e8:	6a80      	ldr	r0, [r0, #40]	; 0x28

  huart->RxXferCount = 0U;

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054ea:	6802      	ldr	r2, [r0, #0]
{
 80054ec:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 80054ee:	2100      	movs	r1, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054f0:	230f      	movs	r3, #15
  huart->RxXferCount = 0U;
 80054f2:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054f6:	6213      	str	r3, [r2, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80054f8:	8b13      	ldrh	r3, [r2, #24]
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	f043 0308 	orr.w	r3, r3, #8
 8005500:	8313      	strh	r3, [r2, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005502:	2320      	movs	r3, #32
 8005504:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005506:	6601      	str	r1, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8005508:	f7ff ff90 	bl	800542c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800550c:	bd08      	pop	{r3, pc}

0800550e <HAL_UARTEx_RxEventCallback>:
}
 800550e:	4770      	bx	lr

08005510 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005510:	6803      	ldr	r3, [r0, #0]
 8005512:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005514:	6819      	ldr	r1, [r3, #0]
{
 8005516:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8005518:	f640 060f 	movw	r6, #2063	; 0x80f
 800551c:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800551e:	689d      	ldr	r5, [r3, #8]
{
 8005520:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8005522:	d10b      	bne.n	800553c <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005524:	0696      	lsls	r6, r2, #26
 8005526:	f140 8088 	bpl.w	800563a <HAL_UART_IRQHandler+0x12a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800552a:	068e      	lsls	r6, r1, #26
 800552c:	f140 8085 	bpl.w	800563a <HAL_UART_IRQHandler+0x12a>
      if (huart->RxISR != NULL)
 8005530:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005532:	2b00      	cmp	r3, #0
 8005534:	d07b      	beq.n	800562e <HAL_UART_IRQHandler+0x11e>
}
 8005536:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800553a:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800553c:	4e95      	ldr	r6, [pc, #596]	; (8005794 <HAL_UART_IRQHandler+0x284>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800553e:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005542:	400e      	ands	r6, r1
 8005544:	4306      	orrs	r6, r0
 8005546:	d078      	beq.n	800563a <HAL_UART_IRQHandler+0x12a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005548:	07d5      	lsls	r5, r2, #31
 800554a:	d509      	bpl.n	8005560 <HAL_UART_IRQHandler+0x50>
 800554c:	05ce      	lsls	r6, r1, #23
 800554e:	d507      	bpl.n	8005560 <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005550:	2501      	movs	r5, #1
 8005552:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005554:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8005558:	f045 0501 	orr.w	r5, r5, #1
 800555c:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005560:	0795      	lsls	r5, r2, #30
 8005562:	d508      	bpl.n	8005576 <HAL_UART_IRQHandler+0x66>
 8005564:	b138      	cbz	r0, 8005576 <HAL_UART_IRQHandler+0x66>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005566:	2502      	movs	r5, #2
 8005568:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800556a:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 800556e:	f045 0504 	orr.w	r5, r5, #4
 8005572:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005576:	0756      	lsls	r6, r2, #29
 8005578:	d508      	bpl.n	800558c <HAL_UART_IRQHandler+0x7c>
 800557a:	b138      	cbz	r0, 800558c <HAL_UART_IRQHandler+0x7c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800557c:	2504      	movs	r5, #4
 800557e:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005580:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8005584:	f045 0502 	orr.w	r5, r5, #2
 8005588:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 800558c:	0715      	lsls	r5, r2, #28
 800558e:	d50b      	bpl.n	80055a8 <HAL_UART_IRQHandler+0x98>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005590:	f001 0520 	and.w	r5, r1, #32
 8005594:	4328      	orrs	r0, r5
 8005596:	d007      	beq.n	80055a8 <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005598:	2008      	movs	r0, #8
 800559a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800559c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80055a0:	f040 0008 	orr.w	r0, r0, #8
 80055a4:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80055a8:	0516      	lsls	r6, r2, #20
 80055aa:	d50a      	bpl.n	80055c2 <HAL_UART_IRQHandler+0xb2>
 80055ac:	014d      	lsls	r5, r1, #5
 80055ae:	d508      	bpl.n	80055c2 <HAL_UART_IRQHandler+0xb2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055b0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80055b4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80055b6:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80055ba:	f043 0320 	orr.w	r3, r3, #32
 80055be:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055c2:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d031      	beq.n	800562e <HAL_UART_IRQHandler+0x11e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80055ca:	0690      	lsls	r0, r2, #26
 80055cc:	d505      	bpl.n	80055da <HAL_UART_IRQHandler+0xca>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80055ce:	068a      	lsls	r2, r1, #26
 80055d0:	d503      	bpl.n	80055da <HAL_UART_IRQHandler+0xca>
        if (huart->RxISR != NULL)
 80055d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055d4:	b10b      	cbz	r3, 80055da <HAL_UART_IRQHandler+0xca>
          huart->RxISR(huart);
 80055d6:	4620      	mov	r0, r4
 80055d8:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055da:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80055dc:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055e0:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80055e2:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ea:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 80055ec:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055ee:	d01f      	beq.n	8005630 <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 80055f0:	f7ff fee9 	bl	80053c6 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f4:	6822      	ldr	r2, [r4, #0]
 80055f6:	6893      	ldr	r3, [r2, #8]
 80055f8:	065b      	lsls	r3, r3, #25
 80055fa:	d515      	bpl.n	8005628 <HAL_UART_IRQHandler+0x118>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	f102 0308 	add.w	r3, r2, #8
 8005600:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005604:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005608:	f102 0008 	add.w	r0, r2, #8
 800560c:	e840 3100 	strex	r1, r3, [r0]
 8005610:	2900      	cmp	r1, #0
 8005612:	d1f3      	bne.n	80055fc <HAL_UART_IRQHandler+0xec>
          if (huart->hdmarx != NULL)
 8005614:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005616:	b138      	cbz	r0, 8005628 <HAL_UART_IRQHandler+0x118>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005618:	4b5f      	ldr	r3, [pc, #380]	; (8005798 <HAL_UART_IRQHandler+0x288>)
 800561a:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800561c:	f7fd ffde 	bl	80035dc <HAL_DMA_Abort_IT>
 8005620:	b128      	cbz	r0, 800562e <HAL_UART_IRQHandler+0x11e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005622:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005624:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005626:	e786      	b.n	8005536 <HAL_UART_IRQHandler+0x26>
            HAL_UART_ErrorCallback(huart);
 8005628:	4620      	mov	r0, r4
 800562a:	f7ff fef4 	bl	8005416 <HAL_UART_ErrorCallback>
}
 800562e:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8005630:	f7ff fef1 	bl	8005416 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005634:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8005638:	e7f9      	b.n	800562e <HAL_UART_IRQHandler+0x11e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800563a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800563c:	2801      	cmp	r0, #1
 800563e:	d17e      	bne.n	800573e <HAL_UART_IRQHandler+0x22e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005640:	06d6      	lsls	r6, r2, #27
 8005642:	d57c      	bpl.n	800573e <HAL_UART_IRQHandler+0x22e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005644:	06c8      	lsls	r0, r1, #27
 8005646:	d57a      	bpl.n	800573e <HAL_UART_IRQHandler+0x22e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005648:	2210      	movs	r2, #16
 800564a:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800564c:	689a      	ldr	r2, [r3, #8]
 800564e:	0651      	lsls	r1, r2, #25
 8005650:	d546      	bpl.n	80056e0 <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005652:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8005654:	6811      	ldr	r1, [r2, #0]
 8005656:	684a      	ldr	r2, [r1, #4]
 8005658:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800565a:	2a00      	cmp	r2, #0
 800565c:	d0e7      	beq.n	800562e <HAL_UART_IRQHandler+0x11e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800565e:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
 8005662:	4290      	cmp	r0, r2
 8005664:	d9e3      	bls.n	800562e <HAL_UART_IRQHandler+0x11e>
        huart->RxXferCount = nb_remaining_rx_data;
 8005666:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800566a:	680a      	ldr	r2, [r1, #0]
 800566c:	0692      	lsls	r2, r2, #26
 800566e:	d42d      	bmi.n	80056cc <HAL_UART_IRQHandler+0x1bc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005674:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005678:	e843 2100 	strex	r1, r2, [r3]
 800567c:	2900      	cmp	r1, #0
 800567e:	d1f7      	bne.n	8005670 <HAL_UART_IRQHandler+0x160>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	f103 0208 	add.w	r2, r3, #8
 8005684:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005688:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568c:	f103 0008 	add.w	r0, r3, #8
 8005690:	e840 2100 	strex	r1, r2, [r0]
 8005694:	2900      	cmp	r1, #0
 8005696:	d1f3      	bne.n	8005680 <HAL_UART_IRQHandler+0x170>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	f103 0208 	add.w	r2, r3, #8
 800569c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a4:	f103 0008 	add.w	r0, r3, #8
 80056a8:	e840 2100 	strex	r1, r2, [r0]
 80056ac:	2900      	cmp	r1, #0
 80056ae:	d1f3      	bne.n	8005698 <HAL_UART_IRQHandler+0x188>
          huart->RxState = HAL_UART_STATE_READY;
 80056b0:	2220      	movs	r2, #32
 80056b2:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056b4:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ba:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056be:	e843 2100 	strex	r1, r2, [r3]
 80056c2:	2900      	cmp	r1, #0
 80056c4:	d1f7      	bne.n	80056b6 <HAL_UART_IRQHandler+0x1a6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056c6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80056c8:	f7fd ff65 	bl	8003596 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056cc:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80056d0:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80056d4:	1ac9      	subs	r1, r1, r3
 80056d6:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056d8:	4620      	mov	r0, r4
 80056da:	f7ff ff18 	bl	800550e <HAL_UARTEx_RxEventCallback>
 80056de:	e7a6      	b.n	800562e <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056e0:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 80056e4:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 80056e6:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 80056ea:	b289      	uxth	r1, r1
 80056ec:	2900      	cmp	r1, #0
 80056ee:	d09e      	beq.n	800562e <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056f0:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80056f4:	1a89      	subs	r1, r1, r2
 80056f6:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80056f8:	2900      	cmp	r1, #0
 80056fa:	d098      	beq.n	800562e <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005700:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005704:	e843 2000 	strex	r0, r2, [r3]
 8005708:	2800      	cmp	r0, #0
 800570a:	d1f7      	bne.n	80056fc <HAL_UART_IRQHandler+0x1ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570c:	f103 0208 	add.w	r2, r3, #8
 8005710:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005714:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005718:	f103 0508 	add.w	r5, r3, #8
 800571c:	e845 2000 	strex	r0, r2, [r5]
 8005720:	2800      	cmp	r0, #0
 8005722:	d1f3      	bne.n	800570c <HAL_UART_IRQHandler+0x1fc>
        huart->RxState = HAL_UART_STATE_READY;
 8005724:	2220      	movs	r2, #32
 8005726:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->RxISR = NULL;
 8005728:	6660      	str	r0, [r4, #100]	; 0x64
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800572a:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005730:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005734:	e843 2000 	strex	r0, r2, [r3]
 8005738:	2800      	cmp	r0, #0
 800573a:	d1f7      	bne.n	800572c <HAL_UART_IRQHandler+0x21c>
 800573c:	e7cc      	b.n	80056d8 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800573e:	02d6      	lsls	r6, r2, #11
 8005740:	d509      	bpl.n	8005756 <HAL_UART_IRQHandler+0x246>
 8005742:	0268      	lsls	r0, r5, #9
 8005744:	d507      	bpl.n	8005756 <HAL_UART_IRQHandler+0x246>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005746:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800574a:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800574c:	621a      	str	r2, [r3, #32]
}
 800574e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8005752:	f000 bbc9 	b.w	8005ee8 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005756:	0616      	lsls	r6, r2, #24
 8005758:	d507      	bpl.n	800576a <HAL_UART_IRQHandler+0x25a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800575a:	060d      	lsls	r5, r1, #24
 800575c:	d505      	bpl.n	800576a <HAL_UART_IRQHandler+0x25a>
    if (huart->TxISR != NULL)
 800575e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005760:	2b00      	cmp	r3, #0
 8005762:	f43f af64 	beq.w	800562e <HAL_UART_IRQHandler+0x11e>
      huart->TxISR(huart);
 8005766:	4620      	mov	r0, r4
 8005768:	e6e5      	b.n	8005536 <HAL_UART_IRQHandler+0x26>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800576a:	0650      	lsls	r0, r2, #25
 800576c:	f57f af5f 	bpl.w	800562e <HAL_UART_IRQHandler+0x11e>
 8005770:	064a      	lsls	r2, r1, #25
 8005772:	f57f af5c 	bpl.w	800562e <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005776:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800577a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577e:	e843 2100 	strex	r1, r2, [r3]
 8005782:	2900      	cmp	r1, #0
 8005784:	d1f7      	bne.n	8005776 <HAL_UART_IRQHandler+0x266>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005786:	2320      	movs	r3, #32
 8005788:	67a3      	str	r3, [r4, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800578a:	66a1      	str	r1, [r4, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800578c:	4620      	mov	r0, r4
 800578e:	f7ff fe41 	bl	8005414 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005792:	e74c      	b.n	800562e <HAL_UART_IRQHandler+0x11e>
 8005794:	04000120 	.word	0x04000120
 8005798:	08005419 	.word	0x08005419

0800579c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800579c:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800579e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80057a0:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057a2:	2b22      	cmp	r3, #34	; 0x22
 80057a4:	d144      	bne.n	8005830 <UART_RxISR_8BIT+0x94>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80057a6:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80057a8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80057ac:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80057ae:	400b      	ands	r3, r1
 80057b0:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80057b2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80057b4:	3301      	adds	r3, #1
 80057b6:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80057b8:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80057bc:	3b01      	subs	r3, #1
 80057be:	b29b      	uxth	r3, r3
 80057c0:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80057c4:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	bb6b      	cbnz	r3, 8005828 <UART_RxISR_8BIT+0x8c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057cc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	e852 3f00 	ldrex	r3, [r2]
 80057d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80057da:	6803      	ldr	r3, [r0, #0]
 80057dc:	2900      	cmp	r1, #0
 80057de:	d1f5      	bne.n	80057cc <UART_RxISR_8BIT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e0:	f103 0208 	add.w	r2, r3, #8
 80057e4:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057e8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	f103 0c08 	add.w	ip, r3, #8
 80057f0:	e84c 2100 	strex	r1, r2, [ip]
 80057f4:	2900      	cmp	r1, #0
 80057f6:	d1f3      	bne.n	80057e0 <UART_RxISR_8BIT+0x44>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80057f8:	2220      	movs	r2, #32
 80057fa:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057fc:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 80057fe:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005800:	2a01      	cmp	r2, #1
 8005802:	d112      	bne.n	800582a <UART_RxISR_8BIT+0x8e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005804:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005806:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800580a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580e:	e843 2100 	strex	r1, r2, [r3]
 8005812:	2900      	cmp	r1, #0
 8005814:	d1f7      	bne.n	8005806 <UART_RxISR_8BIT+0x6a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005816:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005818:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800581c:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800581e:	bf44      	itt	mi
 8005820:	2210      	movmi	r2, #16
 8005822:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005824:	f7ff fe73 	bl	800550e <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005828:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 800582a:	f7fc f98f 	bl	8001b4c <HAL_UART_RxCpltCallback>
 800582e:	e7fb      	b.n	8005828 <UART_RxISR_8BIT+0x8c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005830:	8b13      	ldrh	r3, [r2, #24]
 8005832:	b29b      	uxth	r3, r3
 8005834:	f043 0308 	orr.w	r3, r3, #8
 8005838:	8313      	strh	r3, [r2, #24]
}
 800583a:	e7f5      	b.n	8005828 <UART_RxISR_8BIT+0x8c>

0800583c <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800583c:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 800583e:	2a22      	cmp	r2, #34	; 0x22
{
 8005840:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005842:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005844:	d141      	bne.n	80058ca <UART_RxISR_16BIT+0x8e>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005846:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8005848:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
 800584c:	4011      	ands	r1, r2
 800584e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005850:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 8005854:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8005856:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 800585a:	3a01      	subs	r2, #1
 800585c:	b292      	uxth	r2, r2
 800585e:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005862:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8005866:	b292      	uxth	r2, r2
 8005868:	bb5a      	cbnz	r2, 80058c2 <UART_RxISR_16BIT+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586a:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800586e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005872:	e843 2100 	strex	r1, r2, [r3]
 8005876:	2900      	cmp	r1, #0
 8005878:	d1f7      	bne.n	800586a <UART_RxISR_16BIT+0x2e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587a:	f103 0208 	add.w	r2, r3, #8
 800587e:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005882:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005886:	f103 0c08 	add.w	ip, r3, #8
 800588a:	e84c 2100 	strex	r1, r2, [ip]
 800588e:	2900      	cmp	r1, #0
 8005890:	d1f3      	bne.n	800587a <UART_RxISR_16BIT+0x3e>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005892:	2220      	movs	r2, #32
 8005894:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005896:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 8005898:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800589a:	2a01      	cmp	r2, #1
 800589c:	d112      	bne.n	80058c4 <UART_RxISR_16BIT+0x88>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800589e:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058a4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a8:	e843 2100 	strex	r1, r2, [r3]
 80058ac:	2900      	cmp	r1, #0
 80058ae:	d1f7      	bne.n	80058a0 <UART_RxISR_16BIT+0x64>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80058b0:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058b2:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80058b6:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80058b8:	bf44      	itt	mi
 80058ba:	2210      	movmi	r2, #16
 80058bc:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058be:	f7ff fe26 	bl	800550e <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80058c2:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 80058c4:	f7fc f942 	bl	8001b4c <HAL_UART_RxCpltCallback>
 80058c8:	e7fb      	b.n	80058c2 <UART_RxISR_16BIT+0x86>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80058ca:	8b1a      	ldrh	r2, [r3, #24]
 80058cc:	b292      	uxth	r2, r2
 80058ce:	f042 0208 	orr.w	r2, r2, #8
 80058d2:	831a      	strh	r2, [r3, #24]
}
 80058d4:	e7f5      	b.n	80058c2 <UART_RxISR_16BIT+0x86>
	...

080058d8 <UART_SetConfig>:
{
 80058d8:	b570      	push	{r4, r5, r6, lr}
 80058da:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80058dc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058de:	6921      	ldr	r1, [r4, #16]
 80058e0:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058e2:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058e4:	69c0      	ldr	r0, [r0, #28]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	6961      	ldr	r1, [r4, #20]
 80058ea:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058ec:	4979      	ldr	r1, [pc, #484]	; (8005ad4 <UART_SetConfig+0x1fc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058ee:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058f0:	4029      	ands	r1, r5
 80058f2:	430a      	orrs	r2, r1
 80058f4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	68e1      	ldr	r1, [r4, #12]
 80058fa:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80058fe:	430a      	orrs	r2, r1
 8005900:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005902:	4a75      	ldr	r2, [pc, #468]	; (8005ad8 <UART_SetConfig+0x200>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005904:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005906:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8005908:	bf1c      	itt	ne
 800590a:	6a22      	ldrne	r2, [r4, #32]
 800590c:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800590e:	689a      	ldr	r2, [r3, #8]
 8005910:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8005914:	430a      	orrs	r2, r1
 8005916:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005918:	4a70      	ldr	r2, [pc, #448]	; (8005adc <UART_SetConfig+0x204>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d117      	bne.n	800594e <UART_SetConfig+0x76>
 800591e:	4b70      	ldr	r3, [pc, #448]	; (8005ae0 <UART_SetConfig+0x208>)
 8005920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005924:	f003 0303 	and.w	r3, r3, #3
 8005928:	3b01      	subs	r3, #1
 800592a:	2b02      	cmp	r3, #2
 800592c:	f200 80b0 	bhi.w	8005a90 <UART_SetConfig+0x1b8>
 8005930:	4a6c      	ldr	r2, [pc, #432]	; (8005ae4 <UART_SetConfig+0x20c>)
 8005932:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005934:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005938:	f040 808b 	bne.w	8005a52 <UART_SetConfig+0x17a>
    switch (clocksource)
 800593c:	2b08      	cmp	r3, #8
 800593e:	d822      	bhi.n	8005986 <UART_SetConfig+0xae>
 8005940:	e8df f003 	tbb	[pc, r3]
 8005944:	2185a969 	.word	0x2185a969
 8005948:	21212182 	.word	0x21212182
 800594c:	6d          	.byte	0x6d
 800594d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800594e:	4a66      	ldr	r2, [pc, #408]	; (8005ae8 <UART_SetConfig+0x210>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d106      	bne.n	8005962 <UART_SetConfig+0x8a>
 8005954:	4b62      	ldr	r3, [pc, #392]	; (8005ae0 <UART_SetConfig+0x208>)
 8005956:	4a65      	ldr	r2, [pc, #404]	; (8005aec <UART_SetConfig+0x214>)
 8005958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800595c:	f003 030c 	and.w	r3, r3, #12
 8005960:	e7e7      	b.n	8005932 <UART_SetConfig+0x5a>
 8005962:	4a63      	ldr	r2, [pc, #396]	; (8005af0 <UART_SetConfig+0x218>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d118      	bne.n	800599a <UART_SetConfig+0xc2>
 8005968:	4b5d      	ldr	r3, [pc, #372]	; (8005ae0 <UART_SetConfig+0x208>)
 800596a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800596e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005972:	2b20      	cmp	r3, #32
 8005974:	f000 8087 	beq.w	8005a86 <UART_SetConfig+0x1ae>
 8005978:	d807      	bhi.n	800598a <UART_SetConfig+0xb2>
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 8094 	beq.w	8005aa8 <UART_SetConfig+0x1d0>
 8005980:	2b10      	cmp	r3, #16
 8005982:	f000 808b 	beq.w	8005a9c <UART_SetConfig+0x1c4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005986:	2001      	movs	r0, #1
 8005988:	e024      	b.n	80059d4 <UART_SetConfig+0xfc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800598a:	2b30      	cmp	r3, #48	; 0x30
 800598c:	d1fb      	bne.n	8005986 <UART_SetConfig+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800598e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005992:	d044      	beq.n	8005a1e <UART_SetConfig+0x146>
 8005994:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005998:	e08d      	b.n	8005ab6 <UART_SetConfig+0x1de>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800599a:	4a4f      	ldr	r2, [pc, #316]	; (8005ad8 <UART_SetConfig+0x200>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d1f2      	bne.n	8005986 <UART_SetConfig+0xae>
 80059a0:	4b4f      	ldr	r3, [pc, #316]	; (8005ae0 <UART_SetConfig+0x208>)
 80059a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059a6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80059aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059ae:	d015      	beq.n	80059dc <UART_SetConfig+0x104>
 80059b0:	d806      	bhi.n	80059c0 <UART_SetConfig+0xe8>
 80059b2:	b15b      	cbz	r3, 80059cc <UART_SetConfig+0xf4>
 80059b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059b8:	d1e5      	bne.n	8005986 <UART_SetConfig+0xae>
        pclk = HAL_RCC_GetSysClockFreq();
 80059ba:	f7fe f945 	bl	8003c48 <HAL_RCC_GetSysClockFreq>
        break;
 80059be:	e007      	b.n	80059d0 <UART_SetConfig+0xf8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059c4:	d1df      	bne.n	8005986 <UART_SetConfig+0xae>
        pclk = (uint32_t) LSE_VALUE;
 80059c6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80059ca:	e008      	b.n	80059de <UART_SetConfig+0x106>
        pclk = HAL_RCC_GetPCLK1Freq();
 80059cc:	f7fe fd10 	bl	80043f0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80059d0:	b928      	cbnz	r0, 80059de <UART_SetConfig+0x106>
 80059d2:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 80059d4:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80059d6:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 80059da:	bd70      	pop	{r4, r5, r6, pc}
        pclk = (uint32_t) HSI_VALUE;
 80059dc:	4845      	ldr	r0, [pc, #276]	; (8005af4 <UART_SetConfig+0x21c>)
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80059de:	6862      	ldr	r2, [r4, #4]
 80059e0:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80059e4:	4283      	cmp	r3, r0
 80059e6:	d8ce      	bhi.n	8005986 <UART_SetConfig+0xae>
 80059e8:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80059ec:	d8cb      	bhi.n	8005986 <UART_SetConfig+0xae>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80059ee:	0851      	lsrs	r1, r2, #1
 80059f0:	2500      	movs	r5, #0
 80059f2:	468c      	mov	ip, r1
 80059f4:	f44f 7680 	mov.w	r6, #256	; 0x100
 80059f8:	4629      	mov	r1, r5
 80059fa:	fbe0 c106 	umlal	ip, r1, r0, r6
 80059fe:	462b      	mov	r3, r5
 8005a00:	4660      	mov	r0, ip
 8005a02:	f7fb f941 	bl	8000c88 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a06:	4b3c      	ldr	r3, [pc, #240]	; (8005af8 <UART_SetConfig+0x220>)
 8005a08:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d8ba      	bhi.n	8005986 <UART_SetConfig+0xae>
          huart->Instance->BRR = usartdiv;
 8005a10:	6823      	ldr	r3, [r4, #0]
 8005a12:	60d8      	str	r0, [r3, #12]
 8005a14:	e7dd      	b.n	80059d2 <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a16:	f7fe fceb 	bl	80043f0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005a1a:	2800      	cmp	r0, #0
 8005a1c:	d0d9      	beq.n	80059d2 <UART_SetConfig+0xfa>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a1e:	6862      	ldr	r2, [r4, #4]
 8005a20:	0853      	lsrs	r3, r2, #1
 8005a22:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a26:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a2a:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a2e:	f1a0 0210 	sub.w	r2, r0, #16
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d8a7      	bhi.n	8005986 <UART_SetConfig+0xae>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a36:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 8005a3a:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a3c:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a3e:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8005a42:	4318      	orrs	r0, r3
 8005a44:	60d0      	str	r0, [r2, #12]
 8005a46:	e7c4      	b.n	80059d2 <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetSysClockFreq();
 8005a48:	f7fe f8fe 	bl	8003c48 <HAL_RCC_GetSysClockFreq>
        break;
 8005a4c:	e7e5      	b.n	8005a1a <UART_SetConfig+0x142>
        pclk = (uint32_t) HSI_VALUE;
 8005a4e:	4829      	ldr	r0, [pc, #164]	; (8005af4 <UART_SetConfig+0x21c>)
 8005a50:	e7e5      	b.n	8005a1e <UART_SetConfig+0x146>
    switch (clocksource)
 8005a52:	2b08      	cmp	r3, #8
 8005a54:	d897      	bhi.n	8005986 <UART_SetConfig+0xae>
 8005a56:	a201      	add	r2, pc, #4	; (adr r2, 8005a5c <UART_SetConfig+0x184>)
 8005a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a5c:	08005aaf 	.word	0x08005aaf
 8005a60:	08005a81 	.word	0x08005a81
 8005a64:	08005a8d 	.word	0x08005a8d
 8005a68:	08005987 	.word	0x08005987
 8005a6c:	08005aa3 	.word	0x08005aa3
 8005a70:	08005987 	.word	0x08005987
 8005a74:	08005987 	.word	0x08005987
 8005a78:	08005987 	.word	0x08005987
 8005a7c:	08005995 	.word	0x08005995
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a80:	f7fe fcc8 	bl	8004414 <HAL_RCC_GetPCLK2Freq>
        break;
 8005a84:	e015      	b.n	8005ab2 <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a86:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005a8a:	d0e0      	beq.n	8005a4e <UART_SetConfig+0x176>
        pclk = (uint32_t) HSI_VALUE;
 8005a8c:	4819      	ldr	r0, [pc, #100]	; (8005af4 <UART_SetConfig+0x21c>)
 8005a8e:	e012      	b.n	8005ab6 <UART_SetConfig+0x1de>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a90:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005a94:	d1f4      	bne.n	8005a80 <UART_SetConfig+0x1a8>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a96:	f7fe fcbd 	bl	8004414 <HAL_RCC_GetPCLK2Freq>
        break;
 8005a9a:	e7be      	b.n	8005a1a <UART_SetConfig+0x142>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a9c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005aa0:	d0d2      	beq.n	8005a48 <UART_SetConfig+0x170>
        pclk = HAL_RCC_GetSysClockFreq();
 8005aa2:	f7fe f8d1 	bl	8003c48 <HAL_RCC_GetSysClockFreq>
        break;
 8005aa6:	e004      	b.n	8005ab2 <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005aa8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005aac:	d0b3      	beq.n	8005a16 <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005aae:	f7fe fc9f 	bl	80043f0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	d08d      	beq.n	80059d2 <UART_SetConfig+0xfa>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ab6:	6862      	ldr	r2, [r4, #4]
 8005ab8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8005abc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ac0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005ac4:	f1a3 0110 	sub.w	r1, r3, #16
 8005ac8:	4291      	cmp	r1, r2
 8005aca:	f63f af5c 	bhi.w	8005986 <UART_SetConfig+0xae>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ace:	6822      	ldr	r2, [r4, #0]
 8005ad0:	60d3      	str	r3, [r2, #12]
 8005ad2:	e77e      	b.n	80059d2 <UART_SetConfig+0xfa>
 8005ad4:	efff69f3 	.word	0xefff69f3
 8005ad8:	40008000 	.word	0x40008000
 8005adc:	40013800 	.word	0x40013800
 8005ae0:	40021000 	.word	0x40021000
 8005ae4:	0800b78c 	.word	0x0800b78c
 8005ae8:	40004400 	.word	0x40004400
 8005aec:	0800b78f 	.word	0x0800b78f
 8005af0:	40004800 	.word	0x40004800
 8005af4:	00f42400 	.word	0x00f42400
 8005af8:	000ffcff 	.word	0x000ffcff

08005afc <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005afc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005afe:	07da      	lsls	r2, r3, #31
{
 8005b00:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b02:	d506      	bpl.n	8005b12 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b04:	6801      	ldr	r1, [r0, #0]
 8005b06:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8005b08:	684a      	ldr	r2, [r1, #4]
 8005b0a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005b0e:	4322      	orrs	r2, r4
 8005b10:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b12:	079c      	lsls	r4, r3, #30
 8005b14:	d506      	bpl.n	8005b24 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b16:	6801      	ldr	r1, [r0, #0]
 8005b18:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8005b1a:	684a      	ldr	r2, [r1, #4]
 8005b1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005b20:	4322      	orrs	r2, r4
 8005b22:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b24:	0759      	lsls	r1, r3, #29
 8005b26:	d506      	bpl.n	8005b36 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b28:	6801      	ldr	r1, [r0, #0]
 8005b2a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8005b2c:	684a      	ldr	r2, [r1, #4]
 8005b2e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b32:	4322      	orrs	r2, r4
 8005b34:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b36:	071a      	lsls	r2, r3, #28
 8005b38:	d506      	bpl.n	8005b48 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b3a:	6801      	ldr	r1, [r0, #0]
 8005b3c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8005b3e:	684a      	ldr	r2, [r1, #4]
 8005b40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b44:	4322      	orrs	r2, r4
 8005b46:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b48:	06dc      	lsls	r4, r3, #27
 8005b4a:	d506      	bpl.n	8005b5a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b4c:	6801      	ldr	r1, [r0, #0]
 8005b4e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8005b50:	688a      	ldr	r2, [r1, #8]
 8005b52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b56:	4322      	orrs	r2, r4
 8005b58:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b5a:	0699      	lsls	r1, r3, #26
 8005b5c:	d506      	bpl.n	8005b6c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b5e:	6801      	ldr	r1, [r0, #0]
 8005b60:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005b62:	688a      	ldr	r2, [r1, #8]
 8005b64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b68:	4322      	orrs	r2, r4
 8005b6a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b6c:	065a      	lsls	r2, r3, #25
 8005b6e:	d50f      	bpl.n	8005b90 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b70:	6801      	ldr	r1, [r0, #0]
 8005b72:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8005b74:	684a      	ldr	r2, [r1, #4]
 8005b76:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8005b7a:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b7c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b80:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b82:	d105      	bne.n	8005b90 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b84:	684a      	ldr	r2, [r1, #4]
 8005b86:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005b88:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8005b8c:	4322      	orrs	r2, r4
 8005b8e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b90:	061b      	lsls	r3, r3, #24
 8005b92:	d506      	bpl.n	8005ba2 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b94:	6802      	ldr	r2, [r0, #0]
 8005b96:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005b98:	6853      	ldr	r3, [r2, #4]
 8005b9a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005b9e:	430b      	orrs	r3, r1
 8005ba0:	6053      	str	r3, [r2, #4]
}
 8005ba2:	bd10      	pop	{r4, pc}

08005ba4 <UART_WaitOnFlagUntilTimeout>:
{
 8005ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8005bac:	4604      	mov	r4, r0
 8005bae:	460e      	mov	r6, r1
 8005bb0:	4615      	mov	r5, r2
 8005bb2:	461f      	mov	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bb4:	6822      	ldr	r2, [r4, #0]
 8005bb6:	69d3      	ldr	r3, [r2, #28]
 8005bb8:	ea36 0303 	bics.w	r3, r6, r3
 8005bbc:	bf0c      	ite	eq
 8005bbe:	2301      	moveq	r3, #1
 8005bc0:	2300      	movne	r3, #0
 8005bc2:	42ab      	cmp	r3, r5
 8005bc4:	d001      	beq.n	8005bca <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8005bc6:	2000      	movs	r0, #0
 8005bc8:	e025      	b.n	8005c16 <UART_WaitOnFlagUntilTimeout+0x72>
    if (Timeout != HAL_MAX_DELAY)
 8005bca:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005bce:	d0f2      	beq.n	8005bb6 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bd0:	f7fc fd1c 	bl	800260c <HAL_GetTick>
 8005bd4:	1bc0      	subs	r0, r0, r7
 8005bd6:	4540      	cmp	r0, r8
 8005bd8:	6820      	ldr	r0, [r4, #0]
 8005bda:	d802      	bhi.n	8005be2 <UART_WaitOnFlagUntilTimeout+0x3e>
 8005bdc:	f1b8 0f00 	cmp.w	r8, #0
 8005be0:	d11b      	bne.n	8005c1a <UART_WaitOnFlagUntilTimeout+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be2:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005be6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bea:	e840 3200 	strex	r2, r3, [r0]
 8005bee:	2a00      	cmp	r2, #0
 8005bf0:	d1f7      	bne.n	8005be2 <UART_WaitOnFlagUntilTimeout+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	f100 0308 	add.w	r3, r0, #8
 8005bf6:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bfa:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfe:	f100 0108 	add.w	r1, r0, #8
 8005c02:	e841 3200 	strex	r2, r3, [r1]
 8005c06:	2a00      	cmp	r2, #0
 8005c08:	d1f3      	bne.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0x4e>
        huart->gState = HAL_UART_STATE_READY;
 8005c0a:	2320      	movs	r3, #32
 8005c0c:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005c0e:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8005c10:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
          return HAL_TIMEOUT;
 8005c14:	2003      	movs	r0, #3
}
 8005c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c1a:	6803      	ldr	r3, [r0, #0]
 8005c1c:	075a      	lsls	r2, r3, #29
 8005c1e:	d5c9      	bpl.n	8005bb4 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c20:	69c3      	ldr	r3, [r0, #28]
 8005c22:	051b      	lsls	r3, r3, #20
 8005c24:	d5c6      	bpl.n	8005bb4 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005c2a:	6203      	str	r3, [r0, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2c:	e850 3f00 	ldrex	r3, [r0]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c30:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c34:	e840 3200 	strex	r2, r3, [r0]
 8005c38:	2a00      	cmp	r2, #0
 8005c3a:	d1f7      	bne.n	8005c2c <UART_WaitOnFlagUntilTimeout+0x88>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3c:	f100 0308 	add.w	r3, r0, #8
 8005c40:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c44:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c48:	f100 0108 	add.w	r1, r0, #8
 8005c4c:	e841 3200 	strex	r2, r3, [r1]
 8005c50:	2a00      	cmp	r2, #0
 8005c52:	d1f3      	bne.n	8005c3c <UART_WaitOnFlagUntilTimeout+0x98>
          huart->gState = HAL_UART_STATE_READY;
 8005c54:	2320      	movs	r3, #32
 8005c56:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005c58:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c5a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8005c5e:	e7d7      	b.n	8005c10 <UART_WaitOnFlagUntilTimeout+0x6c>

08005c60 <HAL_UART_Transmit>:
{
 8005c60:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8005c64:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8005c66:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005c68:	2b20      	cmp	r3, #32
{
 8005c6a:	4604      	mov	r4, r0
 8005c6c:	460e      	mov	r6, r1
 8005c6e:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8005c70:	d14e      	bne.n	8005d10 <HAL_UART_Transmit+0xb0>
    if ((pData == NULL) || (Size == 0U))
 8005c72:	2900      	cmp	r1, #0
 8005c74:	d04a      	beq.n	8005d0c <HAL_UART_Transmit+0xac>
 8005c76:	2a00      	cmp	r2, #0
 8005c78:	d048      	beq.n	8005d0c <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8005c7a:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d046      	beq.n	8005d10 <HAL_UART_Transmit+0xb0>
 8005c82:	2301      	movs	r3, #1
 8005c84:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c88:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c8a:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c8c:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c90:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8005c92:	f7fc fcbb 	bl	800260c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c96:	68a2      	ldr	r2, [r4, #8]
    huart->TxXferSize  = Size;
 8005c98:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c9c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8005ca0:	4603      	mov	r3, r0
    huart->TxXferCount = Size;
 8005ca2:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ca6:	d103      	bne.n	8005cb0 <HAL_UART_Transmit+0x50>
 8005ca8:	6922      	ldr	r2, [r4, #16]
 8005caa:	b90a      	cbnz	r2, 8005cb0 <HAL_UART_Transmit+0x50>
 8005cac:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8005cae:	4616      	mov	r6, r2
    __HAL_UNLOCK(huart);
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8005cb6:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cba:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8005cbe:	b292      	uxth	r2, r2
 8005cc0:	b93a      	cbnz	r2, 8005cd2 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cc2:	2140      	movs	r1, #64	; 0x40
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f7ff ff6d 	bl	8005ba4 <UART_WaitOnFlagUntilTimeout>
 8005cca:	b950      	cbnz	r0, 8005ce2 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8005ccc:	2320      	movs	r3, #32
 8005cce:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8005cd0:	e008      	b.n	8005ce4 <HAL_UART_Transmit+0x84>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	2180      	movs	r1, #128	; 0x80
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	9303      	str	r3, [sp, #12]
 8005cda:	f7ff ff63 	bl	8005ba4 <UART_WaitOnFlagUntilTimeout>
 8005cde:	9b03      	ldr	r3, [sp, #12]
 8005ce0:	b118      	cbz	r0, 8005cea <HAL_UART_Transmit+0x8a>
        return HAL_TIMEOUT;
 8005ce2:	2003      	movs	r0, #3
}
 8005ce4:	b004      	add	sp, #16
 8005ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cea:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 8005cec:	b95e      	cbnz	r6, 8005d06 <HAL_UART_Transmit+0xa6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cee:	f835 2b02 	ldrh.w	r2, [r5], #2
 8005cf2:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cf6:	850a      	strh	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8005cf8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8005cfc:	3a01      	subs	r2, #1
 8005cfe:	b292      	uxth	r2, r2
 8005d00:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8005d04:	e7d7      	b.n	8005cb6 <HAL_UART_Transmit+0x56>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d06:	f816 2b01 	ldrb.w	r2, [r6], #1
 8005d0a:	e7f4      	b.n	8005cf6 <HAL_UART_Transmit+0x96>
      return  HAL_ERROR;
 8005d0c:	2001      	movs	r0, #1
 8005d0e:	e7e9      	b.n	8005ce4 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 8005d10:	2002      	movs	r0, #2
 8005d12:	e7e7      	b.n	8005ce4 <HAL_UART_Transmit+0x84>

08005d14 <UART_CheckIdleState>:
{
 8005d14:	b530      	push	{r4, r5, lr}
 8005d16:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d18:	2500      	movs	r5, #0
{
 8005d1a:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d1c:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8005d20:	f7fc fc74 	bl	800260c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d24:	6822      	ldr	r2, [r4, #0]
 8005d26:	6812      	ldr	r2, [r2, #0]
 8005d28:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8005d2a:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d2c:	d415      	bmi.n	8005d5a <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d2e:	6822      	ldr	r2, [r4, #0]
 8005d30:	6812      	ldr	r2, [r2, #0]
 8005d32:	0752      	lsls	r2, r2, #29
 8005d34:	d509      	bpl.n	8005d4a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d36:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8005d3a:	9200      	str	r2, [sp, #0]
 8005d3c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005d40:	2200      	movs	r2, #0
 8005d42:	4620      	mov	r0, r4
 8005d44:	f7ff ff2e 	bl	8005ba4 <UART_WaitOnFlagUntilTimeout>
 8005d48:	b9a0      	cbnz	r0, 8005d74 <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 8005d4a:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005d4e:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8005d50:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005d54:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d56:	6620      	str	r0, [r4, #96]	; 0x60
  return HAL_OK;
 8005d58:	e00d      	b.n	8005d76 <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d5a:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8005d5e:	9200      	str	r2, [sp, #0]
 8005d60:	9003      	str	r0, [sp, #12]
 8005d62:	462a      	mov	r2, r5
 8005d64:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005d68:	4620      	mov	r0, r4
 8005d6a:	f7ff ff1b 	bl	8005ba4 <UART_WaitOnFlagUntilTimeout>
 8005d6e:	9b03      	ldr	r3, [sp, #12]
 8005d70:	2800      	cmp	r0, #0
 8005d72:	d0dc      	beq.n	8005d2e <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8005d74:	2003      	movs	r0, #3
}
 8005d76:	b005      	add	sp, #20
 8005d78:	bd30      	pop	{r4, r5, pc}

08005d7a <HAL_UART_Init>:
{
 8005d7a:	b510      	push	{r4, lr}
  if (huart == NULL)
 8005d7c:	4604      	mov	r4, r0
 8005d7e:	b340      	cbz	r0, 8005dd2 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005d80:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005d82:	b91b      	cbnz	r3, 8005d8c <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8005d84:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8005d88:	f7fc fa92 	bl	80022b0 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8005d8c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005d8e:	2324      	movs	r3, #36	; 0x24
 8005d90:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8005d92:	6813      	ldr	r3, [r2, #0]
 8005d94:	f023 0301 	bic.w	r3, r3, #1
 8005d98:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	f7ff fd9c 	bl	80058d8 <UART_SetConfig>
 8005da0:	2801      	cmp	r0, #1
 8005da2:	d016      	beq.n	8005dd2 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005da4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005da6:	b113      	cbz	r3, 8005dae <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8005da8:	4620      	mov	r0, r4
 8005daa:	f7ff fea7 	bl	8005afc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dae:	6823      	ldr	r3, [r4, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005db6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005db8:	689a      	ldr	r2, [r3, #8]
 8005dba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005dbe:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8005dc6:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8005dc8:	601a      	str	r2, [r3, #0]
}
 8005dca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8005dce:	f7ff bfa1 	b.w	8005d14 <UART_CheckIdleState>
}
 8005dd2:	2001      	movs	r0, #1
 8005dd4:	bd10      	pop	{r4, pc}
	...

08005dd8 <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 8005dd8:	6883      	ldr	r3, [r0, #8]
{
 8005dda:	b510      	push	{r4, lr}
  UART_MASK_COMPUTATION(huart);
 8005ddc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxXferSize  = Size;
 8005de0:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8005de4:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005de8:	f04f 0200 	mov.w	r2, #0
  huart->pRxBuffPtr  = pData;
 8005dec:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 8005dee:	6642      	str	r2, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8005df0:	d132      	bne.n	8005e58 <UART_Start_Receive_IT+0x80>
 8005df2:	6903      	ldr	r3, [r0, #16]
 8005df4:	bb73      	cbnz	r3, 8005e54 <UART_Start_Receive_IT+0x7c>
 8005df6:	f240 13ff 	movw	r3, #511	; 0x1ff
 8005dfa:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e04:	2322      	movs	r3, #34	; 0x22
 8005e06:	67c3      	str	r3, [r0, #124]	; 0x7c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e08:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0a:	f102 0308 	add.w	r3, r2, #8
 8005e0e:	e853 3f00 	ldrex	r3, [r3]
 8005e12:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e16:	3208      	adds	r2, #8
 8005e18:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8005e1c:	6802      	ldr	r2, [r0, #0]
 8005e1e:	2900      	cmp	r1, #0
 8005e20:	d1f2      	bne.n	8005e08 <UART_Start_Receive_IT+0x30>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e22:	6883      	ldr	r3, [r0, #8]
 8005e24:	6901      	ldr	r1, [r0, #16]
 8005e26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e2a:	d126      	bne.n	8005e7a <UART_Start_Receive_IT+0xa2>
    huart->RxISR = UART_RxISR_8BIT;
 8005e2c:	4b18      	ldr	r3, [pc, #96]	; (8005e90 <UART_Start_Receive_IT+0xb8>)
 8005e2e:	4c19      	ldr	r4, [pc, #100]	; (8005e94 <UART_Start_Receive_IT+0xbc>)
 8005e30:	2900      	cmp	r1, #0
 8005e32:	bf18      	it	ne
 8005e34:	4623      	movne	r3, r4
 8005e36:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8005e38:	2300      	movs	r3, #0
 8005e3a:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005e3e:	b1f1      	cbz	r1, 8005e7e <UART_Start_Receive_IT+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e40:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005e44:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e48:	e842 3100 	strex	r1, r3, [r2]
 8005e4c:	2900      	cmp	r1, #0
 8005e4e:	d1f7      	bne.n	8005e40 <UART_Start_Receive_IT+0x68>
}
 8005e50:	2000      	movs	r0, #0
 8005e52:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8005e54:	23ff      	movs	r3, #255	; 0xff
 8005e56:	e7d0      	b.n	8005dfa <UART_Start_Receive_IT+0x22>
 8005e58:	b923      	cbnz	r3, 8005e64 <UART_Start_Receive_IT+0x8c>
 8005e5a:	6903      	ldr	r3, [r0, #16]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d0f9      	beq.n	8005e54 <UART_Start_Receive_IT+0x7c>
 8005e60:	237f      	movs	r3, #127	; 0x7f
 8005e62:	e7ca      	b.n	8005dfa <UART_Start_Receive_IT+0x22>
 8005e64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e68:	d104      	bne.n	8005e74 <UART_Start_Receive_IT+0x9c>
 8005e6a:	6903      	ldr	r3, [r0, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d0f7      	beq.n	8005e60 <UART_Start_Receive_IT+0x88>
 8005e70:	233f      	movs	r3, #63	; 0x3f
 8005e72:	e7c2      	b.n	8005dfa <UART_Start_Receive_IT+0x22>
 8005e74:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 8005e78:	e7c1      	b.n	8005dfe <UART_Start_Receive_IT+0x26>
    huart->RxISR = UART_RxISR_8BIT;
 8005e7a:	4b06      	ldr	r3, [pc, #24]	; (8005e94 <UART_Start_Receive_IT+0xbc>)
 8005e7c:	e7db      	b.n	8005e36 <UART_Start_Receive_IT+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7e:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005e82:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e86:	e842 3100 	strex	r1, r3, [r2]
 8005e8a:	2900      	cmp	r1, #0
 8005e8c:	d1f7      	bne.n	8005e7e <UART_Start_Receive_IT+0xa6>
 8005e8e:	e7df      	b.n	8005e50 <UART_Start_Receive_IT+0x78>
 8005e90:	0800583d 	.word	0x0800583d
 8005e94:	0800579d 	.word	0x0800579d

08005e98 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e98:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8005e9a:	2b20      	cmp	r3, #32
{
 8005e9c:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e9e:	d11f      	bne.n	8005ee0 <HAL_UART_Receive_IT+0x48>
    if ((pData == NULL) || (Size == 0U))
 8005ea0:	b1d9      	cbz	r1, 8005eda <HAL_UART_Receive_IT+0x42>
 8005ea2:	b1d2      	cbz	r2, 8005eda <HAL_UART_Receive_IT+0x42>
    __HAL_LOCK(huart);
 8005ea4:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d019      	beq.n	8005ee0 <HAL_UART_Receive_IT+0x48>
 8005eac:	2301      	movs	r3, #1
 8005eae:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb2:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005eb4:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb6:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005eb8:	4b0a      	ldr	r3, [pc, #40]	; (8005ee4 <HAL_UART_Receive_IT+0x4c>)
 8005eba:	429c      	cmp	r4, r3
 8005ebc:	d00a      	beq.n	8005ed4 <HAL_UART_Receive_IT+0x3c>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ebe:	6863      	ldr	r3, [r4, #4]
 8005ec0:	021b      	lsls	r3, r3, #8
 8005ec2:	d507      	bpl.n	8005ed4 <HAL_UART_Receive_IT+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec4:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ec8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ecc:	e844 3500 	strex	r5, r3, [r4]
 8005ed0:	2d00      	cmp	r5, #0
 8005ed2:	d1f7      	bne.n	8005ec4 <HAL_UART_Receive_IT+0x2c>
}
 8005ed4:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ed6:	f7ff bf7f 	b.w	8005dd8 <UART_Start_Receive_IT>
      return HAL_ERROR;
 8005eda:	2001      	movs	r0, #1
}
 8005edc:	bc30      	pop	{r4, r5}
 8005ede:	4770      	bx	lr
    return HAL_BUSY;
 8005ee0:	2002      	movs	r0, #2
 8005ee2:	e7fb      	b.n	8005edc <HAL_UART_Receive_IT+0x44>
 8005ee4:	40008000 	.word	0x40008000

08005ee8 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005ee8:	4770      	bx	lr
	...

08005eec <__errno>:
 8005eec:	4b01      	ldr	r3, [pc, #4]	; (8005ef4 <__errno+0x8>)
 8005eee:	6818      	ldr	r0, [r3, #0]
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	2000003c 	.word	0x2000003c

08005ef8 <__libc_init_array>:
 8005ef8:	b570      	push	{r4, r5, r6, lr}
 8005efa:	4d0d      	ldr	r5, [pc, #52]	; (8005f30 <__libc_init_array+0x38>)
 8005efc:	4c0d      	ldr	r4, [pc, #52]	; (8005f34 <__libc_init_array+0x3c>)
 8005efe:	1b64      	subs	r4, r4, r5
 8005f00:	10a4      	asrs	r4, r4, #2
 8005f02:	2600      	movs	r6, #0
 8005f04:	42a6      	cmp	r6, r4
 8005f06:	d109      	bne.n	8005f1c <__libc_init_array+0x24>
 8005f08:	4d0b      	ldr	r5, [pc, #44]	; (8005f38 <__libc_init_array+0x40>)
 8005f0a:	4c0c      	ldr	r4, [pc, #48]	; (8005f3c <__libc_init_array+0x44>)
 8005f0c:	f005 f9be 	bl	800b28c <_init>
 8005f10:	1b64      	subs	r4, r4, r5
 8005f12:	10a4      	asrs	r4, r4, #2
 8005f14:	2600      	movs	r6, #0
 8005f16:	42a6      	cmp	r6, r4
 8005f18:	d105      	bne.n	8005f26 <__libc_init_array+0x2e>
 8005f1a:	bd70      	pop	{r4, r5, r6, pc}
 8005f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f20:	4798      	blx	r3
 8005f22:	3601      	adds	r6, #1
 8005f24:	e7ee      	b.n	8005f04 <__libc_init_array+0xc>
 8005f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f2a:	4798      	blx	r3
 8005f2c:	3601      	adds	r6, #1
 8005f2e:	e7f2      	b.n	8005f16 <__libc_init_array+0x1e>
 8005f30:	0800bc64 	.word	0x0800bc64
 8005f34:	0800bc64 	.word	0x0800bc64
 8005f38:	0800bc64 	.word	0x0800bc64
 8005f3c:	0800bc68 	.word	0x0800bc68

08005f40 <memset>:
 8005f40:	4402      	add	r2, r0
 8005f42:	4603      	mov	r3, r0
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d100      	bne.n	8005f4a <memset+0xa>
 8005f48:	4770      	bx	lr
 8005f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005f4e:	e7f9      	b.n	8005f44 <memset+0x4>

08005f50 <__cvt>:
 8005f50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f54:	ec55 4b10 	vmov	r4, r5, d0
 8005f58:	2d00      	cmp	r5, #0
 8005f5a:	460e      	mov	r6, r1
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	462b      	mov	r3, r5
 8005f60:	bfbb      	ittet	lt
 8005f62:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f66:	461d      	movlt	r5, r3
 8005f68:	2300      	movge	r3, #0
 8005f6a:	232d      	movlt	r3, #45	; 0x2d
 8005f6c:	700b      	strb	r3, [r1, #0]
 8005f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f70:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f74:	4691      	mov	r9, r2
 8005f76:	f023 0820 	bic.w	r8, r3, #32
 8005f7a:	bfbc      	itt	lt
 8005f7c:	4622      	movlt	r2, r4
 8005f7e:	4614      	movlt	r4, r2
 8005f80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f84:	d005      	beq.n	8005f92 <__cvt+0x42>
 8005f86:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f8a:	d100      	bne.n	8005f8e <__cvt+0x3e>
 8005f8c:	3601      	adds	r6, #1
 8005f8e:	2102      	movs	r1, #2
 8005f90:	e000      	b.n	8005f94 <__cvt+0x44>
 8005f92:	2103      	movs	r1, #3
 8005f94:	ab03      	add	r3, sp, #12
 8005f96:	9301      	str	r3, [sp, #4]
 8005f98:	ab02      	add	r3, sp, #8
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	ec45 4b10 	vmov	d0, r4, r5
 8005fa0:	4653      	mov	r3, sl
 8005fa2:	4632      	mov	r2, r6
 8005fa4:	f001 ffc4 	bl	8007f30 <_dtoa_r>
 8005fa8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005fac:	4607      	mov	r7, r0
 8005fae:	d102      	bne.n	8005fb6 <__cvt+0x66>
 8005fb0:	f019 0f01 	tst.w	r9, #1
 8005fb4:	d022      	beq.n	8005ffc <__cvt+0xac>
 8005fb6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005fba:	eb07 0906 	add.w	r9, r7, r6
 8005fbe:	d110      	bne.n	8005fe2 <__cvt+0x92>
 8005fc0:	783b      	ldrb	r3, [r7, #0]
 8005fc2:	2b30      	cmp	r3, #48	; 0x30
 8005fc4:	d10a      	bne.n	8005fdc <__cvt+0x8c>
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2300      	movs	r3, #0
 8005fca:	4620      	mov	r0, r4
 8005fcc:	4629      	mov	r1, r5
 8005fce:	f7fa fd7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fd2:	b918      	cbnz	r0, 8005fdc <__cvt+0x8c>
 8005fd4:	f1c6 0601 	rsb	r6, r6, #1
 8005fd8:	f8ca 6000 	str.w	r6, [sl]
 8005fdc:	f8da 3000 	ldr.w	r3, [sl]
 8005fe0:	4499      	add	r9, r3
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	4629      	mov	r1, r5
 8005fea:	f7fa fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fee:	b108      	cbz	r0, 8005ff4 <__cvt+0xa4>
 8005ff0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ff4:	2230      	movs	r2, #48	; 0x30
 8005ff6:	9b03      	ldr	r3, [sp, #12]
 8005ff8:	454b      	cmp	r3, r9
 8005ffa:	d307      	bcc.n	800600c <__cvt+0xbc>
 8005ffc:	9b03      	ldr	r3, [sp, #12]
 8005ffe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006000:	1bdb      	subs	r3, r3, r7
 8006002:	4638      	mov	r0, r7
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	b004      	add	sp, #16
 8006008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800600c:	1c59      	adds	r1, r3, #1
 800600e:	9103      	str	r1, [sp, #12]
 8006010:	701a      	strb	r2, [r3, #0]
 8006012:	e7f0      	b.n	8005ff6 <__cvt+0xa6>

08006014 <__exponent>:
 8006014:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006016:	4603      	mov	r3, r0
 8006018:	2900      	cmp	r1, #0
 800601a:	bfb8      	it	lt
 800601c:	4249      	neglt	r1, r1
 800601e:	f803 2b02 	strb.w	r2, [r3], #2
 8006022:	bfb4      	ite	lt
 8006024:	222d      	movlt	r2, #45	; 0x2d
 8006026:	222b      	movge	r2, #43	; 0x2b
 8006028:	2909      	cmp	r1, #9
 800602a:	7042      	strb	r2, [r0, #1]
 800602c:	dd2a      	ble.n	8006084 <__exponent+0x70>
 800602e:	f10d 0407 	add.w	r4, sp, #7
 8006032:	46a4      	mov	ip, r4
 8006034:	270a      	movs	r7, #10
 8006036:	46a6      	mov	lr, r4
 8006038:	460a      	mov	r2, r1
 800603a:	fb91 f6f7 	sdiv	r6, r1, r7
 800603e:	fb07 1516 	mls	r5, r7, r6, r1
 8006042:	3530      	adds	r5, #48	; 0x30
 8006044:	2a63      	cmp	r2, #99	; 0x63
 8006046:	f104 34ff 	add.w	r4, r4, #4294967295
 800604a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800604e:	4631      	mov	r1, r6
 8006050:	dcf1      	bgt.n	8006036 <__exponent+0x22>
 8006052:	3130      	adds	r1, #48	; 0x30
 8006054:	f1ae 0502 	sub.w	r5, lr, #2
 8006058:	f804 1c01 	strb.w	r1, [r4, #-1]
 800605c:	1c44      	adds	r4, r0, #1
 800605e:	4629      	mov	r1, r5
 8006060:	4561      	cmp	r1, ip
 8006062:	d30a      	bcc.n	800607a <__exponent+0x66>
 8006064:	f10d 0209 	add.w	r2, sp, #9
 8006068:	eba2 020e 	sub.w	r2, r2, lr
 800606c:	4565      	cmp	r5, ip
 800606e:	bf88      	it	hi
 8006070:	2200      	movhi	r2, #0
 8006072:	4413      	add	r3, r2
 8006074:	1a18      	subs	r0, r3, r0
 8006076:	b003      	add	sp, #12
 8006078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800607a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800607e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006082:	e7ed      	b.n	8006060 <__exponent+0x4c>
 8006084:	2330      	movs	r3, #48	; 0x30
 8006086:	3130      	adds	r1, #48	; 0x30
 8006088:	7083      	strb	r3, [r0, #2]
 800608a:	70c1      	strb	r1, [r0, #3]
 800608c:	1d03      	adds	r3, r0, #4
 800608e:	e7f1      	b.n	8006074 <__exponent+0x60>

08006090 <_printf_float>:
 8006090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006094:	ed2d 8b02 	vpush	{d8}
 8006098:	b08d      	sub	sp, #52	; 0x34
 800609a:	460c      	mov	r4, r1
 800609c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80060a0:	4616      	mov	r6, r2
 80060a2:	461f      	mov	r7, r3
 80060a4:	4605      	mov	r5, r0
 80060a6:	f003 fa57 	bl	8009558 <_localeconv_r>
 80060aa:	f8d0 a000 	ldr.w	sl, [r0]
 80060ae:	4650      	mov	r0, sl
 80060b0:	f7fa f88e 	bl	80001d0 <strlen>
 80060b4:	2300      	movs	r3, #0
 80060b6:	930a      	str	r3, [sp, #40]	; 0x28
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	9305      	str	r3, [sp, #20]
 80060bc:	f8d8 3000 	ldr.w	r3, [r8]
 80060c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80060c4:	3307      	adds	r3, #7
 80060c6:	f023 0307 	bic.w	r3, r3, #7
 80060ca:	f103 0208 	add.w	r2, r3, #8
 80060ce:	f8c8 2000 	str.w	r2, [r8]
 80060d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80060da:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80060de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060e2:	9307      	str	r3, [sp, #28]
 80060e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80060e8:	ee08 0a10 	vmov	s16, r0
 80060ec:	4b9f      	ldr	r3, [pc, #636]	; (800636c <_printf_float+0x2dc>)
 80060ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060f2:	f04f 32ff 	mov.w	r2, #4294967295
 80060f6:	f7fa fd19 	bl	8000b2c <__aeabi_dcmpun>
 80060fa:	bb88      	cbnz	r0, 8006160 <_printf_float+0xd0>
 80060fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006100:	4b9a      	ldr	r3, [pc, #616]	; (800636c <_printf_float+0x2dc>)
 8006102:	f04f 32ff 	mov.w	r2, #4294967295
 8006106:	f7fa fcf3 	bl	8000af0 <__aeabi_dcmple>
 800610a:	bb48      	cbnz	r0, 8006160 <_printf_float+0xd0>
 800610c:	2200      	movs	r2, #0
 800610e:	2300      	movs	r3, #0
 8006110:	4640      	mov	r0, r8
 8006112:	4649      	mov	r1, r9
 8006114:	f7fa fce2 	bl	8000adc <__aeabi_dcmplt>
 8006118:	b110      	cbz	r0, 8006120 <_printf_float+0x90>
 800611a:	232d      	movs	r3, #45	; 0x2d
 800611c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006120:	4b93      	ldr	r3, [pc, #588]	; (8006370 <_printf_float+0x2e0>)
 8006122:	4894      	ldr	r0, [pc, #592]	; (8006374 <_printf_float+0x2e4>)
 8006124:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006128:	bf94      	ite	ls
 800612a:	4698      	movls	r8, r3
 800612c:	4680      	movhi	r8, r0
 800612e:	2303      	movs	r3, #3
 8006130:	6123      	str	r3, [r4, #16]
 8006132:	9b05      	ldr	r3, [sp, #20]
 8006134:	f023 0204 	bic.w	r2, r3, #4
 8006138:	6022      	str	r2, [r4, #0]
 800613a:	f04f 0900 	mov.w	r9, #0
 800613e:	9700      	str	r7, [sp, #0]
 8006140:	4633      	mov	r3, r6
 8006142:	aa0b      	add	r2, sp, #44	; 0x2c
 8006144:	4621      	mov	r1, r4
 8006146:	4628      	mov	r0, r5
 8006148:	f000 f9d8 	bl	80064fc <_printf_common>
 800614c:	3001      	adds	r0, #1
 800614e:	f040 8090 	bne.w	8006272 <_printf_float+0x1e2>
 8006152:	f04f 30ff 	mov.w	r0, #4294967295
 8006156:	b00d      	add	sp, #52	; 0x34
 8006158:	ecbd 8b02 	vpop	{d8}
 800615c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006160:	4642      	mov	r2, r8
 8006162:	464b      	mov	r3, r9
 8006164:	4640      	mov	r0, r8
 8006166:	4649      	mov	r1, r9
 8006168:	f7fa fce0 	bl	8000b2c <__aeabi_dcmpun>
 800616c:	b140      	cbz	r0, 8006180 <_printf_float+0xf0>
 800616e:	464b      	mov	r3, r9
 8006170:	2b00      	cmp	r3, #0
 8006172:	bfbc      	itt	lt
 8006174:	232d      	movlt	r3, #45	; 0x2d
 8006176:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800617a:	487f      	ldr	r0, [pc, #508]	; (8006378 <_printf_float+0x2e8>)
 800617c:	4b7f      	ldr	r3, [pc, #508]	; (800637c <_printf_float+0x2ec>)
 800617e:	e7d1      	b.n	8006124 <_printf_float+0x94>
 8006180:	6863      	ldr	r3, [r4, #4]
 8006182:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006186:	9206      	str	r2, [sp, #24]
 8006188:	1c5a      	adds	r2, r3, #1
 800618a:	d13f      	bne.n	800620c <_printf_float+0x17c>
 800618c:	2306      	movs	r3, #6
 800618e:	6063      	str	r3, [r4, #4]
 8006190:	9b05      	ldr	r3, [sp, #20]
 8006192:	6861      	ldr	r1, [r4, #4]
 8006194:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006198:	2300      	movs	r3, #0
 800619a:	9303      	str	r3, [sp, #12]
 800619c:	ab0a      	add	r3, sp, #40	; 0x28
 800619e:	e9cd b301 	strd	fp, r3, [sp, #4]
 80061a2:	ab09      	add	r3, sp, #36	; 0x24
 80061a4:	ec49 8b10 	vmov	d0, r8, r9
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	6022      	str	r2, [r4, #0]
 80061ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80061b0:	4628      	mov	r0, r5
 80061b2:	f7ff fecd 	bl	8005f50 <__cvt>
 80061b6:	9b06      	ldr	r3, [sp, #24]
 80061b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061ba:	2b47      	cmp	r3, #71	; 0x47
 80061bc:	4680      	mov	r8, r0
 80061be:	d108      	bne.n	80061d2 <_printf_float+0x142>
 80061c0:	1cc8      	adds	r0, r1, #3
 80061c2:	db02      	blt.n	80061ca <_printf_float+0x13a>
 80061c4:	6863      	ldr	r3, [r4, #4]
 80061c6:	4299      	cmp	r1, r3
 80061c8:	dd41      	ble.n	800624e <_printf_float+0x1be>
 80061ca:	f1ab 0b02 	sub.w	fp, fp, #2
 80061ce:	fa5f fb8b 	uxtb.w	fp, fp
 80061d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061d6:	d820      	bhi.n	800621a <_printf_float+0x18a>
 80061d8:	3901      	subs	r1, #1
 80061da:	465a      	mov	r2, fp
 80061dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061e0:	9109      	str	r1, [sp, #36]	; 0x24
 80061e2:	f7ff ff17 	bl	8006014 <__exponent>
 80061e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061e8:	1813      	adds	r3, r2, r0
 80061ea:	2a01      	cmp	r2, #1
 80061ec:	4681      	mov	r9, r0
 80061ee:	6123      	str	r3, [r4, #16]
 80061f0:	dc02      	bgt.n	80061f8 <_printf_float+0x168>
 80061f2:	6822      	ldr	r2, [r4, #0]
 80061f4:	07d2      	lsls	r2, r2, #31
 80061f6:	d501      	bpl.n	80061fc <_printf_float+0x16c>
 80061f8:	3301      	adds	r3, #1
 80061fa:	6123      	str	r3, [r4, #16]
 80061fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006200:	2b00      	cmp	r3, #0
 8006202:	d09c      	beq.n	800613e <_printf_float+0xae>
 8006204:	232d      	movs	r3, #45	; 0x2d
 8006206:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800620a:	e798      	b.n	800613e <_printf_float+0xae>
 800620c:	9a06      	ldr	r2, [sp, #24]
 800620e:	2a47      	cmp	r2, #71	; 0x47
 8006210:	d1be      	bne.n	8006190 <_printf_float+0x100>
 8006212:	2b00      	cmp	r3, #0
 8006214:	d1bc      	bne.n	8006190 <_printf_float+0x100>
 8006216:	2301      	movs	r3, #1
 8006218:	e7b9      	b.n	800618e <_printf_float+0xfe>
 800621a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800621e:	d118      	bne.n	8006252 <_printf_float+0x1c2>
 8006220:	2900      	cmp	r1, #0
 8006222:	6863      	ldr	r3, [r4, #4]
 8006224:	dd0b      	ble.n	800623e <_printf_float+0x1ae>
 8006226:	6121      	str	r1, [r4, #16]
 8006228:	b913      	cbnz	r3, 8006230 <_printf_float+0x1a0>
 800622a:	6822      	ldr	r2, [r4, #0]
 800622c:	07d0      	lsls	r0, r2, #31
 800622e:	d502      	bpl.n	8006236 <_printf_float+0x1a6>
 8006230:	3301      	adds	r3, #1
 8006232:	440b      	add	r3, r1
 8006234:	6123      	str	r3, [r4, #16]
 8006236:	65a1      	str	r1, [r4, #88]	; 0x58
 8006238:	f04f 0900 	mov.w	r9, #0
 800623c:	e7de      	b.n	80061fc <_printf_float+0x16c>
 800623e:	b913      	cbnz	r3, 8006246 <_printf_float+0x1b6>
 8006240:	6822      	ldr	r2, [r4, #0]
 8006242:	07d2      	lsls	r2, r2, #31
 8006244:	d501      	bpl.n	800624a <_printf_float+0x1ba>
 8006246:	3302      	adds	r3, #2
 8006248:	e7f4      	b.n	8006234 <_printf_float+0x1a4>
 800624a:	2301      	movs	r3, #1
 800624c:	e7f2      	b.n	8006234 <_printf_float+0x1a4>
 800624e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006254:	4299      	cmp	r1, r3
 8006256:	db05      	blt.n	8006264 <_printf_float+0x1d4>
 8006258:	6823      	ldr	r3, [r4, #0]
 800625a:	6121      	str	r1, [r4, #16]
 800625c:	07d8      	lsls	r0, r3, #31
 800625e:	d5ea      	bpl.n	8006236 <_printf_float+0x1a6>
 8006260:	1c4b      	adds	r3, r1, #1
 8006262:	e7e7      	b.n	8006234 <_printf_float+0x1a4>
 8006264:	2900      	cmp	r1, #0
 8006266:	bfd4      	ite	le
 8006268:	f1c1 0202 	rsble	r2, r1, #2
 800626c:	2201      	movgt	r2, #1
 800626e:	4413      	add	r3, r2
 8006270:	e7e0      	b.n	8006234 <_printf_float+0x1a4>
 8006272:	6823      	ldr	r3, [r4, #0]
 8006274:	055a      	lsls	r2, r3, #21
 8006276:	d407      	bmi.n	8006288 <_printf_float+0x1f8>
 8006278:	6923      	ldr	r3, [r4, #16]
 800627a:	4642      	mov	r2, r8
 800627c:	4631      	mov	r1, r6
 800627e:	4628      	mov	r0, r5
 8006280:	47b8      	blx	r7
 8006282:	3001      	adds	r0, #1
 8006284:	d12c      	bne.n	80062e0 <_printf_float+0x250>
 8006286:	e764      	b.n	8006152 <_printf_float+0xc2>
 8006288:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800628c:	f240 80e0 	bls.w	8006450 <_printf_float+0x3c0>
 8006290:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006294:	2200      	movs	r2, #0
 8006296:	2300      	movs	r3, #0
 8006298:	f7fa fc16 	bl	8000ac8 <__aeabi_dcmpeq>
 800629c:	2800      	cmp	r0, #0
 800629e:	d034      	beq.n	800630a <_printf_float+0x27a>
 80062a0:	4a37      	ldr	r2, [pc, #220]	; (8006380 <_printf_float+0x2f0>)
 80062a2:	2301      	movs	r3, #1
 80062a4:	4631      	mov	r1, r6
 80062a6:	4628      	mov	r0, r5
 80062a8:	47b8      	blx	r7
 80062aa:	3001      	adds	r0, #1
 80062ac:	f43f af51 	beq.w	8006152 <_printf_float+0xc2>
 80062b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062b4:	429a      	cmp	r2, r3
 80062b6:	db02      	blt.n	80062be <_printf_float+0x22e>
 80062b8:	6823      	ldr	r3, [r4, #0]
 80062ba:	07d8      	lsls	r0, r3, #31
 80062bc:	d510      	bpl.n	80062e0 <_printf_float+0x250>
 80062be:	ee18 3a10 	vmov	r3, s16
 80062c2:	4652      	mov	r2, sl
 80062c4:	4631      	mov	r1, r6
 80062c6:	4628      	mov	r0, r5
 80062c8:	47b8      	blx	r7
 80062ca:	3001      	adds	r0, #1
 80062cc:	f43f af41 	beq.w	8006152 <_printf_float+0xc2>
 80062d0:	f04f 0800 	mov.w	r8, #0
 80062d4:	f104 091a 	add.w	r9, r4, #26
 80062d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062da:	3b01      	subs	r3, #1
 80062dc:	4543      	cmp	r3, r8
 80062de:	dc09      	bgt.n	80062f4 <_printf_float+0x264>
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	079b      	lsls	r3, r3, #30
 80062e4:	f100 8105 	bmi.w	80064f2 <_printf_float+0x462>
 80062e8:	68e0      	ldr	r0, [r4, #12]
 80062ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062ec:	4298      	cmp	r0, r3
 80062ee:	bfb8      	it	lt
 80062f0:	4618      	movlt	r0, r3
 80062f2:	e730      	b.n	8006156 <_printf_float+0xc6>
 80062f4:	2301      	movs	r3, #1
 80062f6:	464a      	mov	r2, r9
 80062f8:	4631      	mov	r1, r6
 80062fa:	4628      	mov	r0, r5
 80062fc:	47b8      	blx	r7
 80062fe:	3001      	adds	r0, #1
 8006300:	f43f af27 	beq.w	8006152 <_printf_float+0xc2>
 8006304:	f108 0801 	add.w	r8, r8, #1
 8006308:	e7e6      	b.n	80062d8 <_printf_float+0x248>
 800630a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800630c:	2b00      	cmp	r3, #0
 800630e:	dc39      	bgt.n	8006384 <_printf_float+0x2f4>
 8006310:	4a1b      	ldr	r2, [pc, #108]	; (8006380 <_printf_float+0x2f0>)
 8006312:	2301      	movs	r3, #1
 8006314:	4631      	mov	r1, r6
 8006316:	4628      	mov	r0, r5
 8006318:	47b8      	blx	r7
 800631a:	3001      	adds	r0, #1
 800631c:	f43f af19 	beq.w	8006152 <_printf_float+0xc2>
 8006320:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006324:	4313      	orrs	r3, r2
 8006326:	d102      	bne.n	800632e <_printf_float+0x29e>
 8006328:	6823      	ldr	r3, [r4, #0]
 800632a:	07d9      	lsls	r1, r3, #31
 800632c:	d5d8      	bpl.n	80062e0 <_printf_float+0x250>
 800632e:	ee18 3a10 	vmov	r3, s16
 8006332:	4652      	mov	r2, sl
 8006334:	4631      	mov	r1, r6
 8006336:	4628      	mov	r0, r5
 8006338:	47b8      	blx	r7
 800633a:	3001      	adds	r0, #1
 800633c:	f43f af09 	beq.w	8006152 <_printf_float+0xc2>
 8006340:	f04f 0900 	mov.w	r9, #0
 8006344:	f104 0a1a 	add.w	sl, r4, #26
 8006348:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800634a:	425b      	negs	r3, r3
 800634c:	454b      	cmp	r3, r9
 800634e:	dc01      	bgt.n	8006354 <_printf_float+0x2c4>
 8006350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006352:	e792      	b.n	800627a <_printf_float+0x1ea>
 8006354:	2301      	movs	r3, #1
 8006356:	4652      	mov	r2, sl
 8006358:	4631      	mov	r1, r6
 800635a:	4628      	mov	r0, r5
 800635c:	47b8      	blx	r7
 800635e:	3001      	adds	r0, #1
 8006360:	f43f aef7 	beq.w	8006152 <_printf_float+0xc2>
 8006364:	f109 0901 	add.w	r9, r9, #1
 8006368:	e7ee      	b.n	8006348 <_printf_float+0x2b8>
 800636a:	bf00      	nop
 800636c:	7fefffff 	.word	0x7fefffff
 8006370:	0800b7a0 	.word	0x0800b7a0
 8006374:	0800b7a4 	.word	0x0800b7a4
 8006378:	0800b7ac 	.word	0x0800b7ac
 800637c:	0800b7a8 	.word	0x0800b7a8
 8006380:	0800bc09 	.word	0x0800bc09
 8006384:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006386:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006388:	429a      	cmp	r2, r3
 800638a:	bfa8      	it	ge
 800638c:	461a      	movge	r2, r3
 800638e:	2a00      	cmp	r2, #0
 8006390:	4691      	mov	r9, r2
 8006392:	dc37      	bgt.n	8006404 <_printf_float+0x374>
 8006394:	f04f 0b00 	mov.w	fp, #0
 8006398:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800639c:	f104 021a 	add.w	r2, r4, #26
 80063a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063a2:	9305      	str	r3, [sp, #20]
 80063a4:	eba3 0309 	sub.w	r3, r3, r9
 80063a8:	455b      	cmp	r3, fp
 80063aa:	dc33      	bgt.n	8006414 <_printf_float+0x384>
 80063ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063b0:	429a      	cmp	r2, r3
 80063b2:	db3b      	blt.n	800642c <_printf_float+0x39c>
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	07da      	lsls	r2, r3, #31
 80063b8:	d438      	bmi.n	800642c <_printf_float+0x39c>
 80063ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063bc:	9a05      	ldr	r2, [sp, #20]
 80063be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063c0:	1a9a      	subs	r2, r3, r2
 80063c2:	eba3 0901 	sub.w	r9, r3, r1
 80063c6:	4591      	cmp	r9, r2
 80063c8:	bfa8      	it	ge
 80063ca:	4691      	movge	r9, r2
 80063cc:	f1b9 0f00 	cmp.w	r9, #0
 80063d0:	dc35      	bgt.n	800643e <_printf_float+0x3ae>
 80063d2:	f04f 0800 	mov.w	r8, #0
 80063d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063da:	f104 0a1a 	add.w	sl, r4, #26
 80063de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063e2:	1a9b      	subs	r3, r3, r2
 80063e4:	eba3 0309 	sub.w	r3, r3, r9
 80063e8:	4543      	cmp	r3, r8
 80063ea:	f77f af79 	ble.w	80062e0 <_printf_float+0x250>
 80063ee:	2301      	movs	r3, #1
 80063f0:	4652      	mov	r2, sl
 80063f2:	4631      	mov	r1, r6
 80063f4:	4628      	mov	r0, r5
 80063f6:	47b8      	blx	r7
 80063f8:	3001      	adds	r0, #1
 80063fa:	f43f aeaa 	beq.w	8006152 <_printf_float+0xc2>
 80063fe:	f108 0801 	add.w	r8, r8, #1
 8006402:	e7ec      	b.n	80063de <_printf_float+0x34e>
 8006404:	4613      	mov	r3, r2
 8006406:	4631      	mov	r1, r6
 8006408:	4642      	mov	r2, r8
 800640a:	4628      	mov	r0, r5
 800640c:	47b8      	blx	r7
 800640e:	3001      	adds	r0, #1
 8006410:	d1c0      	bne.n	8006394 <_printf_float+0x304>
 8006412:	e69e      	b.n	8006152 <_printf_float+0xc2>
 8006414:	2301      	movs	r3, #1
 8006416:	4631      	mov	r1, r6
 8006418:	4628      	mov	r0, r5
 800641a:	9205      	str	r2, [sp, #20]
 800641c:	47b8      	blx	r7
 800641e:	3001      	adds	r0, #1
 8006420:	f43f ae97 	beq.w	8006152 <_printf_float+0xc2>
 8006424:	9a05      	ldr	r2, [sp, #20]
 8006426:	f10b 0b01 	add.w	fp, fp, #1
 800642a:	e7b9      	b.n	80063a0 <_printf_float+0x310>
 800642c:	ee18 3a10 	vmov	r3, s16
 8006430:	4652      	mov	r2, sl
 8006432:	4631      	mov	r1, r6
 8006434:	4628      	mov	r0, r5
 8006436:	47b8      	blx	r7
 8006438:	3001      	adds	r0, #1
 800643a:	d1be      	bne.n	80063ba <_printf_float+0x32a>
 800643c:	e689      	b.n	8006152 <_printf_float+0xc2>
 800643e:	9a05      	ldr	r2, [sp, #20]
 8006440:	464b      	mov	r3, r9
 8006442:	4442      	add	r2, r8
 8006444:	4631      	mov	r1, r6
 8006446:	4628      	mov	r0, r5
 8006448:	47b8      	blx	r7
 800644a:	3001      	adds	r0, #1
 800644c:	d1c1      	bne.n	80063d2 <_printf_float+0x342>
 800644e:	e680      	b.n	8006152 <_printf_float+0xc2>
 8006450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006452:	2a01      	cmp	r2, #1
 8006454:	dc01      	bgt.n	800645a <_printf_float+0x3ca>
 8006456:	07db      	lsls	r3, r3, #31
 8006458:	d538      	bpl.n	80064cc <_printf_float+0x43c>
 800645a:	2301      	movs	r3, #1
 800645c:	4642      	mov	r2, r8
 800645e:	4631      	mov	r1, r6
 8006460:	4628      	mov	r0, r5
 8006462:	47b8      	blx	r7
 8006464:	3001      	adds	r0, #1
 8006466:	f43f ae74 	beq.w	8006152 <_printf_float+0xc2>
 800646a:	ee18 3a10 	vmov	r3, s16
 800646e:	4652      	mov	r2, sl
 8006470:	4631      	mov	r1, r6
 8006472:	4628      	mov	r0, r5
 8006474:	47b8      	blx	r7
 8006476:	3001      	adds	r0, #1
 8006478:	f43f ae6b 	beq.w	8006152 <_printf_float+0xc2>
 800647c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006480:	2200      	movs	r2, #0
 8006482:	2300      	movs	r3, #0
 8006484:	f7fa fb20 	bl	8000ac8 <__aeabi_dcmpeq>
 8006488:	b9d8      	cbnz	r0, 80064c2 <_printf_float+0x432>
 800648a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800648c:	f108 0201 	add.w	r2, r8, #1
 8006490:	3b01      	subs	r3, #1
 8006492:	4631      	mov	r1, r6
 8006494:	4628      	mov	r0, r5
 8006496:	47b8      	blx	r7
 8006498:	3001      	adds	r0, #1
 800649a:	d10e      	bne.n	80064ba <_printf_float+0x42a>
 800649c:	e659      	b.n	8006152 <_printf_float+0xc2>
 800649e:	2301      	movs	r3, #1
 80064a0:	4652      	mov	r2, sl
 80064a2:	4631      	mov	r1, r6
 80064a4:	4628      	mov	r0, r5
 80064a6:	47b8      	blx	r7
 80064a8:	3001      	adds	r0, #1
 80064aa:	f43f ae52 	beq.w	8006152 <_printf_float+0xc2>
 80064ae:	f108 0801 	add.w	r8, r8, #1
 80064b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064b4:	3b01      	subs	r3, #1
 80064b6:	4543      	cmp	r3, r8
 80064b8:	dcf1      	bgt.n	800649e <_printf_float+0x40e>
 80064ba:	464b      	mov	r3, r9
 80064bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80064c0:	e6dc      	b.n	800627c <_printf_float+0x1ec>
 80064c2:	f04f 0800 	mov.w	r8, #0
 80064c6:	f104 0a1a 	add.w	sl, r4, #26
 80064ca:	e7f2      	b.n	80064b2 <_printf_float+0x422>
 80064cc:	2301      	movs	r3, #1
 80064ce:	4642      	mov	r2, r8
 80064d0:	e7df      	b.n	8006492 <_printf_float+0x402>
 80064d2:	2301      	movs	r3, #1
 80064d4:	464a      	mov	r2, r9
 80064d6:	4631      	mov	r1, r6
 80064d8:	4628      	mov	r0, r5
 80064da:	47b8      	blx	r7
 80064dc:	3001      	adds	r0, #1
 80064de:	f43f ae38 	beq.w	8006152 <_printf_float+0xc2>
 80064e2:	f108 0801 	add.w	r8, r8, #1
 80064e6:	68e3      	ldr	r3, [r4, #12]
 80064e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064ea:	1a5b      	subs	r3, r3, r1
 80064ec:	4543      	cmp	r3, r8
 80064ee:	dcf0      	bgt.n	80064d2 <_printf_float+0x442>
 80064f0:	e6fa      	b.n	80062e8 <_printf_float+0x258>
 80064f2:	f04f 0800 	mov.w	r8, #0
 80064f6:	f104 0919 	add.w	r9, r4, #25
 80064fa:	e7f4      	b.n	80064e6 <_printf_float+0x456>

080064fc <_printf_common>:
 80064fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006500:	4616      	mov	r6, r2
 8006502:	4699      	mov	r9, r3
 8006504:	688a      	ldr	r2, [r1, #8]
 8006506:	690b      	ldr	r3, [r1, #16]
 8006508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800650c:	4293      	cmp	r3, r2
 800650e:	bfb8      	it	lt
 8006510:	4613      	movlt	r3, r2
 8006512:	6033      	str	r3, [r6, #0]
 8006514:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006518:	4607      	mov	r7, r0
 800651a:	460c      	mov	r4, r1
 800651c:	b10a      	cbz	r2, 8006522 <_printf_common+0x26>
 800651e:	3301      	adds	r3, #1
 8006520:	6033      	str	r3, [r6, #0]
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	0699      	lsls	r1, r3, #26
 8006526:	bf42      	ittt	mi
 8006528:	6833      	ldrmi	r3, [r6, #0]
 800652a:	3302      	addmi	r3, #2
 800652c:	6033      	strmi	r3, [r6, #0]
 800652e:	6825      	ldr	r5, [r4, #0]
 8006530:	f015 0506 	ands.w	r5, r5, #6
 8006534:	d106      	bne.n	8006544 <_printf_common+0x48>
 8006536:	f104 0a19 	add.w	sl, r4, #25
 800653a:	68e3      	ldr	r3, [r4, #12]
 800653c:	6832      	ldr	r2, [r6, #0]
 800653e:	1a9b      	subs	r3, r3, r2
 8006540:	42ab      	cmp	r3, r5
 8006542:	dc26      	bgt.n	8006592 <_printf_common+0x96>
 8006544:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006548:	1e13      	subs	r3, r2, #0
 800654a:	6822      	ldr	r2, [r4, #0]
 800654c:	bf18      	it	ne
 800654e:	2301      	movne	r3, #1
 8006550:	0692      	lsls	r2, r2, #26
 8006552:	d42b      	bmi.n	80065ac <_printf_common+0xb0>
 8006554:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006558:	4649      	mov	r1, r9
 800655a:	4638      	mov	r0, r7
 800655c:	47c0      	blx	r8
 800655e:	3001      	adds	r0, #1
 8006560:	d01e      	beq.n	80065a0 <_printf_common+0xa4>
 8006562:	6823      	ldr	r3, [r4, #0]
 8006564:	68e5      	ldr	r5, [r4, #12]
 8006566:	6832      	ldr	r2, [r6, #0]
 8006568:	f003 0306 	and.w	r3, r3, #6
 800656c:	2b04      	cmp	r3, #4
 800656e:	bf08      	it	eq
 8006570:	1aad      	subeq	r5, r5, r2
 8006572:	68a3      	ldr	r3, [r4, #8]
 8006574:	6922      	ldr	r2, [r4, #16]
 8006576:	bf0c      	ite	eq
 8006578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800657c:	2500      	movne	r5, #0
 800657e:	4293      	cmp	r3, r2
 8006580:	bfc4      	itt	gt
 8006582:	1a9b      	subgt	r3, r3, r2
 8006584:	18ed      	addgt	r5, r5, r3
 8006586:	2600      	movs	r6, #0
 8006588:	341a      	adds	r4, #26
 800658a:	42b5      	cmp	r5, r6
 800658c:	d11a      	bne.n	80065c4 <_printf_common+0xc8>
 800658e:	2000      	movs	r0, #0
 8006590:	e008      	b.n	80065a4 <_printf_common+0xa8>
 8006592:	2301      	movs	r3, #1
 8006594:	4652      	mov	r2, sl
 8006596:	4649      	mov	r1, r9
 8006598:	4638      	mov	r0, r7
 800659a:	47c0      	blx	r8
 800659c:	3001      	adds	r0, #1
 800659e:	d103      	bne.n	80065a8 <_printf_common+0xac>
 80065a0:	f04f 30ff 	mov.w	r0, #4294967295
 80065a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a8:	3501      	adds	r5, #1
 80065aa:	e7c6      	b.n	800653a <_printf_common+0x3e>
 80065ac:	18e1      	adds	r1, r4, r3
 80065ae:	1c5a      	adds	r2, r3, #1
 80065b0:	2030      	movs	r0, #48	; 0x30
 80065b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065b6:	4422      	add	r2, r4
 80065b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065c0:	3302      	adds	r3, #2
 80065c2:	e7c7      	b.n	8006554 <_printf_common+0x58>
 80065c4:	2301      	movs	r3, #1
 80065c6:	4622      	mov	r2, r4
 80065c8:	4649      	mov	r1, r9
 80065ca:	4638      	mov	r0, r7
 80065cc:	47c0      	blx	r8
 80065ce:	3001      	adds	r0, #1
 80065d0:	d0e6      	beq.n	80065a0 <_printf_common+0xa4>
 80065d2:	3601      	adds	r6, #1
 80065d4:	e7d9      	b.n	800658a <_printf_common+0x8e>
	...

080065d8 <_printf_i>:
 80065d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065dc:	7e0f      	ldrb	r7, [r1, #24]
 80065de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065e0:	2f78      	cmp	r7, #120	; 0x78
 80065e2:	4691      	mov	r9, r2
 80065e4:	4680      	mov	r8, r0
 80065e6:	460c      	mov	r4, r1
 80065e8:	469a      	mov	sl, r3
 80065ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065ee:	d807      	bhi.n	8006600 <_printf_i+0x28>
 80065f0:	2f62      	cmp	r7, #98	; 0x62
 80065f2:	d80a      	bhi.n	800660a <_printf_i+0x32>
 80065f4:	2f00      	cmp	r7, #0
 80065f6:	f000 80d8 	beq.w	80067aa <_printf_i+0x1d2>
 80065fa:	2f58      	cmp	r7, #88	; 0x58
 80065fc:	f000 80a3 	beq.w	8006746 <_printf_i+0x16e>
 8006600:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006604:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006608:	e03a      	b.n	8006680 <_printf_i+0xa8>
 800660a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800660e:	2b15      	cmp	r3, #21
 8006610:	d8f6      	bhi.n	8006600 <_printf_i+0x28>
 8006612:	a101      	add	r1, pc, #4	; (adr r1, 8006618 <_printf_i+0x40>)
 8006614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006618:	08006671 	.word	0x08006671
 800661c:	08006685 	.word	0x08006685
 8006620:	08006601 	.word	0x08006601
 8006624:	08006601 	.word	0x08006601
 8006628:	08006601 	.word	0x08006601
 800662c:	08006601 	.word	0x08006601
 8006630:	08006685 	.word	0x08006685
 8006634:	08006601 	.word	0x08006601
 8006638:	08006601 	.word	0x08006601
 800663c:	08006601 	.word	0x08006601
 8006640:	08006601 	.word	0x08006601
 8006644:	08006791 	.word	0x08006791
 8006648:	080066b5 	.word	0x080066b5
 800664c:	08006773 	.word	0x08006773
 8006650:	08006601 	.word	0x08006601
 8006654:	08006601 	.word	0x08006601
 8006658:	080067b3 	.word	0x080067b3
 800665c:	08006601 	.word	0x08006601
 8006660:	080066b5 	.word	0x080066b5
 8006664:	08006601 	.word	0x08006601
 8006668:	08006601 	.word	0x08006601
 800666c:	0800677b 	.word	0x0800677b
 8006670:	682b      	ldr	r3, [r5, #0]
 8006672:	1d1a      	adds	r2, r3, #4
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	602a      	str	r2, [r5, #0]
 8006678:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800667c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006680:	2301      	movs	r3, #1
 8006682:	e0a3      	b.n	80067cc <_printf_i+0x1f4>
 8006684:	6820      	ldr	r0, [r4, #0]
 8006686:	6829      	ldr	r1, [r5, #0]
 8006688:	0606      	lsls	r6, r0, #24
 800668a:	f101 0304 	add.w	r3, r1, #4
 800668e:	d50a      	bpl.n	80066a6 <_printf_i+0xce>
 8006690:	680e      	ldr	r6, [r1, #0]
 8006692:	602b      	str	r3, [r5, #0]
 8006694:	2e00      	cmp	r6, #0
 8006696:	da03      	bge.n	80066a0 <_printf_i+0xc8>
 8006698:	232d      	movs	r3, #45	; 0x2d
 800669a:	4276      	negs	r6, r6
 800669c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066a0:	485e      	ldr	r0, [pc, #376]	; (800681c <_printf_i+0x244>)
 80066a2:	230a      	movs	r3, #10
 80066a4:	e019      	b.n	80066da <_printf_i+0x102>
 80066a6:	680e      	ldr	r6, [r1, #0]
 80066a8:	602b      	str	r3, [r5, #0]
 80066aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066ae:	bf18      	it	ne
 80066b0:	b236      	sxthne	r6, r6
 80066b2:	e7ef      	b.n	8006694 <_printf_i+0xbc>
 80066b4:	682b      	ldr	r3, [r5, #0]
 80066b6:	6820      	ldr	r0, [r4, #0]
 80066b8:	1d19      	adds	r1, r3, #4
 80066ba:	6029      	str	r1, [r5, #0]
 80066bc:	0601      	lsls	r1, r0, #24
 80066be:	d501      	bpl.n	80066c4 <_printf_i+0xec>
 80066c0:	681e      	ldr	r6, [r3, #0]
 80066c2:	e002      	b.n	80066ca <_printf_i+0xf2>
 80066c4:	0646      	lsls	r6, r0, #25
 80066c6:	d5fb      	bpl.n	80066c0 <_printf_i+0xe8>
 80066c8:	881e      	ldrh	r6, [r3, #0]
 80066ca:	4854      	ldr	r0, [pc, #336]	; (800681c <_printf_i+0x244>)
 80066cc:	2f6f      	cmp	r7, #111	; 0x6f
 80066ce:	bf0c      	ite	eq
 80066d0:	2308      	moveq	r3, #8
 80066d2:	230a      	movne	r3, #10
 80066d4:	2100      	movs	r1, #0
 80066d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066da:	6865      	ldr	r5, [r4, #4]
 80066dc:	60a5      	str	r5, [r4, #8]
 80066de:	2d00      	cmp	r5, #0
 80066e0:	bfa2      	ittt	ge
 80066e2:	6821      	ldrge	r1, [r4, #0]
 80066e4:	f021 0104 	bicge.w	r1, r1, #4
 80066e8:	6021      	strge	r1, [r4, #0]
 80066ea:	b90e      	cbnz	r6, 80066f0 <_printf_i+0x118>
 80066ec:	2d00      	cmp	r5, #0
 80066ee:	d04d      	beq.n	800678c <_printf_i+0x1b4>
 80066f0:	4615      	mov	r5, r2
 80066f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80066f6:	fb03 6711 	mls	r7, r3, r1, r6
 80066fa:	5dc7      	ldrb	r7, [r0, r7]
 80066fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006700:	4637      	mov	r7, r6
 8006702:	42bb      	cmp	r3, r7
 8006704:	460e      	mov	r6, r1
 8006706:	d9f4      	bls.n	80066f2 <_printf_i+0x11a>
 8006708:	2b08      	cmp	r3, #8
 800670a:	d10b      	bne.n	8006724 <_printf_i+0x14c>
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	07de      	lsls	r6, r3, #31
 8006710:	d508      	bpl.n	8006724 <_printf_i+0x14c>
 8006712:	6923      	ldr	r3, [r4, #16]
 8006714:	6861      	ldr	r1, [r4, #4]
 8006716:	4299      	cmp	r1, r3
 8006718:	bfde      	ittt	le
 800671a:	2330      	movle	r3, #48	; 0x30
 800671c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006720:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006724:	1b52      	subs	r2, r2, r5
 8006726:	6122      	str	r2, [r4, #16]
 8006728:	f8cd a000 	str.w	sl, [sp]
 800672c:	464b      	mov	r3, r9
 800672e:	aa03      	add	r2, sp, #12
 8006730:	4621      	mov	r1, r4
 8006732:	4640      	mov	r0, r8
 8006734:	f7ff fee2 	bl	80064fc <_printf_common>
 8006738:	3001      	adds	r0, #1
 800673a:	d14c      	bne.n	80067d6 <_printf_i+0x1fe>
 800673c:	f04f 30ff 	mov.w	r0, #4294967295
 8006740:	b004      	add	sp, #16
 8006742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006746:	4835      	ldr	r0, [pc, #212]	; (800681c <_printf_i+0x244>)
 8006748:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800674c:	6829      	ldr	r1, [r5, #0]
 800674e:	6823      	ldr	r3, [r4, #0]
 8006750:	f851 6b04 	ldr.w	r6, [r1], #4
 8006754:	6029      	str	r1, [r5, #0]
 8006756:	061d      	lsls	r5, r3, #24
 8006758:	d514      	bpl.n	8006784 <_printf_i+0x1ac>
 800675a:	07df      	lsls	r7, r3, #31
 800675c:	bf44      	itt	mi
 800675e:	f043 0320 	orrmi.w	r3, r3, #32
 8006762:	6023      	strmi	r3, [r4, #0]
 8006764:	b91e      	cbnz	r6, 800676e <_printf_i+0x196>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	f023 0320 	bic.w	r3, r3, #32
 800676c:	6023      	str	r3, [r4, #0]
 800676e:	2310      	movs	r3, #16
 8006770:	e7b0      	b.n	80066d4 <_printf_i+0xfc>
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	f043 0320 	orr.w	r3, r3, #32
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	2378      	movs	r3, #120	; 0x78
 800677c:	4828      	ldr	r0, [pc, #160]	; (8006820 <_printf_i+0x248>)
 800677e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006782:	e7e3      	b.n	800674c <_printf_i+0x174>
 8006784:	0659      	lsls	r1, r3, #25
 8006786:	bf48      	it	mi
 8006788:	b2b6      	uxthmi	r6, r6
 800678a:	e7e6      	b.n	800675a <_printf_i+0x182>
 800678c:	4615      	mov	r5, r2
 800678e:	e7bb      	b.n	8006708 <_printf_i+0x130>
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	6826      	ldr	r6, [r4, #0]
 8006794:	6961      	ldr	r1, [r4, #20]
 8006796:	1d18      	adds	r0, r3, #4
 8006798:	6028      	str	r0, [r5, #0]
 800679a:	0635      	lsls	r5, r6, #24
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	d501      	bpl.n	80067a4 <_printf_i+0x1cc>
 80067a0:	6019      	str	r1, [r3, #0]
 80067a2:	e002      	b.n	80067aa <_printf_i+0x1d2>
 80067a4:	0670      	lsls	r0, r6, #25
 80067a6:	d5fb      	bpl.n	80067a0 <_printf_i+0x1c8>
 80067a8:	8019      	strh	r1, [r3, #0]
 80067aa:	2300      	movs	r3, #0
 80067ac:	6123      	str	r3, [r4, #16]
 80067ae:	4615      	mov	r5, r2
 80067b0:	e7ba      	b.n	8006728 <_printf_i+0x150>
 80067b2:	682b      	ldr	r3, [r5, #0]
 80067b4:	1d1a      	adds	r2, r3, #4
 80067b6:	602a      	str	r2, [r5, #0]
 80067b8:	681d      	ldr	r5, [r3, #0]
 80067ba:	6862      	ldr	r2, [r4, #4]
 80067bc:	2100      	movs	r1, #0
 80067be:	4628      	mov	r0, r5
 80067c0:	f7f9 fd0e 	bl	80001e0 <memchr>
 80067c4:	b108      	cbz	r0, 80067ca <_printf_i+0x1f2>
 80067c6:	1b40      	subs	r0, r0, r5
 80067c8:	6060      	str	r0, [r4, #4]
 80067ca:	6863      	ldr	r3, [r4, #4]
 80067cc:	6123      	str	r3, [r4, #16]
 80067ce:	2300      	movs	r3, #0
 80067d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067d4:	e7a8      	b.n	8006728 <_printf_i+0x150>
 80067d6:	6923      	ldr	r3, [r4, #16]
 80067d8:	462a      	mov	r2, r5
 80067da:	4649      	mov	r1, r9
 80067dc:	4640      	mov	r0, r8
 80067de:	47d0      	blx	sl
 80067e0:	3001      	adds	r0, #1
 80067e2:	d0ab      	beq.n	800673c <_printf_i+0x164>
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	079b      	lsls	r3, r3, #30
 80067e8:	d413      	bmi.n	8006812 <_printf_i+0x23a>
 80067ea:	68e0      	ldr	r0, [r4, #12]
 80067ec:	9b03      	ldr	r3, [sp, #12]
 80067ee:	4298      	cmp	r0, r3
 80067f0:	bfb8      	it	lt
 80067f2:	4618      	movlt	r0, r3
 80067f4:	e7a4      	b.n	8006740 <_printf_i+0x168>
 80067f6:	2301      	movs	r3, #1
 80067f8:	4632      	mov	r2, r6
 80067fa:	4649      	mov	r1, r9
 80067fc:	4640      	mov	r0, r8
 80067fe:	47d0      	blx	sl
 8006800:	3001      	adds	r0, #1
 8006802:	d09b      	beq.n	800673c <_printf_i+0x164>
 8006804:	3501      	adds	r5, #1
 8006806:	68e3      	ldr	r3, [r4, #12]
 8006808:	9903      	ldr	r1, [sp, #12]
 800680a:	1a5b      	subs	r3, r3, r1
 800680c:	42ab      	cmp	r3, r5
 800680e:	dcf2      	bgt.n	80067f6 <_printf_i+0x21e>
 8006810:	e7eb      	b.n	80067ea <_printf_i+0x212>
 8006812:	2500      	movs	r5, #0
 8006814:	f104 0619 	add.w	r6, r4, #25
 8006818:	e7f5      	b.n	8006806 <_printf_i+0x22e>
 800681a:	bf00      	nop
 800681c:	0800b7b0 	.word	0x0800b7b0
 8006820:	0800b7c1 	.word	0x0800b7c1

08006824 <_scanf_float>:
 8006824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006828:	b087      	sub	sp, #28
 800682a:	4617      	mov	r7, r2
 800682c:	9303      	str	r3, [sp, #12]
 800682e:	688b      	ldr	r3, [r1, #8]
 8006830:	1e5a      	subs	r2, r3, #1
 8006832:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006836:	bf83      	ittte	hi
 8006838:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800683c:	195b      	addhi	r3, r3, r5
 800683e:	9302      	strhi	r3, [sp, #8]
 8006840:	2300      	movls	r3, #0
 8006842:	bf86      	itte	hi
 8006844:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006848:	608b      	strhi	r3, [r1, #8]
 800684a:	9302      	strls	r3, [sp, #8]
 800684c:	680b      	ldr	r3, [r1, #0]
 800684e:	468b      	mov	fp, r1
 8006850:	2500      	movs	r5, #0
 8006852:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006856:	f84b 3b1c 	str.w	r3, [fp], #28
 800685a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800685e:	4680      	mov	r8, r0
 8006860:	460c      	mov	r4, r1
 8006862:	465e      	mov	r6, fp
 8006864:	46aa      	mov	sl, r5
 8006866:	46a9      	mov	r9, r5
 8006868:	9501      	str	r5, [sp, #4]
 800686a:	68a2      	ldr	r2, [r4, #8]
 800686c:	b152      	cbz	r2, 8006884 <_scanf_float+0x60>
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	2b4e      	cmp	r3, #78	; 0x4e
 8006874:	d864      	bhi.n	8006940 <_scanf_float+0x11c>
 8006876:	2b40      	cmp	r3, #64	; 0x40
 8006878:	d83c      	bhi.n	80068f4 <_scanf_float+0xd0>
 800687a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800687e:	b2c8      	uxtb	r0, r1
 8006880:	280e      	cmp	r0, #14
 8006882:	d93a      	bls.n	80068fa <_scanf_float+0xd6>
 8006884:	f1b9 0f00 	cmp.w	r9, #0
 8006888:	d003      	beq.n	8006892 <_scanf_float+0x6e>
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006890:	6023      	str	r3, [r4, #0]
 8006892:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006896:	f1ba 0f01 	cmp.w	sl, #1
 800689a:	f200 8113 	bhi.w	8006ac4 <_scanf_float+0x2a0>
 800689e:	455e      	cmp	r6, fp
 80068a0:	f200 8105 	bhi.w	8006aae <_scanf_float+0x28a>
 80068a4:	2501      	movs	r5, #1
 80068a6:	4628      	mov	r0, r5
 80068a8:	b007      	add	sp, #28
 80068aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80068b2:	2a0d      	cmp	r2, #13
 80068b4:	d8e6      	bhi.n	8006884 <_scanf_float+0x60>
 80068b6:	a101      	add	r1, pc, #4	; (adr r1, 80068bc <_scanf_float+0x98>)
 80068b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80068bc:	080069fb 	.word	0x080069fb
 80068c0:	08006885 	.word	0x08006885
 80068c4:	08006885 	.word	0x08006885
 80068c8:	08006885 	.word	0x08006885
 80068cc:	08006a5b 	.word	0x08006a5b
 80068d0:	08006a33 	.word	0x08006a33
 80068d4:	08006885 	.word	0x08006885
 80068d8:	08006885 	.word	0x08006885
 80068dc:	08006a09 	.word	0x08006a09
 80068e0:	08006885 	.word	0x08006885
 80068e4:	08006885 	.word	0x08006885
 80068e8:	08006885 	.word	0x08006885
 80068ec:	08006885 	.word	0x08006885
 80068f0:	080069c1 	.word	0x080069c1
 80068f4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80068f8:	e7db      	b.n	80068b2 <_scanf_float+0x8e>
 80068fa:	290e      	cmp	r1, #14
 80068fc:	d8c2      	bhi.n	8006884 <_scanf_float+0x60>
 80068fe:	a001      	add	r0, pc, #4	; (adr r0, 8006904 <_scanf_float+0xe0>)
 8006900:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006904:	080069b3 	.word	0x080069b3
 8006908:	08006885 	.word	0x08006885
 800690c:	080069b3 	.word	0x080069b3
 8006910:	08006a47 	.word	0x08006a47
 8006914:	08006885 	.word	0x08006885
 8006918:	08006961 	.word	0x08006961
 800691c:	0800699d 	.word	0x0800699d
 8006920:	0800699d 	.word	0x0800699d
 8006924:	0800699d 	.word	0x0800699d
 8006928:	0800699d 	.word	0x0800699d
 800692c:	0800699d 	.word	0x0800699d
 8006930:	0800699d 	.word	0x0800699d
 8006934:	0800699d 	.word	0x0800699d
 8006938:	0800699d 	.word	0x0800699d
 800693c:	0800699d 	.word	0x0800699d
 8006940:	2b6e      	cmp	r3, #110	; 0x6e
 8006942:	d809      	bhi.n	8006958 <_scanf_float+0x134>
 8006944:	2b60      	cmp	r3, #96	; 0x60
 8006946:	d8b2      	bhi.n	80068ae <_scanf_float+0x8a>
 8006948:	2b54      	cmp	r3, #84	; 0x54
 800694a:	d077      	beq.n	8006a3c <_scanf_float+0x218>
 800694c:	2b59      	cmp	r3, #89	; 0x59
 800694e:	d199      	bne.n	8006884 <_scanf_float+0x60>
 8006950:	2d07      	cmp	r5, #7
 8006952:	d197      	bne.n	8006884 <_scanf_float+0x60>
 8006954:	2508      	movs	r5, #8
 8006956:	e029      	b.n	80069ac <_scanf_float+0x188>
 8006958:	2b74      	cmp	r3, #116	; 0x74
 800695a:	d06f      	beq.n	8006a3c <_scanf_float+0x218>
 800695c:	2b79      	cmp	r3, #121	; 0x79
 800695e:	e7f6      	b.n	800694e <_scanf_float+0x12a>
 8006960:	6821      	ldr	r1, [r4, #0]
 8006962:	05c8      	lsls	r0, r1, #23
 8006964:	d51a      	bpl.n	800699c <_scanf_float+0x178>
 8006966:	9b02      	ldr	r3, [sp, #8]
 8006968:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800696c:	6021      	str	r1, [r4, #0]
 800696e:	f109 0901 	add.w	r9, r9, #1
 8006972:	b11b      	cbz	r3, 800697c <_scanf_float+0x158>
 8006974:	3b01      	subs	r3, #1
 8006976:	3201      	adds	r2, #1
 8006978:	9302      	str	r3, [sp, #8]
 800697a:	60a2      	str	r2, [r4, #8]
 800697c:	68a3      	ldr	r3, [r4, #8]
 800697e:	3b01      	subs	r3, #1
 8006980:	60a3      	str	r3, [r4, #8]
 8006982:	6923      	ldr	r3, [r4, #16]
 8006984:	3301      	adds	r3, #1
 8006986:	6123      	str	r3, [r4, #16]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	3b01      	subs	r3, #1
 800698c:	2b00      	cmp	r3, #0
 800698e:	607b      	str	r3, [r7, #4]
 8006990:	f340 8084 	ble.w	8006a9c <_scanf_float+0x278>
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	3301      	adds	r3, #1
 8006998:	603b      	str	r3, [r7, #0]
 800699a:	e766      	b.n	800686a <_scanf_float+0x46>
 800699c:	eb1a 0f05 	cmn.w	sl, r5
 80069a0:	f47f af70 	bne.w	8006884 <_scanf_float+0x60>
 80069a4:	6822      	ldr	r2, [r4, #0]
 80069a6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80069aa:	6022      	str	r2, [r4, #0]
 80069ac:	f806 3b01 	strb.w	r3, [r6], #1
 80069b0:	e7e4      	b.n	800697c <_scanf_float+0x158>
 80069b2:	6822      	ldr	r2, [r4, #0]
 80069b4:	0610      	lsls	r0, r2, #24
 80069b6:	f57f af65 	bpl.w	8006884 <_scanf_float+0x60>
 80069ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069be:	e7f4      	b.n	80069aa <_scanf_float+0x186>
 80069c0:	f1ba 0f00 	cmp.w	sl, #0
 80069c4:	d10e      	bne.n	80069e4 <_scanf_float+0x1c0>
 80069c6:	f1b9 0f00 	cmp.w	r9, #0
 80069ca:	d10e      	bne.n	80069ea <_scanf_float+0x1c6>
 80069cc:	6822      	ldr	r2, [r4, #0]
 80069ce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80069d2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80069d6:	d108      	bne.n	80069ea <_scanf_float+0x1c6>
 80069d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80069dc:	6022      	str	r2, [r4, #0]
 80069de:	f04f 0a01 	mov.w	sl, #1
 80069e2:	e7e3      	b.n	80069ac <_scanf_float+0x188>
 80069e4:	f1ba 0f02 	cmp.w	sl, #2
 80069e8:	d055      	beq.n	8006a96 <_scanf_float+0x272>
 80069ea:	2d01      	cmp	r5, #1
 80069ec:	d002      	beq.n	80069f4 <_scanf_float+0x1d0>
 80069ee:	2d04      	cmp	r5, #4
 80069f0:	f47f af48 	bne.w	8006884 <_scanf_float+0x60>
 80069f4:	3501      	adds	r5, #1
 80069f6:	b2ed      	uxtb	r5, r5
 80069f8:	e7d8      	b.n	80069ac <_scanf_float+0x188>
 80069fa:	f1ba 0f01 	cmp.w	sl, #1
 80069fe:	f47f af41 	bne.w	8006884 <_scanf_float+0x60>
 8006a02:	f04f 0a02 	mov.w	sl, #2
 8006a06:	e7d1      	b.n	80069ac <_scanf_float+0x188>
 8006a08:	b97d      	cbnz	r5, 8006a2a <_scanf_float+0x206>
 8006a0a:	f1b9 0f00 	cmp.w	r9, #0
 8006a0e:	f47f af3c 	bne.w	800688a <_scanf_float+0x66>
 8006a12:	6822      	ldr	r2, [r4, #0]
 8006a14:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006a18:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006a1c:	f47f af39 	bne.w	8006892 <_scanf_float+0x6e>
 8006a20:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a24:	6022      	str	r2, [r4, #0]
 8006a26:	2501      	movs	r5, #1
 8006a28:	e7c0      	b.n	80069ac <_scanf_float+0x188>
 8006a2a:	2d03      	cmp	r5, #3
 8006a2c:	d0e2      	beq.n	80069f4 <_scanf_float+0x1d0>
 8006a2e:	2d05      	cmp	r5, #5
 8006a30:	e7de      	b.n	80069f0 <_scanf_float+0x1cc>
 8006a32:	2d02      	cmp	r5, #2
 8006a34:	f47f af26 	bne.w	8006884 <_scanf_float+0x60>
 8006a38:	2503      	movs	r5, #3
 8006a3a:	e7b7      	b.n	80069ac <_scanf_float+0x188>
 8006a3c:	2d06      	cmp	r5, #6
 8006a3e:	f47f af21 	bne.w	8006884 <_scanf_float+0x60>
 8006a42:	2507      	movs	r5, #7
 8006a44:	e7b2      	b.n	80069ac <_scanf_float+0x188>
 8006a46:	6822      	ldr	r2, [r4, #0]
 8006a48:	0591      	lsls	r1, r2, #22
 8006a4a:	f57f af1b 	bpl.w	8006884 <_scanf_float+0x60>
 8006a4e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006a52:	6022      	str	r2, [r4, #0]
 8006a54:	f8cd 9004 	str.w	r9, [sp, #4]
 8006a58:	e7a8      	b.n	80069ac <_scanf_float+0x188>
 8006a5a:	6822      	ldr	r2, [r4, #0]
 8006a5c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006a60:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006a64:	d006      	beq.n	8006a74 <_scanf_float+0x250>
 8006a66:	0550      	lsls	r0, r2, #21
 8006a68:	f57f af0c 	bpl.w	8006884 <_scanf_float+0x60>
 8006a6c:	f1b9 0f00 	cmp.w	r9, #0
 8006a70:	f43f af0f 	beq.w	8006892 <_scanf_float+0x6e>
 8006a74:	0591      	lsls	r1, r2, #22
 8006a76:	bf58      	it	pl
 8006a78:	9901      	ldrpl	r1, [sp, #4]
 8006a7a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a7e:	bf58      	it	pl
 8006a80:	eba9 0101 	subpl.w	r1, r9, r1
 8006a84:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006a88:	bf58      	it	pl
 8006a8a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006a8e:	6022      	str	r2, [r4, #0]
 8006a90:	f04f 0900 	mov.w	r9, #0
 8006a94:	e78a      	b.n	80069ac <_scanf_float+0x188>
 8006a96:	f04f 0a03 	mov.w	sl, #3
 8006a9a:	e787      	b.n	80069ac <_scanf_float+0x188>
 8006a9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006aa0:	4639      	mov	r1, r7
 8006aa2:	4640      	mov	r0, r8
 8006aa4:	4798      	blx	r3
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	f43f aedf 	beq.w	800686a <_scanf_float+0x46>
 8006aac:	e6ea      	b.n	8006884 <_scanf_float+0x60>
 8006aae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ab2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ab6:	463a      	mov	r2, r7
 8006ab8:	4640      	mov	r0, r8
 8006aba:	4798      	blx	r3
 8006abc:	6923      	ldr	r3, [r4, #16]
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	6123      	str	r3, [r4, #16]
 8006ac2:	e6ec      	b.n	800689e <_scanf_float+0x7a>
 8006ac4:	1e6b      	subs	r3, r5, #1
 8006ac6:	2b06      	cmp	r3, #6
 8006ac8:	d825      	bhi.n	8006b16 <_scanf_float+0x2f2>
 8006aca:	2d02      	cmp	r5, #2
 8006acc:	d836      	bhi.n	8006b3c <_scanf_float+0x318>
 8006ace:	455e      	cmp	r6, fp
 8006ad0:	f67f aee8 	bls.w	80068a4 <_scanf_float+0x80>
 8006ad4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ad8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006adc:	463a      	mov	r2, r7
 8006ade:	4640      	mov	r0, r8
 8006ae0:	4798      	blx	r3
 8006ae2:	6923      	ldr	r3, [r4, #16]
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	6123      	str	r3, [r4, #16]
 8006ae8:	e7f1      	b.n	8006ace <_scanf_float+0x2aa>
 8006aea:	9802      	ldr	r0, [sp, #8]
 8006aec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006af0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006af4:	9002      	str	r0, [sp, #8]
 8006af6:	463a      	mov	r2, r7
 8006af8:	4640      	mov	r0, r8
 8006afa:	4798      	blx	r3
 8006afc:	6923      	ldr	r3, [r4, #16]
 8006afe:	3b01      	subs	r3, #1
 8006b00:	6123      	str	r3, [r4, #16]
 8006b02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b06:	fa5f fa8a 	uxtb.w	sl, sl
 8006b0a:	f1ba 0f02 	cmp.w	sl, #2
 8006b0e:	d1ec      	bne.n	8006aea <_scanf_float+0x2c6>
 8006b10:	3d03      	subs	r5, #3
 8006b12:	b2ed      	uxtb	r5, r5
 8006b14:	1b76      	subs	r6, r6, r5
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	05da      	lsls	r2, r3, #23
 8006b1a:	d52f      	bpl.n	8006b7c <_scanf_float+0x358>
 8006b1c:	055b      	lsls	r3, r3, #21
 8006b1e:	d510      	bpl.n	8006b42 <_scanf_float+0x31e>
 8006b20:	455e      	cmp	r6, fp
 8006b22:	f67f aebf 	bls.w	80068a4 <_scanf_float+0x80>
 8006b26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b2e:	463a      	mov	r2, r7
 8006b30:	4640      	mov	r0, r8
 8006b32:	4798      	blx	r3
 8006b34:	6923      	ldr	r3, [r4, #16]
 8006b36:	3b01      	subs	r3, #1
 8006b38:	6123      	str	r3, [r4, #16]
 8006b3a:	e7f1      	b.n	8006b20 <_scanf_float+0x2fc>
 8006b3c:	46aa      	mov	sl, r5
 8006b3e:	9602      	str	r6, [sp, #8]
 8006b40:	e7df      	b.n	8006b02 <_scanf_float+0x2de>
 8006b42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006b46:	6923      	ldr	r3, [r4, #16]
 8006b48:	2965      	cmp	r1, #101	; 0x65
 8006b4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b4e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006b52:	6123      	str	r3, [r4, #16]
 8006b54:	d00c      	beq.n	8006b70 <_scanf_float+0x34c>
 8006b56:	2945      	cmp	r1, #69	; 0x45
 8006b58:	d00a      	beq.n	8006b70 <_scanf_float+0x34c>
 8006b5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b5e:	463a      	mov	r2, r7
 8006b60:	4640      	mov	r0, r8
 8006b62:	4798      	blx	r3
 8006b64:	6923      	ldr	r3, [r4, #16]
 8006b66:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	1eb5      	subs	r5, r6, #2
 8006b6e:	6123      	str	r3, [r4, #16]
 8006b70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b74:	463a      	mov	r2, r7
 8006b76:	4640      	mov	r0, r8
 8006b78:	4798      	blx	r3
 8006b7a:	462e      	mov	r6, r5
 8006b7c:	6825      	ldr	r5, [r4, #0]
 8006b7e:	f015 0510 	ands.w	r5, r5, #16
 8006b82:	d159      	bne.n	8006c38 <_scanf_float+0x414>
 8006b84:	7035      	strb	r5, [r6, #0]
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006b8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b90:	d11b      	bne.n	8006bca <_scanf_float+0x3a6>
 8006b92:	9b01      	ldr	r3, [sp, #4]
 8006b94:	454b      	cmp	r3, r9
 8006b96:	eba3 0209 	sub.w	r2, r3, r9
 8006b9a:	d123      	bne.n	8006be4 <_scanf_float+0x3c0>
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	4659      	mov	r1, fp
 8006ba0:	4640      	mov	r0, r8
 8006ba2:	f000 ffcb 	bl	8007b3c <_strtod_r>
 8006ba6:	6822      	ldr	r2, [r4, #0]
 8006ba8:	9b03      	ldr	r3, [sp, #12]
 8006baa:	f012 0f02 	tst.w	r2, #2
 8006bae:	ec57 6b10 	vmov	r6, r7, d0
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	d021      	beq.n	8006bfa <_scanf_float+0x3d6>
 8006bb6:	9903      	ldr	r1, [sp, #12]
 8006bb8:	1d1a      	adds	r2, r3, #4
 8006bba:	600a      	str	r2, [r1, #0]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	e9c3 6700 	strd	r6, r7, [r3]
 8006bc2:	68e3      	ldr	r3, [r4, #12]
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	60e3      	str	r3, [r4, #12]
 8006bc8:	e66d      	b.n	80068a6 <_scanf_float+0x82>
 8006bca:	9b04      	ldr	r3, [sp, #16]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d0e5      	beq.n	8006b9c <_scanf_float+0x378>
 8006bd0:	9905      	ldr	r1, [sp, #20]
 8006bd2:	230a      	movs	r3, #10
 8006bd4:	462a      	mov	r2, r5
 8006bd6:	3101      	adds	r1, #1
 8006bd8:	4640      	mov	r0, r8
 8006bda:	f001 f837 	bl	8007c4c <_strtol_r>
 8006bde:	9b04      	ldr	r3, [sp, #16]
 8006be0:	9e05      	ldr	r6, [sp, #20]
 8006be2:	1ac2      	subs	r2, r0, r3
 8006be4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006be8:	429e      	cmp	r6, r3
 8006bea:	bf28      	it	cs
 8006bec:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006bf0:	4912      	ldr	r1, [pc, #72]	; (8006c3c <_scanf_float+0x418>)
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	f000 f8d0 	bl	8006d98 <siprintf>
 8006bf8:	e7d0      	b.n	8006b9c <_scanf_float+0x378>
 8006bfa:	9903      	ldr	r1, [sp, #12]
 8006bfc:	f012 0f04 	tst.w	r2, #4
 8006c00:	f103 0204 	add.w	r2, r3, #4
 8006c04:	600a      	str	r2, [r1, #0]
 8006c06:	d1d9      	bne.n	8006bbc <_scanf_float+0x398>
 8006c08:	f8d3 8000 	ldr.w	r8, [r3]
 8006c0c:	ee10 2a10 	vmov	r2, s0
 8006c10:	ee10 0a10 	vmov	r0, s0
 8006c14:	463b      	mov	r3, r7
 8006c16:	4639      	mov	r1, r7
 8006c18:	f7f9 ff88 	bl	8000b2c <__aeabi_dcmpun>
 8006c1c:	b128      	cbz	r0, 8006c2a <_scanf_float+0x406>
 8006c1e:	4808      	ldr	r0, [pc, #32]	; (8006c40 <_scanf_float+0x41c>)
 8006c20:	f000 f8b4 	bl	8006d8c <nanf>
 8006c24:	ed88 0a00 	vstr	s0, [r8]
 8006c28:	e7cb      	b.n	8006bc2 <_scanf_float+0x39e>
 8006c2a:	4630      	mov	r0, r6
 8006c2c:	4639      	mov	r1, r7
 8006c2e:	f7f9 ffdb 	bl	8000be8 <__aeabi_d2f>
 8006c32:	f8c8 0000 	str.w	r0, [r8]
 8006c36:	e7c4      	b.n	8006bc2 <_scanf_float+0x39e>
 8006c38:	2500      	movs	r5, #0
 8006c3a:	e634      	b.n	80068a6 <_scanf_float+0x82>
 8006c3c:	0800b7d2 	.word	0x0800b7d2
 8006c40:	0800b5a1 	.word	0x0800b5a1

08006c44 <iprintf>:
 8006c44:	b40f      	push	{r0, r1, r2, r3}
 8006c46:	4b0a      	ldr	r3, [pc, #40]	; (8006c70 <iprintf+0x2c>)
 8006c48:	b513      	push	{r0, r1, r4, lr}
 8006c4a:	681c      	ldr	r4, [r3, #0]
 8006c4c:	b124      	cbz	r4, 8006c58 <iprintf+0x14>
 8006c4e:	69a3      	ldr	r3, [r4, #24]
 8006c50:	b913      	cbnz	r3, 8006c58 <iprintf+0x14>
 8006c52:	4620      	mov	r0, r4
 8006c54:	f002 f874 	bl	8008d40 <__sinit>
 8006c58:	ab05      	add	r3, sp, #20
 8006c5a:	9a04      	ldr	r2, [sp, #16]
 8006c5c:	68a1      	ldr	r1, [r4, #8]
 8006c5e:	9301      	str	r3, [sp, #4]
 8006c60:	4620      	mov	r0, r4
 8006c62:	f003 fe31 	bl	800a8c8 <_vfiprintf_r>
 8006c66:	b002      	add	sp, #8
 8006c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c6c:	b004      	add	sp, #16
 8006c6e:	4770      	bx	lr
 8006c70:	2000003c 	.word	0x2000003c

08006c74 <putchar>:
 8006c74:	4b09      	ldr	r3, [pc, #36]	; (8006c9c <putchar+0x28>)
 8006c76:	b513      	push	{r0, r1, r4, lr}
 8006c78:	681c      	ldr	r4, [r3, #0]
 8006c7a:	4601      	mov	r1, r0
 8006c7c:	b134      	cbz	r4, 8006c8c <putchar+0x18>
 8006c7e:	69a3      	ldr	r3, [r4, #24]
 8006c80:	b923      	cbnz	r3, 8006c8c <putchar+0x18>
 8006c82:	9001      	str	r0, [sp, #4]
 8006c84:	4620      	mov	r0, r4
 8006c86:	f002 f85b 	bl	8008d40 <__sinit>
 8006c8a:	9901      	ldr	r1, [sp, #4]
 8006c8c:	68a2      	ldr	r2, [r4, #8]
 8006c8e:	4620      	mov	r0, r4
 8006c90:	b002      	add	sp, #8
 8006c92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c96:	f004 b899 	b.w	800adcc <_putc_r>
 8006c9a:	bf00      	nop
 8006c9c:	2000003c 	.word	0x2000003c

08006ca0 <_puts_r>:
 8006ca0:	b570      	push	{r4, r5, r6, lr}
 8006ca2:	460e      	mov	r6, r1
 8006ca4:	4605      	mov	r5, r0
 8006ca6:	b118      	cbz	r0, 8006cb0 <_puts_r+0x10>
 8006ca8:	6983      	ldr	r3, [r0, #24]
 8006caa:	b90b      	cbnz	r3, 8006cb0 <_puts_r+0x10>
 8006cac:	f002 f848 	bl	8008d40 <__sinit>
 8006cb0:	69ab      	ldr	r3, [r5, #24]
 8006cb2:	68ac      	ldr	r4, [r5, #8]
 8006cb4:	b913      	cbnz	r3, 8006cbc <_puts_r+0x1c>
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f002 f842 	bl	8008d40 <__sinit>
 8006cbc:	4b2c      	ldr	r3, [pc, #176]	; (8006d70 <_puts_r+0xd0>)
 8006cbe:	429c      	cmp	r4, r3
 8006cc0:	d120      	bne.n	8006d04 <_puts_r+0x64>
 8006cc2:	686c      	ldr	r4, [r5, #4]
 8006cc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cc6:	07db      	lsls	r3, r3, #31
 8006cc8:	d405      	bmi.n	8006cd6 <_puts_r+0x36>
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	0598      	lsls	r0, r3, #22
 8006cce:	d402      	bmi.n	8006cd6 <_puts_r+0x36>
 8006cd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006cd2:	f002 fc46 	bl	8009562 <__retarget_lock_acquire_recursive>
 8006cd6:	89a3      	ldrh	r3, [r4, #12]
 8006cd8:	0719      	lsls	r1, r3, #28
 8006cda:	d51d      	bpl.n	8006d18 <_puts_r+0x78>
 8006cdc:	6923      	ldr	r3, [r4, #16]
 8006cde:	b1db      	cbz	r3, 8006d18 <_puts_r+0x78>
 8006ce0:	3e01      	subs	r6, #1
 8006ce2:	68a3      	ldr	r3, [r4, #8]
 8006ce4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ce8:	3b01      	subs	r3, #1
 8006cea:	60a3      	str	r3, [r4, #8]
 8006cec:	bb39      	cbnz	r1, 8006d3e <_puts_r+0x9e>
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	da38      	bge.n	8006d64 <_puts_r+0xc4>
 8006cf2:	4622      	mov	r2, r4
 8006cf4:	210a      	movs	r1, #10
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	f000 ffaa 	bl	8007c50 <__swbuf_r>
 8006cfc:	3001      	adds	r0, #1
 8006cfe:	d011      	beq.n	8006d24 <_puts_r+0x84>
 8006d00:	250a      	movs	r5, #10
 8006d02:	e011      	b.n	8006d28 <_puts_r+0x88>
 8006d04:	4b1b      	ldr	r3, [pc, #108]	; (8006d74 <_puts_r+0xd4>)
 8006d06:	429c      	cmp	r4, r3
 8006d08:	d101      	bne.n	8006d0e <_puts_r+0x6e>
 8006d0a:	68ac      	ldr	r4, [r5, #8]
 8006d0c:	e7da      	b.n	8006cc4 <_puts_r+0x24>
 8006d0e:	4b1a      	ldr	r3, [pc, #104]	; (8006d78 <_puts_r+0xd8>)
 8006d10:	429c      	cmp	r4, r3
 8006d12:	bf08      	it	eq
 8006d14:	68ec      	ldreq	r4, [r5, #12]
 8006d16:	e7d5      	b.n	8006cc4 <_puts_r+0x24>
 8006d18:	4621      	mov	r1, r4
 8006d1a:	4628      	mov	r0, r5
 8006d1c:	f000 fffc 	bl	8007d18 <__swsetup_r>
 8006d20:	2800      	cmp	r0, #0
 8006d22:	d0dd      	beq.n	8006ce0 <_puts_r+0x40>
 8006d24:	f04f 35ff 	mov.w	r5, #4294967295
 8006d28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d2a:	07da      	lsls	r2, r3, #31
 8006d2c:	d405      	bmi.n	8006d3a <_puts_r+0x9a>
 8006d2e:	89a3      	ldrh	r3, [r4, #12]
 8006d30:	059b      	lsls	r3, r3, #22
 8006d32:	d402      	bmi.n	8006d3a <_puts_r+0x9a>
 8006d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d36:	f002 fc15 	bl	8009564 <__retarget_lock_release_recursive>
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	bd70      	pop	{r4, r5, r6, pc}
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	da04      	bge.n	8006d4c <_puts_r+0xac>
 8006d42:	69a2      	ldr	r2, [r4, #24]
 8006d44:	429a      	cmp	r2, r3
 8006d46:	dc06      	bgt.n	8006d56 <_puts_r+0xb6>
 8006d48:	290a      	cmp	r1, #10
 8006d4a:	d004      	beq.n	8006d56 <_puts_r+0xb6>
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	1c5a      	adds	r2, r3, #1
 8006d50:	6022      	str	r2, [r4, #0]
 8006d52:	7019      	strb	r1, [r3, #0]
 8006d54:	e7c5      	b.n	8006ce2 <_puts_r+0x42>
 8006d56:	4622      	mov	r2, r4
 8006d58:	4628      	mov	r0, r5
 8006d5a:	f000 ff79 	bl	8007c50 <__swbuf_r>
 8006d5e:	3001      	adds	r0, #1
 8006d60:	d1bf      	bne.n	8006ce2 <_puts_r+0x42>
 8006d62:	e7df      	b.n	8006d24 <_puts_r+0x84>
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	250a      	movs	r5, #10
 8006d68:	1c5a      	adds	r2, r3, #1
 8006d6a:	6022      	str	r2, [r4, #0]
 8006d6c:	701d      	strb	r5, [r3, #0]
 8006d6e:	e7db      	b.n	8006d28 <_puts_r+0x88>
 8006d70:	0800b9dc 	.word	0x0800b9dc
 8006d74:	0800b9fc 	.word	0x0800b9fc
 8006d78:	0800b9bc 	.word	0x0800b9bc

08006d7c <puts>:
 8006d7c:	4b02      	ldr	r3, [pc, #8]	; (8006d88 <puts+0xc>)
 8006d7e:	4601      	mov	r1, r0
 8006d80:	6818      	ldr	r0, [r3, #0]
 8006d82:	f7ff bf8d 	b.w	8006ca0 <_puts_r>
 8006d86:	bf00      	nop
 8006d88:	2000003c 	.word	0x2000003c

08006d8c <nanf>:
 8006d8c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006d94 <nanf+0x8>
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	7fc00000 	.word	0x7fc00000

08006d98 <siprintf>:
 8006d98:	b40e      	push	{r1, r2, r3}
 8006d9a:	b500      	push	{lr}
 8006d9c:	b09c      	sub	sp, #112	; 0x70
 8006d9e:	ab1d      	add	r3, sp, #116	; 0x74
 8006da0:	9002      	str	r0, [sp, #8]
 8006da2:	9006      	str	r0, [sp, #24]
 8006da4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006da8:	4809      	ldr	r0, [pc, #36]	; (8006dd0 <siprintf+0x38>)
 8006daa:	9107      	str	r1, [sp, #28]
 8006dac:	9104      	str	r1, [sp, #16]
 8006dae:	4909      	ldr	r1, [pc, #36]	; (8006dd4 <siprintf+0x3c>)
 8006db0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006db4:	9105      	str	r1, [sp, #20]
 8006db6:	6800      	ldr	r0, [r0, #0]
 8006db8:	9301      	str	r3, [sp, #4]
 8006dba:	a902      	add	r1, sp, #8
 8006dbc:	f003 fa88 	bl	800a2d0 <_svfiprintf_r>
 8006dc0:	9b02      	ldr	r3, [sp, #8]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	701a      	strb	r2, [r3, #0]
 8006dc6:	b01c      	add	sp, #112	; 0x70
 8006dc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dcc:	b003      	add	sp, #12
 8006dce:	4770      	bx	lr
 8006dd0:	2000003c 	.word	0x2000003c
 8006dd4:	ffff0208 	.word	0xffff0208

08006dd8 <siscanf>:
 8006dd8:	b40e      	push	{r1, r2, r3}
 8006dda:	b510      	push	{r4, lr}
 8006ddc:	b09f      	sub	sp, #124	; 0x7c
 8006dde:	ac21      	add	r4, sp, #132	; 0x84
 8006de0:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006de4:	f854 2b04 	ldr.w	r2, [r4], #4
 8006de8:	9201      	str	r2, [sp, #4]
 8006dea:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006dee:	9004      	str	r0, [sp, #16]
 8006df0:	9008      	str	r0, [sp, #32]
 8006df2:	f7f9 f9ed 	bl	80001d0 <strlen>
 8006df6:	4b0c      	ldr	r3, [pc, #48]	; (8006e28 <siscanf+0x50>)
 8006df8:	9005      	str	r0, [sp, #20]
 8006dfa:	9009      	str	r0, [sp, #36]	; 0x24
 8006dfc:	930d      	str	r3, [sp, #52]	; 0x34
 8006dfe:	480b      	ldr	r0, [pc, #44]	; (8006e2c <siscanf+0x54>)
 8006e00:	9a01      	ldr	r2, [sp, #4]
 8006e02:	6800      	ldr	r0, [r0, #0]
 8006e04:	9403      	str	r4, [sp, #12]
 8006e06:	2300      	movs	r3, #0
 8006e08:	9311      	str	r3, [sp, #68]	; 0x44
 8006e0a:	9316      	str	r3, [sp, #88]	; 0x58
 8006e0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006e10:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006e14:	a904      	add	r1, sp, #16
 8006e16:	4623      	mov	r3, r4
 8006e18:	f003 fbb4 	bl	800a584 <__ssvfiscanf_r>
 8006e1c:	b01f      	add	sp, #124	; 0x7c
 8006e1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e22:	b003      	add	sp, #12
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	08006e53 	.word	0x08006e53
 8006e2c:	2000003c 	.word	0x2000003c

08006e30 <__sread>:
 8006e30:	b510      	push	{r4, lr}
 8006e32:	460c      	mov	r4, r1
 8006e34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e38:	f004 f810 	bl	800ae5c <_read_r>
 8006e3c:	2800      	cmp	r0, #0
 8006e3e:	bfab      	itete	ge
 8006e40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006e42:	89a3      	ldrhlt	r3, [r4, #12]
 8006e44:	181b      	addge	r3, r3, r0
 8006e46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e4a:	bfac      	ite	ge
 8006e4c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e4e:	81a3      	strhlt	r3, [r4, #12]
 8006e50:	bd10      	pop	{r4, pc}

08006e52 <__seofread>:
 8006e52:	2000      	movs	r0, #0
 8006e54:	4770      	bx	lr

08006e56 <__swrite>:
 8006e56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e5a:	461f      	mov	r7, r3
 8006e5c:	898b      	ldrh	r3, [r1, #12]
 8006e5e:	05db      	lsls	r3, r3, #23
 8006e60:	4605      	mov	r5, r0
 8006e62:	460c      	mov	r4, r1
 8006e64:	4616      	mov	r6, r2
 8006e66:	d505      	bpl.n	8006e74 <__swrite+0x1e>
 8006e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e6c:	2302      	movs	r3, #2
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f002 fb7a 	bl	8009568 <_lseek_r>
 8006e74:	89a3      	ldrh	r3, [r4, #12]
 8006e76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e7e:	81a3      	strh	r3, [r4, #12]
 8006e80:	4632      	mov	r2, r6
 8006e82:	463b      	mov	r3, r7
 8006e84:	4628      	mov	r0, r5
 8006e86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e8a:	f000 bf33 	b.w	8007cf4 <_write_r>

08006e8e <__sseek>:
 8006e8e:	b510      	push	{r4, lr}
 8006e90:	460c      	mov	r4, r1
 8006e92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e96:	f002 fb67 	bl	8009568 <_lseek_r>
 8006e9a:	1c43      	adds	r3, r0, #1
 8006e9c:	89a3      	ldrh	r3, [r4, #12]
 8006e9e:	bf15      	itete	ne
 8006ea0:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ea2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ea6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006eaa:	81a3      	strheq	r3, [r4, #12]
 8006eac:	bf18      	it	ne
 8006eae:	81a3      	strhne	r3, [r4, #12]
 8006eb0:	bd10      	pop	{r4, pc}

08006eb2 <__sclose>:
 8006eb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb6:	f000 bf9d 	b.w	8007df4 <_close_r>

08006eba <strcpy>:
 8006eba:	4603      	mov	r3, r0
 8006ebc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ec0:	f803 2b01 	strb.w	r2, [r3], #1
 8006ec4:	2a00      	cmp	r2, #0
 8006ec6:	d1f9      	bne.n	8006ebc <strcpy+0x2>
 8006ec8:	4770      	bx	lr

08006eca <strncmp>:
 8006eca:	b510      	push	{r4, lr}
 8006ecc:	b17a      	cbz	r2, 8006eee <strncmp+0x24>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	3901      	subs	r1, #1
 8006ed2:	1884      	adds	r4, r0, r2
 8006ed4:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006ed8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006edc:	4290      	cmp	r0, r2
 8006ede:	d101      	bne.n	8006ee4 <strncmp+0x1a>
 8006ee0:	42a3      	cmp	r3, r4
 8006ee2:	d101      	bne.n	8006ee8 <strncmp+0x1e>
 8006ee4:	1a80      	subs	r0, r0, r2
 8006ee6:	bd10      	pop	{r4, pc}
 8006ee8:	2800      	cmp	r0, #0
 8006eea:	d1f3      	bne.n	8006ed4 <strncmp+0xa>
 8006eec:	e7fa      	b.n	8006ee4 <strncmp+0x1a>
 8006eee:	4610      	mov	r0, r2
 8006ef0:	e7f9      	b.n	8006ee6 <strncmp+0x1c>

08006ef2 <sulp>:
 8006ef2:	b570      	push	{r4, r5, r6, lr}
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	460d      	mov	r5, r1
 8006ef8:	ec45 4b10 	vmov	d0, r4, r5
 8006efc:	4616      	mov	r6, r2
 8006efe:	f002 ff45 	bl	8009d8c <__ulp>
 8006f02:	ec51 0b10 	vmov	r0, r1, d0
 8006f06:	b17e      	cbz	r6, 8006f28 <sulp+0x36>
 8006f08:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006f0c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	dd09      	ble.n	8006f28 <sulp+0x36>
 8006f14:	051b      	lsls	r3, r3, #20
 8006f16:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f1a:	2400      	movs	r4, #0
 8006f1c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f20:	4622      	mov	r2, r4
 8006f22:	462b      	mov	r3, r5
 8006f24:	f7f9 fb68 	bl	80005f8 <__aeabi_dmul>
 8006f28:	bd70      	pop	{r4, r5, r6, pc}
 8006f2a:	0000      	movs	r0, r0
 8006f2c:	0000      	movs	r0, r0
	...

08006f30 <_strtod_l>:
 8006f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f34:	ed2d 8b02 	vpush	{d8}
 8006f38:	b09d      	sub	sp, #116	; 0x74
 8006f3a:	461f      	mov	r7, r3
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	9318      	str	r3, [sp, #96]	; 0x60
 8006f40:	4ba2      	ldr	r3, [pc, #648]	; (80071cc <_strtod_l+0x29c>)
 8006f42:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	9305      	str	r3, [sp, #20]
 8006f48:	4604      	mov	r4, r0
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	4688      	mov	r8, r1
 8006f4e:	f7f9 f93f 	bl	80001d0 <strlen>
 8006f52:	f04f 0a00 	mov.w	sl, #0
 8006f56:	4605      	mov	r5, r0
 8006f58:	f04f 0b00 	mov.w	fp, #0
 8006f5c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006f60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f62:	781a      	ldrb	r2, [r3, #0]
 8006f64:	2a2b      	cmp	r2, #43	; 0x2b
 8006f66:	d04e      	beq.n	8007006 <_strtod_l+0xd6>
 8006f68:	d83b      	bhi.n	8006fe2 <_strtod_l+0xb2>
 8006f6a:	2a0d      	cmp	r2, #13
 8006f6c:	d834      	bhi.n	8006fd8 <_strtod_l+0xa8>
 8006f6e:	2a08      	cmp	r2, #8
 8006f70:	d834      	bhi.n	8006fdc <_strtod_l+0xac>
 8006f72:	2a00      	cmp	r2, #0
 8006f74:	d03e      	beq.n	8006ff4 <_strtod_l+0xc4>
 8006f76:	2300      	movs	r3, #0
 8006f78:	930a      	str	r3, [sp, #40]	; 0x28
 8006f7a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006f7c:	7833      	ldrb	r3, [r6, #0]
 8006f7e:	2b30      	cmp	r3, #48	; 0x30
 8006f80:	f040 80b0 	bne.w	80070e4 <_strtod_l+0x1b4>
 8006f84:	7873      	ldrb	r3, [r6, #1]
 8006f86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006f8a:	2b58      	cmp	r3, #88	; 0x58
 8006f8c:	d168      	bne.n	8007060 <_strtod_l+0x130>
 8006f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f90:	9301      	str	r3, [sp, #4]
 8006f92:	ab18      	add	r3, sp, #96	; 0x60
 8006f94:	9702      	str	r7, [sp, #8]
 8006f96:	9300      	str	r3, [sp, #0]
 8006f98:	4a8d      	ldr	r2, [pc, #564]	; (80071d0 <_strtod_l+0x2a0>)
 8006f9a:	ab19      	add	r3, sp, #100	; 0x64
 8006f9c:	a917      	add	r1, sp, #92	; 0x5c
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f001 ffd2 	bl	8008f48 <__gethex>
 8006fa4:	f010 0707 	ands.w	r7, r0, #7
 8006fa8:	4605      	mov	r5, r0
 8006faa:	d005      	beq.n	8006fb8 <_strtod_l+0x88>
 8006fac:	2f06      	cmp	r7, #6
 8006fae:	d12c      	bne.n	800700a <_strtod_l+0xda>
 8006fb0:	3601      	adds	r6, #1
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	9617      	str	r6, [sp, #92]	; 0x5c
 8006fb6:	930a      	str	r3, [sp, #40]	; 0x28
 8006fb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f040 8590 	bne.w	8007ae0 <_strtod_l+0xbb0>
 8006fc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fc2:	b1eb      	cbz	r3, 8007000 <_strtod_l+0xd0>
 8006fc4:	4652      	mov	r2, sl
 8006fc6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006fca:	ec43 2b10 	vmov	d0, r2, r3
 8006fce:	b01d      	add	sp, #116	; 0x74
 8006fd0:	ecbd 8b02 	vpop	{d8}
 8006fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd8:	2a20      	cmp	r2, #32
 8006fda:	d1cc      	bne.n	8006f76 <_strtod_l+0x46>
 8006fdc:	3301      	adds	r3, #1
 8006fde:	9317      	str	r3, [sp, #92]	; 0x5c
 8006fe0:	e7be      	b.n	8006f60 <_strtod_l+0x30>
 8006fe2:	2a2d      	cmp	r2, #45	; 0x2d
 8006fe4:	d1c7      	bne.n	8006f76 <_strtod_l+0x46>
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	920a      	str	r2, [sp, #40]	; 0x28
 8006fea:	1c5a      	adds	r2, r3, #1
 8006fec:	9217      	str	r2, [sp, #92]	; 0x5c
 8006fee:	785b      	ldrb	r3, [r3, #1]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1c2      	bne.n	8006f7a <_strtod_l+0x4a>
 8006ff4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ff6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f040 856e 	bne.w	8007adc <_strtod_l+0xbac>
 8007000:	4652      	mov	r2, sl
 8007002:	465b      	mov	r3, fp
 8007004:	e7e1      	b.n	8006fca <_strtod_l+0x9a>
 8007006:	2200      	movs	r2, #0
 8007008:	e7ee      	b.n	8006fe8 <_strtod_l+0xb8>
 800700a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800700c:	b13a      	cbz	r2, 800701e <_strtod_l+0xee>
 800700e:	2135      	movs	r1, #53	; 0x35
 8007010:	a81a      	add	r0, sp, #104	; 0x68
 8007012:	f002 ffc6 	bl	8009fa2 <__copybits>
 8007016:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007018:	4620      	mov	r0, r4
 800701a:	f002 fb85 	bl	8009728 <_Bfree>
 800701e:	3f01      	subs	r7, #1
 8007020:	2f04      	cmp	r7, #4
 8007022:	d806      	bhi.n	8007032 <_strtod_l+0x102>
 8007024:	e8df f007 	tbb	[pc, r7]
 8007028:	1714030a 	.word	0x1714030a
 800702c:	0a          	.byte	0x0a
 800702d:	00          	.byte	0x00
 800702e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007032:	0728      	lsls	r0, r5, #28
 8007034:	d5c0      	bpl.n	8006fb8 <_strtod_l+0x88>
 8007036:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800703a:	e7bd      	b.n	8006fb8 <_strtod_l+0x88>
 800703c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007040:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007042:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007046:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800704a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800704e:	e7f0      	b.n	8007032 <_strtod_l+0x102>
 8007050:	f8df b180 	ldr.w	fp, [pc, #384]	; 80071d4 <_strtod_l+0x2a4>
 8007054:	e7ed      	b.n	8007032 <_strtod_l+0x102>
 8007056:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800705a:	f04f 3aff 	mov.w	sl, #4294967295
 800705e:	e7e8      	b.n	8007032 <_strtod_l+0x102>
 8007060:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	9217      	str	r2, [sp, #92]	; 0x5c
 8007066:	785b      	ldrb	r3, [r3, #1]
 8007068:	2b30      	cmp	r3, #48	; 0x30
 800706a:	d0f9      	beq.n	8007060 <_strtod_l+0x130>
 800706c:	2b00      	cmp	r3, #0
 800706e:	d0a3      	beq.n	8006fb8 <_strtod_l+0x88>
 8007070:	2301      	movs	r3, #1
 8007072:	f04f 0900 	mov.w	r9, #0
 8007076:	9304      	str	r3, [sp, #16]
 8007078:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800707a:	9308      	str	r3, [sp, #32]
 800707c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007080:	464f      	mov	r7, r9
 8007082:	220a      	movs	r2, #10
 8007084:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007086:	7806      	ldrb	r6, [r0, #0]
 8007088:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800708c:	b2d9      	uxtb	r1, r3
 800708e:	2909      	cmp	r1, #9
 8007090:	d92a      	bls.n	80070e8 <_strtod_l+0x1b8>
 8007092:	9905      	ldr	r1, [sp, #20]
 8007094:	462a      	mov	r2, r5
 8007096:	f7ff ff18 	bl	8006eca <strncmp>
 800709a:	b398      	cbz	r0, 8007104 <_strtod_l+0x1d4>
 800709c:	2000      	movs	r0, #0
 800709e:	4632      	mov	r2, r6
 80070a0:	463d      	mov	r5, r7
 80070a2:	9005      	str	r0, [sp, #20]
 80070a4:	4603      	mov	r3, r0
 80070a6:	2a65      	cmp	r2, #101	; 0x65
 80070a8:	d001      	beq.n	80070ae <_strtod_l+0x17e>
 80070aa:	2a45      	cmp	r2, #69	; 0x45
 80070ac:	d118      	bne.n	80070e0 <_strtod_l+0x1b0>
 80070ae:	b91d      	cbnz	r5, 80070b8 <_strtod_l+0x188>
 80070b0:	9a04      	ldr	r2, [sp, #16]
 80070b2:	4302      	orrs	r2, r0
 80070b4:	d09e      	beq.n	8006ff4 <_strtod_l+0xc4>
 80070b6:	2500      	movs	r5, #0
 80070b8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80070bc:	f108 0201 	add.w	r2, r8, #1
 80070c0:	9217      	str	r2, [sp, #92]	; 0x5c
 80070c2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80070c6:	2a2b      	cmp	r2, #43	; 0x2b
 80070c8:	d075      	beq.n	80071b6 <_strtod_l+0x286>
 80070ca:	2a2d      	cmp	r2, #45	; 0x2d
 80070cc:	d07b      	beq.n	80071c6 <_strtod_l+0x296>
 80070ce:	f04f 0c00 	mov.w	ip, #0
 80070d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80070d6:	2909      	cmp	r1, #9
 80070d8:	f240 8082 	bls.w	80071e0 <_strtod_l+0x2b0>
 80070dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80070e0:	2600      	movs	r6, #0
 80070e2:	e09d      	b.n	8007220 <_strtod_l+0x2f0>
 80070e4:	2300      	movs	r3, #0
 80070e6:	e7c4      	b.n	8007072 <_strtod_l+0x142>
 80070e8:	2f08      	cmp	r7, #8
 80070ea:	bfd8      	it	le
 80070ec:	9907      	ldrle	r1, [sp, #28]
 80070ee:	f100 0001 	add.w	r0, r0, #1
 80070f2:	bfda      	itte	le
 80070f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80070f8:	9307      	strle	r3, [sp, #28]
 80070fa:	fb02 3909 	mlagt	r9, r2, r9, r3
 80070fe:	3701      	adds	r7, #1
 8007100:	9017      	str	r0, [sp, #92]	; 0x5c
 8007102:	e7bf      	b.n	8007084 <_strtod_l+0x154>
 8007104:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007106:	195a      	adds	r2, r3, r5
 8007108:	9217      	str	r2, [sp, #92]	; 0x5c
 800710a:	5d5a      	ldrb	r2, [r3, r5]
 800710c:	2f00      	cmp	r7, #0
 800710e:	d037      	beq.n	8007180 <_strtod_l+0x250>
 8007110:	9005      	str	r0, [sp, #20]
 8007112:	463d      	mov	r5, r7
 8007114:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007118:	2b09      	cmp	r3, #9
 800711a:	d912      	bls.n	8007142 <_strtod_l+0x212>
 800711c:	2301      	movs	r3, #1
 800711e:	e7c2      	b.n	80070a6 <_strtod_l+0x176>
 8007120:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007122:	1c5a      	adds	r2, r3, #1
 8007124:	9217      	str	r2, [sp, #92]	; 0x5c
 8007126:	785a      	ldrb	r2, [r3, #1]
 8007128:	3001      	adds	r0, #1
 800712a:	2a30      	cmp	r2, #48	; 0x30
 800712c:	d0f8      	beq.n	8007120 <_strtod_l+0x1f0>
 800712e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007132:	2b08      	cmp	r3, #8
 8007134:	f200 84d9 	bhi.w	8007aea <_strtod_l+0xbba>
 8007138:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800713a:	9005      	str	r0, [sp, #20]
 800713c:	2000      	movs	r0, #0
 800713e:	9308      	str	r3, [sp, #32]
 8007140:	4605      	mov	r5, r0
 8007142:	3a30      	subs	r2, #48	; 0x30
 8007144:	f100 0301 	add.w	r3, r0, #1
 8007148:	d014      	beq.n	8007174 <_strtod_l+0x244>
 800714a:	9905      	ldr	r1, [sp, #20]
 800714c:	4419      	add	r1, r3
 800714e:	9105      	str	r1, [sp, #20]
 8007150:	462b      	mov	r3, r5
 8007152:	eb00 0e05 	add.w	lr, r0, r5
 8007156:	210a      	movs	r1, #10
 8007158:	4573      	cmp	r3, lr
 800715a:	d113      	bne.n	8007184 <_strtod_l+0x254>
 800715c:	182b      	adds	r3, r5, r0
 800715e:	2b08      	cmp	r3, #8
 8007160:	f105 0501 	add.w	r5, r5, #1
 8007164:	4405      	add	r5, r0
 8007166:	dc1c      	bgt.n	80071a2 <_strtod_l+0x272>
 8007168:	9907      	ldr	r1, [sp, #28]
 800716a:	230a      	movs	r3, #10
 800716c:	fb03 2301 	mla	r3, r3, r1, r2
 8007170:	9307      	str	r3, [sp, #28]
 8007172:	2300      	movs	r3, #0
 8007174:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007176:	1c51      	adds	r1, r2, #1
 8007178:	9117      	str	r1, [sp, #92]	; 0x5c
 800717a:	7852      	ldrb	r2, [r2, #1]
 800717c:	4618      	mov	r0, r3
 800717e:	e7c9      	b.n	8007114 <_strtod_l+0x1e4>
 8007180:	4638      	mov	r0, r7
 8007182:	e7d2      	b.n	800712a <_strtod_l+0x1fa>
 8007184:	2b08      	cmp	r3, #8
 8007186:	dc04      	bgt.n	8007192 <_strtod_l+0x262>
 8007188:	9e07      	ldr	r6, [sp, #28]
 800718a:	434e      	muls	r6, r1
 800718c:	9607      	str	r6, [sp, #28]
 800718e:	3301      	adds	r3, #1
 8007190:	e7e2      	b.n	8007158 <_strtod_l+0x228>
 8007192:	f103 0c01 	add.w	ip, r3, #1
 8007196:	f1bc 0f10 	cmp.w	ip, #16
 800719a:	bfd8      	it	le
 800719c:	fb01 f909 	mulle.w	r9, r1, r9
 80071a0:	e7f5      	b.n	800718e <_strtod_l+0x25e>
 80071a2:	2d10      	cmp	r5, #16
 80071a4:	bfdc      	itt	le
 80071a6:	230a      	movle	r3, #10
 80071a8:	fb03 2909 	mlale	r9, r3, r9, r2
 80071ac:	e7e1      	b.n	8007172 <_strtod_l+0x242>
 80071ae:	2300      	movs	r3, #0
 80071b0:	9305      	str	r3, [sp, #20]
 80071b2:	2301      	movs	r3, #1
 80071b4:	e77c      	b.n	80070b0 <_strtod_l+0x180>
 80071b6:	f04f 0c00 	mov.w	ip, #0
 80071ba:	f108 0202 	add.w	r2, r8, #2
 80071be:	9217      	str	r2, [sp, #92]	; 0x5c
 80071c0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80071c4:	e785      	b.n	80070d2 <_strtod_l+0x1a2>
 80071c6:	f04f 0c01 	mov.w	ip, #1
 80071ca:	e7f6      	b.n	80071ba <_strtod_l+0x28a>
 80071cc:	0800ba84 	.word	0x0800ba84
 80071d0:	0800b7d8 	.word	0x0800b7d8
 80071d4:	7ff00000 	.word	0x7ff00000
 80071d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071da:	1c51      	adds	r1, r2, #1
 80071dc:	9117      	str	r1, [sp, #92]	; 0x5c
 80071de:	7852      	ldrb	r2, [r2, #1]
 80071e0:	2a30      	cmp	r2, #48	; 0x30
 80071e2:	d0f9      	beq.n	80071d8 <_strtod_l+0x2a8>
 80071e4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80071e8:	2908      	cmp	r1, #8
 80071ea:	f63f af79 	bhi.w	80070e0 <_strtod_l+0x1b0>
 80071ee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80071f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071f4:	9206      	str	r2, [sp, #24]
 80071f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071f8:	1c51      	adds	r1, r2, #1
 80071fa:	9117      	str	r1, [sp, #92]	; 0x5c
 80071fc:	7852      	ldrb	r2, [r2, #1]
 80071fe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007202:	2e09      	cmp	r6, #9
 8007204:	d937      	bls.n	8007276 <_strtod_l+0x346>
 8007206:	9e06      	ldr	r6, [sp, #24]
 8007208:	1b89      	subs	r1, r1, r6
 800720a:	2908      	cmp	r1, #8
 800720c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007210:	dc02      	bgt.n	8007218 <_strtod_l+0x2e8>
 8007212:	4576      	cmp	r6, lr
 8007214:	bfa8      	it	ge
 8007216:	4676      	movge	r6, lr
 8007218:	f1bc 0f00 	cmp.w	ip, #0
 800721c:	d000      	beq.n	8007220 <_strtod_l+0x2f0>
 800721e:	4276      	negs	r6, r6
 8007220:	2d00      	cmp	r5, #0
 8007222:	d14d      	bne.n	80072c0 <_strtod_l+0x390>
 8007224:	9904      	ldr	r1, [sp, #16]
 8007226:	4301      	orrs	r1, r0
 8007228:	f47f aec6 	bne.w	8006fb8 <_strtod_l+0x88>
 800722c:	2b00      	cmp	r3, #0
 800722e:	f47f aee1 	bne.w	8006ff4 <_strtod_l+0xc4>
 8007232:	2a69      	cmp	r2, #105	; 0x69
 8007234:	d027      	beq.n	8007286 <_strtod_l+0x356>
 8007236:	dc24      	bgt.n	8007282 <_strtod_l+0x352>
 8007238:	2a49      	cmp	r2, #73	; 0x49
 800723a:	d024      	beq.n	8007286 <_strtod_l+0x356>
 800723c:	2a4e      	cmp	r2, #78	; 0x4e
 800723e:	f47f aed9 	bne.w	8006ff4 <_strtod_l+0xc4>
 8007242:	499f      	ldr	r1, [pc, #636]	; (80074c0 <_strtod_l+0x590>)
 8007244:	a817      	add	r0, sp, #92	; 0x5c
 8007246:	f002 f8d7 	bl	80093f8 <__match>
 800724a:	2800      	cmp	r0, #0
 800724c:	f43f aed2 	beq.w	8006ff4 <_strtod_l+0xc4>
 8007250:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	2b28      	cmp	r3, #40	; 0x28
 8007256:	d12d      	bne.n	80072b4 <_strtod_l+0x384>
 8007258:	499a      	ldr	r1, [pc, #616]	; (80074c4 <_strtod_l+0x594>)
 800725a:	aa1a      	add	r2, sp, #104	; 0x68
 800725c:	a817      	add	r0, sp, #92	; 0x5c
 800725e:	f002 f8df 	bl	8009420 <__hexnan>
 8007262:	2805      	cmp	r0, #5
 8007264:	d126      	bne.n	80072b4 <_strtod_l+0x384>
 8007266:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007268:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800726c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007270:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007274:	e6a0      	b.n	8006fb8 <_strtod_l+0x88>
 8007276:	210a      	movs	r1, #10
 8007278:	fb01 2e0e 	mla	lr, r1, lr, r2
 800727c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007280:	e7b9      	b.n	80071f6 <_strtod_l+0x2c6>
 8007282:	2a6e      	cmp	r2, #110	; 0x6e
 8007284:	e7db      	b.n	800723e <_strtod_l+0x30e>
 8007286:	4990      	ldr	r1, [pc, #576]	; (80074c8 <_strtod_l+0x598>)
 8007288:	a817      	add	r0, sp, #92	; 0x5c
 800728a:	f002 f8b5 	bl	80093f8 <__match>
 800728e:	2800      	cmp	r0, #0
 8007290:	f43f aeb0 	beq.w	8006ff4 <_strtod_l+0xc4>
 8007294:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007296:	498d      	ldr	r1, [pc, #564]	; (80074cc <_strtod_l+0x59c>)
 8007298:	3b01      	subs	r3, #1
 800729a:	a817      	add	r0, sp, #92	; 0x5c
 800729c:	9317      	str	r3, [sp, #92]	; 0x5c
 800729e:	f002 f8ab 	bl	80093f8 <__match>
 80072a2:	b910      	cbnz	r0, 80072aa <_strtod_l+0x37a>
 80072a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072a6:	3301      	adds	r3, #1
 80072a8:	9317      	str	r3, [sp, #92]	; 0x5c
 80072aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 80074dc <_strtod_l+0x5ac>
 80072ae:	f04f 0a00 	mov.w	sl, #0
 80072b2:	e681      	b.n	8006fb8 <_strtod_l+0x88>
 80072b4:	4886      	ldr	r0, [pc, #536]	; (80074d0 <_strtod_l+0x5a0>)
 80072b6:	f003 fde3 	bl	800ae80 <nan>
 80072ba:	ec5b ab10 	vmov	sl, fp, d0
 80072be:	e67b      	b.n	8006fb8 <_strtod_l+0x88>
 80072c0:	9b05      	ldr	r3, [sp, #20]
 80072c2:	9807      	ldr	r0, [sp, #28]
 80072c4:	1af3      	subs	r3, r6, r3
 80072c6:	2f00      	cmp	r7, #0
 80072c8:	bf08      	it	eq
 80072ca:	462f      	moveq	r7, r5
 80072cc:	2d10      	cmp	r5, #16
 80072ce:	9306      	str	r3, [sp, #24]
 80072d0:	46a8      	mov	r8, r5
 80072d2:	bfa8      	it	ge
 80072d4:	f04f 0810 	movge.w	r8, #16
 80072d8:	f7f9 f914 	bl	8000504 <__aeabi_ui2d>
 80072dc:	2d09      	cmp	r5, #9
 80072de:	4682      	mov	sl, r0
 80072e0:	468b      	mov	fp, r1
 80072e2:	dd13      	ble.n	800730c <_strtod_l+0x3dc>
 80072e4:	4b7b      	ldr	r3, [pc, #492]	; (80074d4 <_strtod_l+0x5a4>)
 80072e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80072ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072ee:	f7f9 f983 	bl	80005f8 <__aeabi_dmul>
 80072f2:	4682      	mov	sl, r0
 80072f4:	4648      	mov	r0, r9
 80072f6:	468b      	mov	fp, r1
 80072f8:	f7f9 f904 	bl	8000504 <__aeabi_ui2d>
 80072fc:	4602      	mov	r2, r0
 80072fe:	460b      	mov	r3, r1
 8007300:	4650      	mov	r0, sl
 8007302:	4659      	mov	r1, fp
 8007304:	f7f8 ffc2 	bl	800028c <__adddf3>
 8007308:	4682      	mov	sl, r0
 800730a:	468b      	mov	fp, r1
 800730c:	2d0f      	cmp	r5, #15
 800730e:	dc38      	bgt.n	8007382 <_strtod_l+0x452>
 8007310:	9b06      	ldr	r3, [sp, #24]
 8007312:	2b00      	cmp	r3, #0
 8007314:	f43f ae50 	beq.w	8006fb8 <_strtod_l+0x88>
 8007318:	dd24      	ble.n	8007364 <_strtod_l+0x434>
 800731a:	2b16      	cmp	r3, #22
 800731c:	dc0b      	bgt.n	8007336 <_strtod_l+0x406>
 800731e:	496d      	ldr	r1, [pc, #436]	; (80074d4 <_strtod_l+0x5a4>)
 8007320:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007324:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007328:	4652      	mov	r2, sl
 800732a:	465b      	mov	r3, fp
 800732c:	f7f9 f964 	bl	80005f8 <__aeabi_dmul>
 8007330:	4682      	mov	sl, r0
 8007332:	468b      	mov	fp, r1
 8007334:	e640      	b.n	8006fb8 <_strtod_l+0x88>
 8007336:	9a06      	ldr	r2, [sp, #24]
 8007338:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800733c:	4293      	cmp	r3, r2
 800733e:	db20      	blt.n	8007382 <_strtod_l+0x452>
 8007340:	4c64      	ldr	r4, [pc, #400]	; (80074d4 <_strtod_l+0x5a4>)
 8007342:	f1c5 050f 	rsb	r5, r5, #15
 8007346:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800734a:	4652      	mov	r2, sl
 800734c:	465b      	mov	r3, fp
 800734e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007352:	f7f9 f951 	bl	80005f8 <__aeabi_dmul>
 8007356:	9b06      	ldr	r3, [sp, #24]
 8007358:	1b5d      	subs	r5, r3, r5
 800735a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800735e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007362:	e7e3      	b.n	800732c <_strtod_l+0x3fc>
 8007364:	9b06      	ldr	r3, [sp, #24]
 8007366:	3316      	adds	r3, #22
 8007368:	db0b      	blt.n	8007382 <_strtod_l+0x452>
 800736a:	9b05      	ldr	r3, [sp, #20]
 800736c:	1b9e      	subs	r6, r3, r6
 800736e:	4b59      	ldr	r3, [pc, #356]	; (80074d4 <_strtod_l+0x5a4>)
 8007370:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007374:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007378:	4650      	mov	r0, sl
 800737a:	4659      	mov	r1, fp
 800737c:	f7f9 fa66 	bl	800084c <__aeabi_ddiv>
 8007380:	e7d6      	b.n	8007330 <_strtod_l+0x400>
 8007382:	9b06      	ldr	r3, [sp, #24]
 8007384:	eba5 0808 	sub.w	r8, r5, r8
 8007388:	4498      	add	r8, r3
 800738a:	f1b8 0f00 	cmp.w	r8, #0
 800738e:	dd74      	ble.n	800747a <_strtod_l+0x54a>
 8007390:	f018 030f 	ands.w	r3, r8, #15
 8007394:	d00a      	beq.n	80073ac <_strtod_l+0x47c>
 8007396:	494f      	ldr	r1, [pc, #316]	; (80074d4 <_strtod_l+0x5a4>)
 8007398:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800739c:	4652      	mov	r2, sl
 800739e:	465b      	mov	r3, fp
 80073a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073a4:	f7f9 f928 	bl	80005f8 <__aeabi_dmul>
 80073a8:	4682      	mov	sl, r0
 80073aa:	468b      	mov	fp, r1
 80073ac:	f038 080f 	bics.w	r8, r8, #15
 80073b0:	d04f      	beq.n	8007452 <_strtod_l+0x522>
 80073b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80073b6:	dd22      	ble.n	80073fe <_strtod_l+0x4ce>
 80073b8:	2500      	movs	r5, #0
 80073ba:	462e      	mov	r6, r5
 80073bc:	9507      	str	r5, [sp, #28]
 80073be:	9505      	str	r5, [sp, #20]
 80073c0:	2322      	movs	r3, #34	; 0x22
 80073c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80074dc <_strtod_l+0x5ac>
 80073c6:	6023      	str	r3, [r4, #0]
 80073c8:	f04f 0a00 	mov.w	sl, #0
 80073cc:	9b07      	ldr	r3, [sp, #28]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f43f adf2 	beq.w	8006fb8 <_strtod_l+0x88>
 80073d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80073d6:	4620      	mov	r0, r4
 80073d8:	f002 f9a6 	bl	8009728 <_Bfree>
 80073dc:	9905      	ldr	r1, [sp, #20]
 80073de:	4620      	mov	r0, r4
 80073e0:	f002 f9a2 	bl	8009728 <_Bfree>
 80073e4:	4631      	mov	r1, r6
 80073e6:	4620      	mov	r0, r4
 80073e8:	f002 f99e 	bl	8009728 <_Bfree>
 80073ec:	9907      	ldr	r1, [sp, #28]
 80073ee:	4620      	mov	r0, r4
 80073f0:	f002 f99a 	bl	8009728 <_Bfree>
 80073f4:	4629      	mov	r1, r5
 80073f6:	4620      	mov	r0, r4
 80073f8:	f002 f996 	bl	8009728 <_Bfree>
 80073fc:	e5dc      	b.n	8006fb8 <_strtod_l+0x88>
 80073fe:	4b36      	ldr	r3, [pc, #216]	; (80074d8 <_strtod_l+0x5a8>)
 8007400:	9304      	str	r3, [sp, #16]
 8007402:	2300      	movs	r3, #0
 8007404:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007408:	4650      	mov	r0, sl
 800740a:	4659      	mov	r1, fp
 800740c:	4699      	mov	r9, r3
 800740e:	f1b8 0f01 	cmp.w	r8, #1
 8007412:	dc21      	bgt.n	8007458 <_strtod_l+0x528>
 8007414:	b10b      	cbz	r3, 800741a <_strtod_l+0x4ea>
 8007416:	4682      	mov	sl, r0
 8007418:	468b      	mov	fp, r1
 800741a:	4b2f      	ldr	r3, [pc, #188]	; (80074d8 <_strtod_l+0x5a8>)
 800741c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007420:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007424:	4652      	mov	r2, sl
 8007426:	465b      	mov	r3, fp
 8007428:	e9d9 0100 	ldrd	r0, r1, [r9]
 800742c:	f7f9 f8e4 	bl	80005f8 <__aeabi_dmul>
 8007430:	4b2a      	ldr	r3, [pc, #168]	; (80074dc <_strtod_l+0x5ac>)
 8007432:	460a      	mov	r2, r1
 8007434:	400b      	ands	r3, r1
 8007436:	492a      	ldr	r1, [pc, #168]	; (80074e0 <_strtod_l+0x5b0>)
 8007438:	428b      	cmp	r3, r1
 800743a:	4682      	mov	sl, r0
 800743c:	d8bc      	bhi.n	80073b8 <_strtod_l+0x488>
 800743e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007442:	428b      	cmp	r3, r1
 8007444:	bf86      	itte	hi
 8007446:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80074e4 <_strtod_l+0x5b4>
 800744a:	f04f 3aff 	movhi.w	sl, #4294967295
 800744e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007452:	2300      	movs	r3, #0
 8007454:	9304      	str	r3, [sp, #16]
 8007456:	e084      	b.n	8007562 <_strtod_l+0x632>
 8007458:	f018 0f01 	tst.w	r8, #1
 800745c:	d005      	beq.n	800746a <_strtod_l+0x53a>
 800745e:	9b04      	ldr	r3, [sp, #16]
 8007460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007464:	f7f9 f8c8 	bl	80005f8 <__aeabi_dmul>
 8007468:	2301      	movs	r3, #1
 800746a:	9a04      	ldr	r2, [sp, #16]
 800746c:	3208      	adds	r2, #8
 800746e:	f109 0901 	add.w	r9, r9, #1
 8007472:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007476:	9204      	str	r2, [sp, #16]
 8007478:	e7c9      	b.n	800740e <_strtod_l+0x4de>
 800747a:	d0ea      	beq.n	8007452 <_strtod_l+0x522>
 800747c:	f1c8 0800 	rsb	r8, r8, #0
 8007480:	f018 020f 	ands.w	r2, r8, #15
 8007484:	d00a      	beq.n	800749c <_strtod_l+0x56c>
 8007486:	4b13      	ldr	r3, [pc, #76]	; (80074d4 <_strtod_l+0x5a4>)
 8007488:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800748c:	4650      	mov	r0, sl
 800748e:	4659      	mov	r1, fp
 8007490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007494:	f7f9 f9da 	bl	800084c <__aeabi_ddiv>
 8007498:	4682      	mov	sl, r0
 800749a:	468b      	mov	fp, r1
 800749c:	ea5f 1828 	movs.w	r8, r8, asr #4
 80074a0:	d0d7      	beq.n	8007452 <_strtod_l+0x522>
 80074a2:	f1b8 0f1f 	cmp.w	r8, #31
 80074a6:	dd1f      	ble.n	80074e8 <_strtod_l+0x5b8>
 80074a8:	2500      	movs	r5, #0
 80074aa:	462e      	mov	r6, r5
 80074ac:	9507      	str	r5, [sp, #28]
 80074ae:	9505      	str	r5, [sp, #20]
 80074b0:	2322      	movs	r3, #34	; 0x22
 80074b2:	f04f 0a00 	mov.w	sl, #0
 80074b6:	f04f 0b00 	mov.w	fp, #0
 80074ba:	6023      	str	r3, [r4, #0]
 80074bc:	e786      	b.n	80073cc <_strtod_l+0x49c>
 80074be:	bf00      	nop
 80074c0:	0800b7ad 	.word	0x0800b7ad
 80074c4:	0800b7ec 	.word	0x0800b7ec
 80074c8:	0800b7a5 	.word	0x0800b7a5
 80074cc:	0800b92c 	.word	0x0800b92c
 80074d0:	0800b5a1 	.word	0x0800b5a1
 80074d4:	0800bb20 	.word	0x0800bb20
 80074d8:	0800baf8 	.word	0x0800baf8
 80074dc:	7ff00000 	.word	0x7ff00000
 80074e0:	7ca00000 	.word	0x7ca00000
 80074e4:	7fefffff 	.word	0x7fefffff
 80074e8:	f018 0310 	ands.w	r3, r8, #16
 80074ec:	bf18      	it	ne
 80074ee:	236a      	movne	r3, #106	; 0x6a
 80074f0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80078a0 <_strtod_l+0x970>
 80074f4:	9304      	str	r3, [sp, #16]
 80074f6:	4650      	mov	r0, sl
 80074f8:	4659      	mov	r1, fp
 80074fa:	2300      	movs	r3, #0
 80074fc:	f018 0f01 	tst.w	r8, #1
 8007500:	d004      	beq.n	800750c <_strtod_l+0x5dc>
 8007502:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007506:	f7f9 f877 	bl	80005f8 <__aeabi_dmul>
 800750a:	2301      	movs	r3, #1
 800750c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007510:	f109 0908 	add.w	r9, r9, #8
 8007514:	d1f2      	bne.n	80074fc <_strtod_l+0x5cc>
 8007516:	b10b      	cbz	r3, 800751c <_strtod_l+0x5ec>
 8007518:	4682      	mov	sl, r0
 800751a:	468b      	mov	fp, r1
 800751c:	9b04      	ldr	r3, [sp, #16]
 800751e:	b1c3      	cbz	r3, 8007552 <_strtod_l+0x622>
 8007520:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007524:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007528:	2b00      	cmp	r3, #0
 800752a:	4659      	mov	r1, fp
 800752c:	dd11      	ble.n	8007552 <_strtod_l+0x622>
 800752e:	2b1f      	cmp	r3, #31
 8007530:	f340 8124 	ble.w	800777c <_strtod_l+0x84c>
 8007534:	2b34      	cmp	r3, #52	; 0x34
 8007536:	bfde      	ittt	le
 8007538:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800753c:	f04f 33ff 	movle.w	r3, #4294967295
 8007540:	fa03 f202 	lslle.w	r2, r3, r2
 8007544:	f04f 0a00 	mov.w	sl, #0
 8007548:	bfcc      	ite	gt
 800754a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800754e:	ea02 0b01 	andle.w	fp, r2, r1
 8007552:	2200      	movs	r2, #0
 8007554:	2300      	movs	r3, #0
 8007556:	4650      	mov	r0, sl
 8007558:	4659      	mov	r1, fp
 800755a:	f7f9 fab5 	bl	8000ac8 <__aeabi_dcmpeq>
 800755e:	2800      	cmp	r0, #0
 8007560:	d1a2      	bne.n	80074a8 <_strtod_l+0x578>
 8007562:	9b07      	ldr	r3, [sp, #28]
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	9908      	ldr	r1, [sp, #32]
 8007568:	462b      	mov	r3, r5
 800756a:	463a      	mov	r2, r7
 800756c:	4620      	mov	r0, r4
 800756e:	f002 f943 	bl	80097f8 <__s2b>
 8007572:	9007      	str	r0, [sp, #28]
 8007574:	2800      	cmp	r0, #0
 8007576:	f43f af1f 	beq.w	80073b8 <_strtod_l+0x488>
 800757a:	9b05      	ldr	r3, [sp, #20]
 800757c:	1b9e      	subs	r6, r3, r6
 800757e:	9b06      	ldr	r3, [sp, #24]
 8007580:	2b00      	cmp	r3, #0
 8007582:	bfb4      	ite	lt
 8007584:	4633      	movlt	r3, r6
 8007586:	2300      	movge	r3, #0
 8007588:	930c      	str	r3, [sp, #48]	; 0x30
 800758a:	9b06      	ldr	r3, [sp, #24]
 800758c:	2500      	movs	r5, #0
 800758e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007592:	9312      	str	r3, [sp, #72]	; 0x48
 8007594:	462e      	mov	r6, r5
 8007596:	9b07      	ldr	r3, [sp, #28]
 8007598:	4620      	mov	r0, r4
 800759a:	6859      	ldr	r1, [r3, #4]
 800759c:	f002 f884 	bl	80096a8 <_Balloc>
 80075a0:	9005      	str	r0, [sp, #20]
 80075a2:	2800      	cmp	r0, #0
 80075a4:	f43f af0c 	beq.w	80073c0 <_strtod_l+0x490>
 80075a8:	9b07      	ldr	r3, [sp, #28]
 80075aa:	691a      	ldr	r2, [r3, #16]
 80075ac:	3202      	adds	r2, #2
 80075ae:	f103 010c 	add.w	r1, r3, #12
 80075b2:	0092      	lsls	r2, r2, #2
 80075b4:	300c      	adds	r0, #12
 80075b6:	f002 f869 	bl	800968c <memcpy>
 80075ba:	ec4b ab10 	vmov	d0, sl, fp
 80075be:	aa1a      	add	r2, sp, #104	; 0x68
 80075c0:	a919      	add	r1, sp, #100	; 0x64
 80075c2:	4620      	mov	r0, r4
 80075c4:	f002 fc5e 	bl	8009e84 <__d2b>
 80075c8:	ec4b ab18 	vmov	d8, sl, fp
 80075cc:	9018      	str	r0, [sp, #96]	; 0x60
 80075ce:	2800      	cmp	r0, #0
 80075d0:	f43f aef6 	beq.w	80073c0 <_strtod_l+0x490>
 80075d4:	2101      	movs	r1, #1
 80075d6:	4620      	mov	r0, r4
 80075d8:	f002 f9a8 	bl	800992c <__i2b>
 80075dc:	4606      	mov	r6, r0
 80075de:	2800      	cmp	r0, #0
 80075e0:	f43f aeee 	beq.w	80073c0 <_strtod_l+0x490>
 80075e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80075e6:	9904      	ldr	r1, [sp, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	bfab      	itete	ge
 80075ec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80075ee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80075f0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80075f2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80075f6:	bfac      	ite	ge
 80075f8:	eb03 0902 	addge.w	r9, r3, r2
 80075fc:	1ad7      	sublt	r7, r2, r3
 80075fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007600:	eba3 0801 	sub.w	r8, r3, r1
 8007604:	4490      	add	r8, r2
 8007606:	4ba1      	ldr	r3, [pc, #644]	; (800788c <_strtod_l+0x95c>)
 8007608:	f108 38ff 	add.w	r8, r8, #4294967295
 800760c:	4598      	cmp	r8, r3
 800760e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007612:	f280 80c7 	bge.w	80077a4 <_strtod_l+0x874>
 8007616:	eba3 0308 	sub.w	r3, r3, r8
 800761a:	2b1f      	cmp	r3, #31
 800761c:	eba2 0203 	sub.w	r2, r2, r3
 8007620:	f04f 0101 	mov.w	r1, #1
 8007624:	f300 80b1 	bgt.w	800778a <_strtod_l+0x85a>
 8007628:	fa01 f303 	lsl.w	r3, r1, r3
 800762c:	930d      	str	r3, [sp, #52]	; 0x34
 800762e:	2300      	movs	r3, #0
 8007630:	9308      	str	r3, [sp, #32]
 8007632:	eb09 0802 	add.w	r8, r9, r2
 8007636:	9b04      	ldr	r3, [sp, #16]
 8007638:	45c1      	cmp	r9, r8
 800763a:	4417      	add	r7, r2
 800763c:	441f      	add	r7, r3
 800763e:	464b      	mov	r3, r9
 8007640:	bfa8      	it	ge
 8007642:	4643      	movge	r3, r8
 8007644:	42bb      	cmp	r3, r7
 8007646:	bfa8      	it	ge
 8007648:	463b      	movge	r3, r7
 800764a:	2b00      	cmp	r3, #0
 800764c:	bfc2      	ittt	gt
 800764e:	eba8 0803 	subgt.w	r8, r8, r3
 8007652:	1aff      	subgt	r7, r7, r3
 8007654:	eba9 0903 	subgt.w	r9, r9, r3
 8007658:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800765a:	2b00      	cmp	r3, #0
 800765c:	dd17      	ble.n	800768e <_strtod_l+0x75e>
 800765e:	4631      	mov	r1, r6
 8007660:	461a      	mov	r2, r3
 8007662:	4620      	mov	r0, r4
 8007664:	f002 fa22 	bl	8009aac <__pow5mult>
 8007668:	4606      	mov	r6, r0
 800766a:	2800      	cmp	r0, #0
 800766c:	f43f aea8 	beq.w	80073c0 <_strtod_l+0x490>
 8007670:	4601      	mov	r1, r0
 8007672:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007674:	4620      	mov	r0, r4
 8007676:	f002 f96f 	bl	8009958 <__multiply>
 800767a:	900b      	str	r0, [sp, #44]	; 0x2c
 800767c:	2800      	cmp	r0, #0
 800767e:	f43f ae9f 	beq.w	80073c0 <_strtod_l+0x490>
 8007682:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007684:	4620      	mov	r0, r4
 8007686:	f002 f84f 	bl	8009728 <_Bfree>
 800768a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800768c:	9318      	str	r3, [sp, #96]	; 0x60
 800768e:	f1b8 0f00 	cmp.w	r8, #0
 8007692:	f300 808c 	bgt.w	80077ae <_strtod_l+0x87e>
 8007696:	9b06      	ldr	r3, [sp, #24]
 8007698:	2b00      	cmp	r3, #0
 800769a:	dd08      	ble.n	80076ae <_strtod_l+0x77e>
 800769c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800769e:	9905      	ldr	r1, [sp, #20]
 80076a0:	4620      	mov	r0, r4
 80076a2:	f002 fa03 	bl	8009aac <__pow5mult>
 80076a6:	9005      	str	r0, [sp, #20]
 80076a8:	2800      	cmp	r0, #0
 80076aa:	f43f ae89 	beq.w	80073c0 <_strtod_l+0x490>
 80076ae:	2f00      	cmp	r7, #0
 80076b0:	dd08      	ble.n	80076c4 <_strtod_l+0x794>
 80076b2:	9905      	ldr	r1, [sp, #20]
 80076b4:	463a      	mov	r2, r7
 80076b6:	4620      	mov	r0, r4
 80076b8:	f002 fa52 	bl	8009b60 <__lshift>
 80076bc:	9005      	str	r0, [sp, #20]
 80076be:	2800      	cmp	r0, #0
 80076c0:	f43f ae7e 	beq.w	80073c0 <_strtod_l+0x490>
 80076c4:	f1b9 0f00 	cmp.w	r9, #0
 80076c8:	dd08      	ble.n	80076dc <_strtod_l+0x7ac>
 80076ca:	4631      	mov	r1, r6
 80076cc:	464a      	mov	r2, r9
 80076ce:	4620      	mov	r0, r4
 80076d0:	f002 fa46 	bl	8009b60 <__lshift>
 80076d4:	4606      	mov	r6, r0
 80076d6:	2800      	cmp	r0, #0
 80076d8:	f43f ae72 	beq.w	80073c0 <_strtod_l+0x490>
 80076dc:	9a05      	ldr	r2, [sp, #20]
 80076de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80076e0:	4620      	mov	r0, r4
 80076e2:	f002 fac9 	bl	8009c78 <__mdiff>
 80076e6:	4605      	mov	r5, r0
 80076e8:	2800      	cmp	r0, #0
 80076ea:	f43f ae69 	beq.w	80073c0 <_strtod_l+0x490>
 80076ee:	68c3      	ldr	r3, [r0, #12]
 80076f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80076f2:	2300      	movs	r3, #0
 80076f4:	60c3      	str	r3, [r0, #12]
 80076f6:	4631      	mov	r1, r6
 80076f8:	f002 faa2 	bl	8009c40 <__mcmp>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	da60      	bge.n	80077c2 <_strtod_l+0x892>
 8007700:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007702:	ea53 030a 	orrs.w	r3, r3, sl
 8007706:	f040 8082 	bne.w	800780e <_strtod_l+0x8de>
 800770a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800770e:	2b00      	cmp	r3, #0
 8007710:	d17d      	bne.n	800780e <_strtod_l+0x8de>
 8007712:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007716:	0d1b      	lsrs	r3, r3, #20
 8007718:	051b      	lsls	r3, r3, #20
 800771a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800771e:	d976      	bls.n	800780e <_strtod_l+0x8de>
 8007720:	696b      	ldr	r3, [r5, #20]
 8007722:	b913      	cbnz	r3, 800772a <_strtod_l+0x7fa>
 8007724:	692b      	ldr	r3, [r5, #16]
 8007726:	2b01      	cmp	r3, #1
 8007728:	dd71      	ble.n	800780e <_strtod_l+0x8de>
 800772a:	4629      	mov	r1, r5
 800772c:	2201      	movs	r2, #1
 800772e:	4620      	mov	r0, r4
 8007730:	f002 fa16 	bl	8009b60 <__lshift>
 8007734:	4631      	mov	r1, r6
 8007736:	4605      	mov	r5, r0
 8007738:	f002 fa82 	bl	8009c40 <__mcmp>
 800773c:	2800      	cmp	r0, #0
 800773e:	dd66      	ble.n	800780e <_strtod_l+0x8de>
 8007740:	9904      	ldr	r1, [sp, #16]
 8007742:	4a53      	ldr	r2, [pc, #332]	; (8007890 <_strtod_l+0x960>)
 8007744:	465b      	mov	r3, fp
 8007746:	2900      	cmp	r1, #0
 8007748:	f000 8081 	beq.w	800784e <_strtod_l+0x91e>
 800774c:	ea02 010b 	and.w	r1, r2, fp
 8007750:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007754:	dc7b      	bgt.n	800784e <_strtod_l+0x91e>
 8007756:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800775a:	f77f aea9 	ble.w	80074b0 <_strtod_l+0x580>
 800775e:	4b4d      	ldr	r3, [pc, #308]	; (8007894 <_strtod_l+0x964>)
 8007760:	4650      	mov	r0, sl
 8007762:	4659      	mov	r1, fp
 8007764:	2200      	movs	r2, #0
 8007766:	f7f8 ff47 	bl	80005f8 <__aeabi_dmul>
 800776a:	460b      	mov	r3, r1
 800776c:	4303      	orrs	r3, r0
 800776e:	bf08      	it	eq
 8007770:	2322      	moveq	r3, #34	; 0x22
 8007772:	4682      	mov	sl, r0
 8007774:	468b      	mov	fp, r1
 8007776:	bf08      	it	eq
 8007778:	6023      	streq	r3, [r4, #0]
 800777a:	e62b      	b.n	80073d4 <_strtod_l+0x4a4>
 800777c:	f04f 32ff 	mov.w	r2, #4294967295
 8007780:	fa02 f303 	lsl.w	r3, r2, r3
 8007784:	ea03 0a0a 	and.w	sl, r3, sl
 8007788:	e6e3      	b.n	8007552 <_strtod_l+0x622>
 800778a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800778e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007792:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007796:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800779a:	fa01 f308 	lsl.w	r3, r1, r8
 800779e:	9308      	str	r3, [sp, #32]
 80077a0:	910d      	str	r1, [sp, #52]	; 0x34
 80077a2:	e746      	b.n	8007632 <_strtod_l+0x702>
 80077a4:	2300      	movs	r3, #0
 80077a6:	9308      	str	r3, [sp, #32]
 80077a8:	2301      	movs	r3, #1
 80077aa:	930d      	str	r3, [sp, #52]	; 0x34
 80077ac:	e741      	b.n	8007632 <_strtod_l+0x702>
 80077ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077b0:	4642      	mov	r2, r8
 80077b2:	4620      	mov	r0, r4
 80077b4:	f002 f9d4 	bl	8009b60 <__lshift>
 80077b8:	9018      	str	r0, [sp, #96]	; 0x60
 80077ba:	2800      	cmp	r0, #0
 80077bc:	f47f af6b 	bne.w	8007696 <_strtod_l+0x766>
 80077c0:	e5fe      	b.n	80073c0 <_strtod_l+0x490>
 80077c2:	465f      	mov	r7, fp
 80077c4:	d16e      	bne.n	80078a4 <_strtod_l+0x974>
 80077c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077cc:	b342      	cbz	r2, 8007820 <_strtod_l+0x8f0>
 80077ce:	4a32      	ldr	r2, [pc, #200]	; (8007898 <_strtod_l+0x968>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d128      	bne.n	8007826 <_strtod_l+0x8f6>
 80077d4:	9b04      	ldr	r3, [sp, #16]
 80077d6:	4651      	mov	r1, sl
 80077d8:	b1eb      	cbz	r3, 8007816 <_strtod_l+0x8e6>
 80077da:	4b2d      	ldr	r3, [pc, #180]	; (8007890 <_strtod_l+0x960>)
 80077dc:	403b      	ands	r3, r7
 80077de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077e2:	f04f 32ff 	mov.w	r2, #4294967295
 80077e6:	d819      	bhi.n	800781c <_strtod_l+0x8ec>
 80077e8:	0d1b      	lsrs	r3, r3, #20
 80077ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80077ee:	fa02 f303 	lsl.w	r3, r2, r3
 80077f2:	4299      	cmp	r1, r3
 80077f4:	d117      	bne.n	8007826 <_strtod_l+0x8f6>
 80077f6:	4b29      	ldr	r3, [pc, #164]	; (800789c <_strtod_l+0x96c>)
 80077f8:	429f      	cmp	r7, r3
 80077fa:	d102      	bne.n	8007802 <_strtod_l+0x8d2>
 80077fc:	3101      	adds	r1, #1
 80077fe:	f43f addf 	beq.w	80073c0 <_strtod_l+0x490>
 8007802:	4b23      	ldr	r3, [pc, #140]	; (8007890 <_strtod_l+0x960>)
 8007804:	403b      	ands	r3, r7
 8007806:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800780a:	f04f 0a00 	mov.w	sl, #0
 800780e:	9b04      	ldr	r3, [sp, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1a4      	bne.n	800775e <_strtod_l+0x82e>
 8007814:	e5de      	b.n	80073d4 <_strtod_l+0x4a4>
 8007816:	f04f 33ff 	mov.w	r3, #4294967295
 800781a:	e7ea      	b.n	80077f2 <_strtod_l+0x8c2>
 800781c:	4613      	mov	r3, r2
 800781e:	e7e8      	b.n	80077f2 <_strtod_l+0x8c2>
 8007820:	ea53 030a 	orrs.w	r3, r3, sl
 8007824:	d08c      	beq.n	8007740 <_strtod_l+0x810>
 8007826:	9b08      	ldr	r3, [sp, #32]
 8007828:	b1db      	cbz	r3, 8007862 <_strtod_l+0x932>
 800782a:	423b      	tst	r3, r7
 800782c:	d0ef      	beq.n	800780e <_strtod_l+0x8de>
 800782e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007830:	9a04      	ldr	r2, [sp, #16]
 8007832:	4650      	mov	r0, sl
 8007834:	4659      	mov	r1, fp
 8007836:	b1c3      	cbz	r3, 800786a <_strtod_l+0x93a>
 8007838:	f7ff fb5b 	bl	8006ef2 <sulp>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	ec51 0b18 	vmov	r0, r1, d8
 8007844:	f7f8 fd22 	bl	800028c <__adddf3>
 8007848:	4682      	mov	sl, r0
 800784a:	468b      	mov	fp, r1
 800784c:	e7df      	b.n	800780e <_strtod_l+0x8de>
 800784e:	4013      	ands	r3, r2
 8007850:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007854:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007858:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800785c:	f04f 3aff 	mov.w	sl, #4294967295
 8007860:	e7d5      	b.n	800780e <_strtod_l+0x8de>
 8007862:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007864:	ea13 0f0a 	tst.w	r3, sl
 8007868:	e7e0      	b.n	800782c <_strtod_l+0x8fc>
 800786a:	f7ff fb42 	bl	8006ef2 <sulp>
 800786e:	4602      	mov	r2, r0
 8007870:	460b      	mov	r3, r1
 8007872:	ec51 0b18 	vmov	r0, r1, d8
 8007876:	f7f8 fd07 	bl	8000288 <__aeabi_dsub>
 800787a:	2200      	movs	r2, #0
 800787c:	2300      	movs	r3, #0
 800787e:	4682      	mov	sl, r0
 8007880:	468b      	mov	fp, r1
 8007882:	f7f9 f921 	bl	8000ac8 <__aeabi_dcmpeq>
 8007886:	2800      	cmp	r0, #0
 8007888:	d0c1      	beq.n	800780e <_strtod_l+0x8de>
 800788a:	e611      	b.n	80074b0 <_strtod_l+0x580>
 800788c:	fffffc02 	.word	0xfffffc02
 8007890:	7ff00000 	.word	0x7ff00000
 8007894:	39500000 	.word	0x39500000
 8007898:	000fffff 	.word	0x000fffff
 800789c:	7fefffff 	.word	0x7fefffff
 80078a0:	0800b800 	.word	0x0800b800
 80078a4:	4631      	mov	r1, r6
 80078a6:	4628      	mov	r0, r5
 80078a8:	f002 fb48 	bl	8009f3c <__ratio>
 80078ac:	ec59 8b10 	vmov	r8, r9, d0
 80078b0:	ee10 0a10 	vmov	r0, s0
 80078b4:	2200      	movs	r2, #0
 80078b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80078ba:	4649      	mov	r1, r9
 80078bc:	f7f9 f918 	bl	8000af0 <__aeabi_dcmple>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d07a      	beq.n	80079ba <_strtod_l+0xa8a>
 80078c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d04a      	beq.n	8007960 <_strtod_l+0xa30>
 80078ca:	4b95      	ldr	r3, [pc, #596]	; (8007b20 <_strtod_l+0xbf0>)
 80078cc:	2200      	movs	r2, #0
 80078ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078d2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007b20 <_strtod_l+0xbf0>
 80078d6:	f04f 0800 	mov.w	r8, #0
 80078da:	4b92      	ldr	r3, [pc, #584]	; (8007b24 <_strtod_l+0xbf4>)
 80078dc:	403b      	ands	r3, r7
 80078de:	930d      	str	r3, [sp, #52]	; 0x34
 80078e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078e2:	4b91      	ldr	r3, [pc, #580]	; (8007b28 <_strtod_l+0xbf8>)
 80078e4:	429a      	cmp	r2, r3
 80078e6:	f040 80b0 	bne.w	8007a4a <_strtod_l+0xb1a>
 80078ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078ee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80078f2:	ec4b ab10 	vmov	d0, sl, fp
 80078f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80078fa:	f002 fa47 	bl	8009d8c <__ulp>
 80078fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007902:	ec53 2b10 	vmov	r2, r3, d0
 8007906:	f7f8 fe77 	bl	80005f8 <__aeabi_dmul>
 800790a:	4652      	mov	r2, sl
 800790c:	465b      	mov	r3, fp
 800790e:	f7f8 fcbd 	bl	800028c <__adddf3>
 8007912:	460b      	mov	r3, r1
 8007914:	4983      	ldr	r1, [pc, #524]	; (8007b24 <_strtod_l+0xbf4>)
 8007916:	4a85      	ldr	r2, [pc, #532]	; (8007b2c <_strtod_l+0xbfc>)
 8007918:	4019      	ands	r1, r3
 800791a:	4291      	cmp	r1, r2
 800791c:	4682      	mov	sl, r0
 800791e:	d960      	bls.n	80079e2 <_strtod_l+0xab2>
 8007920:	ee18 3a90 	vmov	r3, s17
 8007924:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007928:	4293      	cmp	r3, r2
 800792a:	d104      	bne.n	8007936 <_strtod_l+0xa06>
 800792c:	ee18 3a10 	vmov	r3, s16
 8007930:	3301      	adds	r3, #1
 8007932:	f43f ad45 	beq.w	80073c0 <_strtod_l+0x490>
 8007936:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007b38 <_strtod_l+0xc08>
 800793a:	f04f 3aff 	mov.w	sl, #4294967295
 800793e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007940:	4620      	mov	r0, r4
 8007942:	f001 fef1 	bl	8009728 <_Bfree>
 8007946:	9905      	ldr	r1, [sp, #20]
 8007948:	4620      	mov	r0, r4
 800794a:	f001 feed 	bl	8009728 <_Bfree>
 800794e:	4631      	mov	r1, r6
 8007950:	4620      	mov	r0, r4
 8007952:	f001 fee9 	bl	8009728 <_Bfree>
 8007956:	4629      	mov	r1, r5
 8007958:	4620      	mov	r0, r4
 800795a:	f001 fee5 	bl	8009728 <_Bfree>
 800795e:	e61a      	b.n	8007596 <_strtod_l+0x666>
 8007960:	f1ba 0f00 	cmp.w	sl, #0
 8007964:	d11b      	bne.n	800799e <_strtod_l+0xa6e>
 8007966:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800796a:	b9f3      	cbnz	r3, 80079aa <_strtod_l+0xa7a>
 800796c:	4b6c      	ldr	r3, [pc, #432]	; (8007b20 <_strtod_l+0xbf0>)
 800796e:	2200      	movs	r2, #0
 8007970:	4640      	mov	r0, r8
 8007972:	4649      	mov	r1, r9
 8007974:	f7f9 f8b2 	bl	8000adc <__aeabi_dcmplt>
 8007978:	b9d0      	cbnz	r0, 80079b0 <_strtod_l+0xa80>
 800797a:	4640      	mov	r0, r8
 800797c:	4649      	mov	r1, r9
 800797e:	4b6c      	ldr	r3, [pc, #432]	; (8007b30 <_strtod_l+0xc00>)
 8007980:	2200      	movs	r2, #0
 8007982:	f7f8 fe39 	bl	80005f8 <__aeabi_dmul>
 8007986:	4680      	mov	r8, r0
 8007988:	4689      	mov	r9, r1
 800798a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800798e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007992:	9315      	str	r3, [sp, #84]	; 0x54
 8007994:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007998:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800799c:	e79d      	b.n	80078da <_strtod_l+0x9aa>
 800799e:	f1ba 0f01 	cmp.w	sl, #1
 80079a2:	d102      	bne.n	80079aa <_strtod_l+0xa7a>
 80079a4:	2f00      	cmp	r7, #0
 80079a6:	f43f ad83 	beq.w	80074b0 <_strtod_l+0x580>
 80079aa:	4b62      	ldr	r3, [pc, #392]	; (8007b34 <_strtod_l+0xc04>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	e78e      	b.n	80078ce <_strtod_l+0x99e>
 80079b0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007b30 <_strtod_l+0xc00>
 80079b4:	f04f 0800 	mov.w	r8, #0
 80079b8:	e7e7      	b.n	800798a <_strtod_l+0xa5a>
 80079ba:	4b5d      	ldr	r3, [pc, #372]	; (8007b30 <_strtod_l+0xc00>)
 80079bc:	4640      	mov	r0, r8
 80079be:	4649      	mov	r1, r9
 80079c0:	2200      	movs	r2, #0
 80079c2:	f7f8 fe19 	bl	80005f8 <__aeabi_dmul>
 80079c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079c8:	4680      	mov	r8, r0
 80079ca:	4689      	mov	r9, r1
 80079cc:	b933      	cbnz	r3, 80079dc <_strtod_l+0xaac>
 80079ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079d2:	900e      	str	r0, [sp, #56]	; 0x38
 80079d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80079d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80079da:	e7dd      	b.n	8007998 <_strtod_l+0xa68>
 80079dc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80079e0:	e7f9      	b.n	80079d6 <_strtod_l+0xaa6>
 80079e2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80079e6:	9b04      	ldr	r3, [sp, #16]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1a8      	bne.n	800793e <_strtod_l+0xa0e>
 80079ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80079f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079f2:	0d1b      	lsrs	r3, r3, #20
 80079f4:	051b      	lsls	r3, r3, #20
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d1a1      	bne.n	800793e <_strtod_l+0xa0e>
 80079fa:	4640      	mov	r0, r8
 80079fc:	4649      	mov	r1, r9
 80079fe:	f7f9 f95b 	bl	8000cb8 <__aeabi_d2lz>
 8007a02:	f7f8 fdcb 	bl	800059c <__aeabi_l2d>
 8007a06:	4602      	mov	r2, r0
 8007a08:	460b      	mov	r3, r1
 8007a0a:	4640      	mov	r0, r8
 8007a0c:	4649      	mov	r1, r9
 8007a0e:	f7f8 fc3b 	bl	8000288 <__aeabi_dsub>
 8007a12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a18:	ea43 030a 	orr.w	r3, r3, sl
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	4680      	mov	r8, r0
 8007a20:	4689      	mov	r9, r1
 8007a22:	d055      	beq.n	8007ad0 <_strtod_l+0xba0>
 8007a24:	a336      	add	r3, pc, #216	; (adr r3, 8007b00 <_strtod_l+0xbd0>)
 8007a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2a:	f7f9 f857 	bl	8000adc <__aeabi_dcmplt>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	f47f acd0 	bne.w	80073d4 <_strtod_l+0x4a4>
 8007a34:	a334      	add	r3, pc, #208	; (adr r3, 8007b08 <_strtod_l+0xbd8>)
 8007a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3a:	4640      	mov	r0, r8
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	f7f9 f86b 	bl	8000b18 <__aeabi_dcmpgt>
 8007a42:	2800      	cmp	r0, #0
 8007a44:	f43f af7b 	beq.w	800793e <_strtod_l+0xa0e>
 8007a48:	e4c4      	b.n	80073d4 <_strtod_l+0x4a4>
 8007a4a:	9b04      	ldr	r3, [sp, #16]
 8007a4c:	b333      	cbz	r3, 8007a9c <_strtod_l+0xb6c>
 8007a4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a50:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a54:	d822      	bhi.n	8007a9c <_strtod_l+0xb6c>
 8007a56:	a32e      	add	r3, pc, #184	; (adr r3, 8007b10 <_strtod_l+0xbe0>)
 8007a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5c:	4640      	mov	r0, r8
 8007a5e:	4649      	mov	r1, r9
 8007a60:	f7f9 f846 	bl	8000af0 <__aeabi_dcmple>
 8007a64:	b1a0      	cbz	r0, 8007a90 <_strtod_l+0xb60>
 8007a66:	4649      	mov	r1, r9
 8007a68:	4640      	mov	r0, r8
 8007a6a:	f7f9 f89d 	bl	8000ba8 <__aeabi_d2uiz>
 8007a6e:	2801      	cmp	r0, #1
 8007a70:	bf38      	it	cc
 8007a72:	2001      	movcc	r0, #1
 8007a74:	f7f8 fd46 	bl	8000504 <__aeabi_ui2d>
 8007a78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a7a:	4680      	mov	r8, r0
 8007a7c:	4689      	mov	r9, r1
 8007a7e:	bb23      	cbnz	r3, 8007aca <_strtod_l+0xb9a>
 8007a80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a84:	9010      	str	r0, [sp, #64]	; 0x40
 8007a86:	9311      	str	r3, [sp, #68]	; 0x44
 8007a88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a94:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a98:	1a9b      	subs	r3, r3, r2
 8007a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007aa0:	eeb0 0a48 	vmov.f32	s0, s16
 8007aa4:	eef0 0a68 	vmov.f32	s1, s17
 8007aa8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007aac:	f002 f96e 	bl	8009d8c <__ulp>
 8007ab0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ab4:	ec53 2b10 	vmov	r2, r3, d0
 8007ab8:	f7f8 fd9e 	bl	80005f8 <__aeabi_dmul>
 8007abc:	ec53 2b18 	vmov	r2, r3, d8
 8007ac0:	f7f8 fbe4 	bl	800028c <__adddf3>
 8007ac4:	4682      	mov	sl, r0
 8007ac6:	468b      	mov	fp, r1
 8007ac8:	e78d      	b.n	80079e6 <_strtod_l+0xab6>
 8007aca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007ace:	e7db      	b.n	8007a88 <_strtod_l+0xb58>
 8007ad0:	a311      	add	r3, pc, #68	; (adr r3, 8007b18 <_strtod_l+0xbe8>)
 8007ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad6:	f7f9 f801 	bl	8000adc <__aeabi_dcmplt>
 8007ada:	e7b2      	b.n	8007a42 <_strtod_l+0xb12>
 8007adc:	2300      	movs	r3, #0
 8007ade:	930a      	str	r3, [sp, #40]	; 0x28
 8007ae0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ae2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	f7ff ba6b 	b.w	8006fc0 <_strtod_l+0x90>
 8007aea:	2a65      	cmp	r2, #101	; 0x65
 8007aec:	f43f ab5f 	beq.w	80071ae <_strtod_l+0x27e>
 8007af0:	2a45      	cmp	r2, #69	; 0x45
 8007af2:	f43f ab5c 	beq.w	80071ae <_strtod_l+0x27e>
 8007af6:	2301      	movs	r3, #1
 8007af8:	f7ff bb94 	b.w	8007224 <_strtod_l+0x2f4>
 8007afc:	f3af 8000 	nop.w
 8007b00:	94a03595 	.word	0x94a03595
 8007b04:	3fdfffff 	.word	0x3fdfffff
 8007b08:	35afe535 	.word	0x35afe535
 8007b0c:	3fe00000 	.word	0x3fe00000
 8007b10:	ffc00000 	.word	0xffc00000
 8007b14:	41dfffff 	.word	0x41dfffff
 8007b18:	94a03595 	.word	0x94a03595
 8007b1c:	3fcfffff 	.word	0x3fcfffff
 8007b20:	3ff00000 	.word	0x3ff00000
 8007b24:	7ff00000 	.word	0x7ff00000
 8007b28:	7fe00000 	.word	0x7fe00000
 8007b2c:	7c9fffff 	.word	0x7c9fffff
 8007b30:	3fe00000 	.word	0x3fe00000
 8007b34:	bff00000 	.word	0xbff00000
 8007b38:	7fefffff 	.word	0x7fefffff

08007b3c <_strtod_r>:
 8007b3c:	4b01      	ldr	r3, [pc, #4]	; (8007b44 <_strtod_r+0x8>)
 8007b3e:	f7ff b9f7 	b.w	8006f30 <_strtod_l>
 8007b42:	bf00      	nop
 8007b44:	200000a4 	.word	0x200000a4

08007b48 <_strtol_l.constprop.0>:
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b4e:	d001      	beq.n	8007b54 <_strtol_l.constprop.0+0xc>
 8007b50:	2b24      	cmp	r3, #36	; 0x24
 8007b52:	d906      	bls.n	8007b62 <_strtol_l.constprop.0+0x1a>
 8007b54:	f7fe f9ca 	bl	8005eec <__errno>
 8007b58:	2316      	movs	r3, #22
 8007b5a:	6003      	str	r3, [r0, #0]
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b62:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c48 <_strtol_l.constprop.0+0x100>
 8007b66:	460d      	mov	r5, r1
 8007b68:	462e      	mov	r6, r5
 8007b6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b6e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007b72:	f017 0708 	ands.w	r7, r7, #8
 8007b76:	d1f7      	bne.n	8007b68 <_strtol_l.constprop.0+0x20>
 8007b78:	2c2d      	cmp	r4, #45	; 0x2d
 8007b7a:	d132      	bne.n	8007be2 <_strtol_l.constprop.0+0x9a>
 8007b7c:	782c      	ldrb	r4, [r5, #0]
 8007b7e:	2701      	movs	r7, #1
 8007b80:	1cb5      	adds	r5, r6, #2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d05b      	beq.n	8007c3e <_strtol_l.constprop.0+0xf6>
 8007b86:	2b10      	cmp	r3, #16
 8007b88:	d109      	bne.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007b8a:	2c30      	cmp	r4, #48	; 0x30
 8007b8c:	d107      	bne.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007b8e:	782c      	ldrb	r4, [r5, #0]
 8007b90:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007b94:	2c58      	cmp	r4, #88	; 0x58
 8007b96:	d14d      	bne.n	8007c34 <_strtol_l.constprop.0+0xec>
 8007b98:	786c      	ldrb	r4, [r5, #1]
 8007b9a:	2310      	movs	r3, #16
 8007b9c:	3502      	adds	r5, #2
 8007b9e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007ba2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ba6:	f04f 0c00 	mov.w	ip, #0
 8007baa:	fbb8 f9f3 	udiv	r9, r8, r3
 8007bae:	4666      	mov	r6, ip
 8007bb0:	fb03 8a19 	mls	sl, r3, r9, r8
 8007bb4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007bb8:	f1be 0f09 	cmp.w	lr, #9
 8007bbc:	d816      	bhi.n	8007bec <_strtol_l.constprop.0+0xa4>
 8007bbe:	4674      	mov	r4, lr
 8007bc0:	42a3      	cmp	r3, r4
 8007bc2:	dd24      	ble.n	8007c0e <_strtol_l.constprop.0+0xc6>
 8007bc4:	f1bc 0f00 	cmp.w	ip, #0
 8007bc8:	db1e      	blt.n	8007c08 <_strtol_l.constprop.0+0xc0>
 8007bca:	45b1      	cmp	r9, r6
 8007bcc:	d31c      	bcc.n	8007c08 <_strtol_l.constprop.0+0xc0>
 8007bce:	d101      	bne.n	8007bd4 <_strtol_l.constprop.0+0x8c>
 8007bd0:	45a2      	cmp	sl, r4
 8007bd2:	db19      	blt.n	8007c08 <_strtol_l.constprop.0+0xc0>
 8007bd4:	fb06 4603 	mla	r6, r6, r3, r4
 8007bd8:	f04f 0c01 	mov.w	ip, #1
 8007bdc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007be0:	e7e8      	b.n	8007bb4 <_strtol_l.constprop.0+0x6c>
 8007be2:	2c2b      	cmp	r4, #43	; 0x2b
 8007be4:	bf04      	itt	eq
 8007be6:	782c      	ldrbeq	r4, [r5, #0]
 8007be8:	1cb5      	addeq	r5, r6, #2
 8007bea:	e7ca      	b.n	8007b82 <_strtol_l.constprop.0+0x3a>
 8007bec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007bf0:	f1be 0f19 	cmp.w	lr, #25
 8007bf4:	d801      	bhi.n	8007bfa <_strtol_l.constprop.0+0xb2>
 8007bf6:	3c37      	subs	r4, #55	; 0x37
 8007bf8:	e7e2      	b.n	8007bc0 <_strtol_l.constprop.0+0x78>
 8007bfa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007bfe:	f1be 0f19 	cmp.w	lr, #25
 8007c02:	d804      	bhi.n	8007c0e <_strtol_l.constprop.0+0xc6>
 8007c04:	3c57      	subs	r4, #87	; 0x57
 8007c06:	e7db      	b.n	8007bc0 <_strtol_l.constprop.0+0x78>
 8007c08:	f04f 3cff 	mov.w	ip, #4294967295
 8007c0c:	e7e6      	b.n	8007bdc <_strtol_l.constprop.0+0x94>
 8007c0e:	f1bc 0f00 	cmp.w	ip, #0
 8007c12:	da05      	bge.n	8007c20 <_strtol_l.constprop.0+0xd8>
 8007c14:	2322      	movs	r3, #34	; 0x22
 8007c16:	6003      	str	r3, [r0, #0]
 8007c18:	4646      	mov	r6, r8
 8007c1a:	b942      	cbnz	r2, 8007c2e <_strtol_l.constprop.0+0xe6>
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	e79e      	b.n	8007b5e <_strtol_l.constprop.0+0x16>
 8007c20:	b107      	cbz	r7, 8007c24 <_strtol_l.constprop.0+0xdc>
 8007c22:	4276      	negs	r6, r6
 8007c24:	2a00      	cmp	r2, #0
 8007c26:	d0f9      	beq.n	8007c1c <_strtol_l.constprop.0+0xd4>
 8007c28:	f1bc 0f00 	cmp.w	ip, #0
 8007c2c:	d000      	beq.n	8007c30 <_strtol_l.constprop.0+0xe8>
 8007c2e:	1e69      	subs	r1, r5, #1
 8007c30:	6011      	str	r1, [r2, #0]
 8007c32:	e7f3      	b.n	8007c1c <_strtol_l.constprop.0+0xd4>
 8007c34:	2430      	movs	r4, #48	; 0x30
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1b1      	bne.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007c3a:	2308      	movs	r3, #8
 8007c3c:	e7af      	b.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007c3e:	2c30      	cmp	r4, #48	; 0x30
 8007c40:	d0a5      	beq.n	8007b8e <_strtol_l.constprop.0+0x46>
 8007c42:	230a      	movs	r3, #10
 8007c44:	e7ab      	b.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007c46:	bf00      	nop
 8007c48:	0800b829 	.word	0x0800b829

08007c4c <_strtol_r>:
 8007c4c:	f7ff bf7c 	b.w	8007b48 <_strtol_l.constprop.0>

08007c50 <__swbuf_r>:
 8007c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c52:	460e      	mov	r6, r1
 8007c54:	4614      	mov	r4, r2
 8007c56:	4605      	mov	r5, r0
 8007c58:	b118      	cbz	r0, 8007c62 <__swbuf_r+0x12>
 8007c5a:	6983      	ldr	r3, [r0, #24]
 8007c5c:	b90b      	cbnz	r3, 8007c62 <__swbuf_r+0x12>
 8007c5e:	f001 f86f 	bl	8008d40 <__sinit>
 8007c62:	4b21      	ldr	r3, [pc, #132]	; (8007ce8 <__swbuf_r+0x98>)
 8007c64:	429c      	cmp	r4, r3
 8007c66:	d12b      	bne.n	8007cc0 <__swbuf_r+0x70>
 8007c68:	686c      	ldr	r4, [r5, #4]
 8007c6a:	69a3      	ldr	r3, [r4, #24]
 8007c6c:	60a3      	str	r3, [r4, #8]
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	071a      	lsls	r2, r3, #28
 8007c72:	d52f      	bpl.n	8007cd4 <__swbuf_r+0x84>
 8007c74:	6923      	ldr	r3, [r4, #16]
 8007c76:	b36b      	cbz	r3, 8007cd4 <__swbuf_r+0x84>
 8007c78:	6923      	ldr	r3, [r4, #16]
 8007c7a:	6820      	ldr	r0, [r4, #0]
 8007c7c:	1ac0      	subs	r0, r0, r3
 8007c7e:	6963      	ldr	r3, [r4, #20]
 8007c80:	b2f6      	uxtb	r6, r6
 8007c82:	4283      	cmp	r3, r0
 8007c84:	4637      	mov	r7, r6
 8007c86:	dc04      	bgt.n	8007c92 <__swbuf_r+0x42>
 8007c88:	4621      	mov	r1, r4
 8007c8a:	4628      	mov	r0, r5
 8007c8c:	f000 ffc4 	bl	8008c18 <_fflush_r>
 8007c90:	bb30      	cbnz	r0, 8007ce0 <__swbuf_r+0x90>
 8007c92:	68a3      	ldr	r3, [r4, #8]
 8007c94:	3b01      	subs	r3, #1
 8007c96:	60a3      	str	r3, [r4, #8]
 8007c98:	6823      	ldr	r3, [r4, #0]
 8007c9a:	1c5a      	adds	r2, r3, #1
 8007c9c:	6022      	str	r2, [r4, #0]
 8007c9e:	701e      	strb	r6, [r3, #0]
 8007ca0:	6963      	ldr	r3, [r4, #20]
 8007ca2:	3001      	adds	r0, #1
 8007ca4:	4283      	cmp	r3, r0
 8007ca6:	d004      	beq.n	8007cb2 <__swbuf_r+0x62>
 8007ca8:	89a3      	ldrh	r3, [r4, #12]
 8007caa:	07db      	lsls	r3, r3, #31
 8007cac:	d506      	bpl.n	8007cbc <__swbuf_r+0x6c>
 8007cae:	2e0a      	cmp	r6, #10
 8007cb0:	d104      	bne.n	8007cbc <__swbuf_r+0x6c>
 8007cb2:	4621      	mov	r1, r4
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	f000 ffaf 	bl	8008c18 <_fflush_r>
 8007cba:	b988      	cbnz	r0, 8007ce0 <__swbuf_r+0x90>
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cc0:	4b0a      	ldr	r3, [pc, #40]	; (8007cec <__swbuf_r+0x9c>)
 8007cc2:	429c      	cmp	r4, r3
 8007cc4:	d101      	bne.n	8007cca <__swbuf_r+0x7a>
 8007cc6:	68ac      	ldr	r4, [r5, #8]
 8007cc8:	e7cf      	b.n	8007c6a <__swbuf_r+0x1a>
 8007cca:	4b09      	ldr	r3, [pc, #36]	; (8007cf0 <__swbuf_r+0xa0>)
 8007ccc:	429c      	cmp	r4, r3
 8007cce:	bf08      	it	eq
 8007cd0:	68ec      	ldreq	r4, [r5, #12]
 8007cd2:	e7ca      	b.n	8007c6a <__swbuf_r+0x1a>
 8007cd4:	4621      	mov	r1, r4
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	f000 f81e 	bl	8007d18 <__swsetup_r>
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	d0cb      	beq.n	8007c78 <__swbuf_r+0x28>
 8007ce0:	f04f 37ff 	mov.w	r7, #4294967295
 8007ce4:	e7ea      	b.n	8007cbc <__swbuf_r+0x6c>
 8007ce6:	bf00      	nop
 8007ce8:	0800b9dc 	.word	0x0800b9dc
 8007cec:	0800b9fc 	.word	0x0800b9fc
 8007cf0:	0800b9bc 	.word	0x0800b9bc

08007cf4 <_write_r>:
 8007cf4:	b538      	push	{r3, r4, r5, lr}
 8007cf6:	4d07      	ldr	r5, [pc, #28]	; (8007d14 <_write_r+0x20>)
 8007cf8:	4604      	mov	r4, r0
 8007cfa:	4608      	mov	r0, r1
 8007cfc:	4611      	mov	r1, r2
 8007cfe:	2200      	movs	r2, #0
 8007d00:	602a      	str	r2, [r5, #0]
 8007d02:	461a      	mov	r2, r3
 8007d04:	f7fa fbd2 	bl	80024ac <_write>
 8007d08:	1c43      	adds	r3, r0, #1
 8007d0a:	d102      	bne.n	8007d12 <_write_r+0x1e>
 8007d0c:	682b      	ldr	r3, [r5, #0]
 8007d0e:	b103      	cbz	r3, 8007d12 <_write_r+0x1e>
 8007d10:	6023      	str	r3, [r4, #0]
 8007d12:	bd38      	pop	{r3, r4, r5, pc}
 8007d14:	200008ec 	.word	0x200008ec

08007d18 <__swsetup_r>:
 8007d18:	4b32      	ldr	r3, [pc, #200]	; (8007de4 <__swsetup_r+0xcc>)
 8007d1a:	b570      	push	{r4, r5, r6, lr}
 8007d1c:	681d      	ldr	r5, [r3, #0]
 8007d1e:	4606      	mov	r6, r0
 8007d20:	460c      	mov	r4, r1
 8007d22:	b125      	cbz	r5, 8007d2e <__swsetup_r+0x16>
 8007d24:	69ab      	ldr	r3, [r5, #24]
 8007d26:	b913      	cbnz	r3, 8007d2e <__swsetup_r+0x16>
 8007d28:	4628      	mov	r0, r5
 8007d2a:	f001 f809 	bl	8008d40 <__sinit>
 8007d2e:	4b2e      	ldr	r3, [pc, #184]	; (8007de8 <__swsetup_r+0xd0>)
 8007d30:	429c      	cmp	r4, r3
 8007d32:	d10f      	bne.n	8007d54 <__swsetup_r+0x3c>
 8007d34:	686c      	ldr	r4, [r5, #4]
 8007d36:	89a3      	ldrh	r3, [r4, #12]
 8007d38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d3c:	0719      	lsls	r1, r3, #28
 8007d3e:	d42c      	bmi.n	8007d9a <__swsetup_r+0x82>
 8007d40:	06dd      	lsls	r5, r3, #27
 8007d42:	d411      	bmi.n	8007d68 <__swsetup_r+0x50>
 8007d44:	2309      	movs	r3, #9
 8007d46:	6033      	str	r3, [r6, #0]
 8007d48:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d4c:	81a3      	strh	r3, [r4, #12]
 8007d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d52:	e03e      	b.n	8007dd2 <__swsetup_r+0xba>
 8007d54:	4b25      	ldr	r3, [pc, #148]	; (8007dec <__swsetup_r+0xd4>)
 8007d56:	429c      	cmp	r4, r3
 8007d58:	d101      	bne.n	8007d5e <__swsetup_r+0x46>
 8007d5a:	68ac      	ldr	r4, [r5, #8]
 8007d5c:	e7eb      	b.n	8007d36 <__swsetup_r+0x1e>
 8007d5e:	4b24      	ldr	r3, [pc, #144]	; (8007df0 <__swsetup_r+0xd8>)
 8007d60:	429c      	cmp	r4, r3
 8007d62:	bf08      	it	eq
 8007d64:	68ec      	ldreq	r4, [r5, #12]
 8007d66:	e7e6      	b.n	8007d36 <__swsetup_r+0x1e>
 8007d68:	0758      	lsls	r0, r3, #29
 8007d6a:	d512      	bpl.n	8007d92 <__swsetup_r+0x7a>
 8007d6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d6e:	b141      	cbz	r1, 8007d82 <__swsetup_r+0x6a>
 8007d70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d74:	4299      	cmp	r1, r3
 8007d76:	d002      	beq.n	8007d7e <__swsetup_r+0x66>
 8007d78:	4630      	mov	r0, r6
 8007d7a:	f002 f96d 	bl	800a058 <_free_r>
 8007d7e:	2300      	movs	r3, #0
 8007d80:	6363      	str	r3, [r4, #52]	; 0x34
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d88:	81a3      	strh	r3, [r4, #12]
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	6063      	str	r3, [r4, #4]
 8007d8e:	6923      	ldr	r3, [r4, #16]
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	89a3      	ldrh	r3, [r4, #12]
 8007d94:	f043 0308 	orr.w	r3, r3, #8
 8007d98:	81a3      	strh	r3, [r4, #12]
 8007d9a:	6923      	ldr	r3, [r4, #16]
 8007d9c:	b94b      	cbnz	r3, 8007db2 <__swsetup_r+0x9a>
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007da4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007da8:	d003      	beq.n	8007db2 <__swsetup_r+0x9a>
 8007daa:	4621      	mov	r1, r4
 8007dac:	4630      	mov	r0, r6
 8007dae:	f001 fc13 	bl	80095d8 <__smakebuf_r>
 8007db2:	89a0      	ldrh	r0, [r4, #12]
 8007db4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007db8:	f010 0301 	ands.w	r3, r0, #1
 8007dbc:	d00a      	beq.n	8007dd4 <__swsetup_r+0xbc>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60a3      	str	r3, [r4, #8]
 8007dc2:	6963      	ldr	r3, [r4, #20]
 8007dc4:	425b      	negs	r3, r3
 8007dc6:	61a3      	str	r3, [r4, #24]
 8007dc8:	6923      	ldr	r3, [r4, #16]
 8007dca:	b943      	cbnz	r3, 8007dde <__swsetup_r+0xc6>
 8007dcc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007dd0:	d1ba      	bne.n	8007d48 <__swsetup_r+0x30>
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}
 8007dd4:	0781      	lsls	r1, r0, #30
 8007dd6:	bf58      	it	pl
 8007dd8:	6963      	ldrpl	r3, [r4, #20]
 8007dda:	60a3      	str	r3, [r4, #8]
 8007ddc:	e7f4      	b.n	8007dc8 <__swsetup_r+0xb0>
 8007dde:	2000      	movs	r0, #0
 8007de0:	e7f7      	b.n	8007dd2 <__swsetup_r+0xba>
 8007de2:	bf00      	nop
 8007de4:	2000003c 	.word	0x2000003c
 8007de8:	0800b9dc 	.word	0x0800b9dc
 8007dec:	0800b9fc 	.word	0x0800b9fc
 8007df0:	0800b9bc 	.word	0x0800b9bc

08007df4 <_close_r>:
 8007df4:	b538      	push	{r3, r4, r5, lr}
 8007df6:	4d06      	ldr	r5, [pc, #24]	; (8007e10 <_close_r+0x1c>)
 8007df8:	2300      	movs	r3, #0
 8007dfa:	4604      	mov	r4, r0
 8007dfc:	4608      	mov	r0, r1
 8007dfe:	602b      	str	r3, [r5, #0]
 8007e00:	f7fa fb62 	bl	80024c8 <_close>
 8007e04:	1c43      	adds	r3, r0, #1
 8007e06:	d102      	bne.n	8007e0e <_close_r+0x1a>
 8007e08:	682b      	ldr	r3, [r5, #0]
 8007e0a:	b103      	cbz	r3, 8007e0e <_close_r+0x1a>
 8007e0c:	6023      	str	r3, [r4, #0]
 8007e0e:	bd38      	pop	{r3, r4, r5, pc}
 8007e10:	200008ec 	.word	0x200008ec

08007e14 <quorem>:
 8007e14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e18:	6903      	ldr	r3, [r0, #16]
 8007e1a:	690c      	ldr	r4, [r1, #16]
 8007e1c:	42a3      	cmp	r3, r4
 8007e1e:	4607      	mov	r7, r0
 8007e20:	f2c0 8081 	blt.w	8007f26 <quorem+0x112>
 8007e24:	3c01      	subs	r4, #1
 8007e26:	f101 0814 	add.w	r8, r1, #20
 8007e2a:	f100 0514 	add.w	r5, r0, #20
 8007e2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e32:	9301      	str	r3, [sp, #4]
 8007e34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e48:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e4c:	d331      	bcc.n	8007eb2 <quorem+0x9e>
 8007e4e:	f04f 0e00 	mov.w	lr, #0
 8007e52:	4640      	mov	r0, r8
 8007e54:	46ac      	mov	ip, r5
 8007e56:	46f2      	mov	sl, lr
 8007e58:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e5c:	b293      	uxth	r3, r2
 8007e5e:	fb06 e303 	mla	r3, r6, r3, lr
 8007e62:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	ebaa 0303 	sub.w	r3, sl, r3
 8007e6c:	f8dc a000 	ldr.w	sl, [ip]
 8007e70:	0c12      	lsrs	r2, r2, #16
 8007e72:	fa13 f38a 	uxtah	r3, r3, sl
 8007e76:	fb06 e202 	mla	r2, r6, r2, lr
 8007e7a:	9300      	str	r3, [sp, #0]
 8007e7c:	9b00      	ldr	r3, [sp, #0]
 8007e7e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007e82:	b292      	uxth	r2, r2
 8007e84:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007e88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e8c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007e90:	4581      	cmp	r9, r0
 8007e92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e96:	f84c 3b04 	str.w	r3, [ip], #4
 8007e9a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007e9e:	d2db      	bcs.n	8007e58 <quorem+0x44>
 8007ea0:	f855 300b 	ldr.w	r3, [r5, fp]
 8007ea4:	b92b      	cbnz	r3, 8007eb2 <quorem+0x9e>
 8007ea6:	9b01      	ldr	r3, [sp, #4]
 8007ea8:	3b04      	subs	r3, #4
 8007eaa:	429d      	cmp	r5, r3
 8007eac:	461a      	mov	r2, r3
 8007eae:	d32e      	bcc.n	8007f0e <quorem+0xfa>
 8007eb0:	613c      	str	r4, [r7, #16]
 8007eb2:	4638      	mov	r0, r7
 8007eb4:	f001 fec4 	bl	8009c40 <__mcmp>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	db24      	blt.n	8007f06 <quorem+0xf2>
 8007ebc:	3601      	adds	r6, #1
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	f04f 0c00 	mov.w	ip, #0
 8007ec4:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ec8:	f8d0 e000 	ldr.w	lr, [r0]
 8007ecc:	b293      	uxth	r3, r2
 8007ece:	ebac 0303 	sub.w	r3, ip, r3
 8007ed2:	0c12      	lsrs	r2, r2, #16
 8007ed4:	fa13 f38e 	uxtah	r3, r3, lr
 8007ed8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007edc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ee6:	45c1      	cmp	r9, r8
 8007ee8:	f840 3b04 	str.w	r3, [r0], #4
 8007eec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ef0:	d2e8      	bcs.n	8007ec4 <quorem+0xb0>
 8007ef2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ef6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007efa:	b922      	cbnz	r2, 8007f06 <quorem+0xf2>
 8007efc:	3b04      	subs	r3, #4
 8007efe:	429d      	cmp	r5, r3
 8007f00:	461a      	mov	r2, r3
 8007f02:	d30a      	bcc.n	8007f1a <quorem+0x106>
 8007f04:	613c      	str	r4, [r7, #16]
 8007f06:	4630      	mov	r0, r6
 8007f08:	b003      	add	sp, #12
 8007f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f0e:	6812      	ldr	r2, [r2, #0]
 8007f10:	3b04      	subs	r3, #4
 8007f12:	2a00      	cmp	r2, #0
 8007f14:	d1cc      	bne.n	8007eb0 <quorem+0x9c>
 8007f16:	3c01      	subs	r4, #1
 8007f18:	e7c7      	b.n	8007eaa <quorem+0x96>
 8007f1a:	6812      	ldr	r2, [r2, #0]
 8007f1c:	3b04      	subs	r3, #4
 8007f1e:	2a00      	cmp	r2, #0
 8007f20:	d1f0      	bne.n	8007f04 <quorem+0xf0>
 8007f22:	3c01      	subs	r4, #1
 8007f24:	e7eb      	b.n	8007efe <quorem+0xea>
 8007f26:	2000      	movs	r0, #0
 8007f28:	e7ee      	b.n	8007f08 <quorem+0xf4>
 8007f2a:	0000      	movs	r0, r0
 8007f2c:	0000      	movs	r0, r0
	...

08007f30 <_dtoa_r>:
 8007f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f34:	ed2d 8b04 	vpush	{d8-d9}
 8007f38:	ec57 6b10 	vmov	r6, r7, d0
 8007f3c:	b093      	sub	sp, #76	; 0x4c
 8007f3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f44:	9106      	str	r1, [sp, #24]
 8007f46:	ee10 aa10 	vmov	sl, s0
 8007f4a:	4604      	mov	r4, r0
 8007f4c:	9209      	str	r2, [sp, #36]	; 0x24
 8007f4e:	930c      	str	r3, [sp, #48]	; 0x30
 8007f50:	46bb      	mov	fp, r7
 8007f52:	b975      	cbnz	r5, 8007f72 <_dtoa_r+0x42>
 8007f54:	2010      	movs	r0, #16
 8007f56:	f001 fb7f 	bl	8009658 <malloc>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	6260      	str	r0, [r4, #36]	; 0x24
 8007f5e:	b920      	cbnz	r0, 8007f6a <_dtoa_r+0x3a>
 8007f60:	4ba7      	ldr	r3, [pc, #668]	; (8008200 <_dtoa_r+0x2d0>)
 8007f62:	21ea      	movs	r1, #234	; 0xea
 8007f64:	48a7      	ldr	r0, [pc, #668]	; (8008204 <_dtoa_r+0x2d4>)
 8007f66:	f003 f897 	bl	800b098 <__assert_func>
 8007f6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f6e:	6005      	str	r5, [r0, #0]
 8007f70:	60c5      	str	r5, [r0, #12]
 8007f72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f74:	6819      	ldr	r1, [r3, #0]
 8007f76:	b151      	cbz	r1, 8007f8e <_dtoa_r+0x5e>
 8007f78:	685a      	ldr	r2, [r3, #4]
 8007f7a:	604a      	str	r2, [r1, #4]
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	4093      	lsls	r3, r2
 8007f80:	608b      	str	r3, [r1, #8]
 8007f82:	4620      	mov	r0, r4
 8007f84:	f001 fbd0 	bl	8009728 <_Bfree>
 8007f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	601a      	str	r2, [r3, #0]
 8007f8e:	1e3b      	subs	r3, r7, #0
 8007f90:	bfaa      	itet	ge
 8007f92:	2300      	movge	r3, #0
 8007f94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007f98:	f8c8 3000 	strge.w	r3, [r8]
 8007f9c:	4b9a      	ldr	r3, [pc, #616]	; (8008208 <_dtoa_r+0x2d8>)
 8007f9e:	bfbc      	itt	lt
 8007fa0:	2201      	movlt	r2, #1
 8007fa2:	f8c8 2000 	strlt.w	r2, [r8]
 8007fa6:	ea33 030b 	bics.w	r3, r3, fp
 8007faa:	d11b      	bne.n	8007fe4 <_dtoa_r+0xb4>
 8007fac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fae:	f242 730f 	movw	r3, #9999	; 0x270f
 8007fb2:	6013      	str	r3, [r2, #0]
 8007fb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007fb8:	4333      	orrs	r3, r6
 8007fba:	f000 8592 	beq.w	8008ae2 <_dtoa_r+0xbb2>
 8007fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fc0:	b963      	cbnz	r3, 8007fdc <_dtoa_r+0xac>
 8007fc2:	4b92      	ldr	r3, [pc, #584]	; (800820c <_dtoa_r+0x2dc>)
 8007fc4:	e022      	b.n	800800c <_dtoa_r+0xdc>
 8007fc6:	4b92      	ldr	r3, [pc, #584]	; (8008210 <_dtoa_r+0x2e0>)
 8007fc8:	9301      	str	r3, [sp, #4]
 8007fca:	3308      	adds	r3, #8
 8007fcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007fce:	6013      	str	r3, [r2, #0]
 8007fd0:	9801      	ldr	r0, [sp, #4]
 8007fd2:	b013      	add	sp, #76	; 0x4c
 8007fd4:	ecbd 8b04 	vpop	{d8-d9}
 8007fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fdc:	4b8b      	ldr	r3, [pc, #556]	; (800820c <_dtoa_r+0x2dc>)
 8007fde:	9301      	str	r3, [sp, #4]
 8007fe0:	3303      	adds	r3, #3
 8007fe2:	e7f3      	b.n	8007fcc <_dtoa_r+0x9c>
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	4650      	mov	r0, sl
 8007fea:	4659      	mov	r1, fp
 8007fec:	f7f8 fd6c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ff0:	ec4b ab19 	vmov	d9, sl, fp
 8007ff4:	4680      	mov	r8, r0
 8007ff6:	b158      	cbz	r0, 8008010 <_dtoa_r+0xe0>
 8007ff8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	6013      	str	r3, [r2, #0]
 8007ffe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008000:	2b00      	cmp	r3, #0
 8008002:	f000 856b 	beq.w	8008adc <_dtoa_r+0xbac>
 8008006:	4883      	ldr	r0, [pc, #524]	; (8008214 <_dtoa_r+0x2e4>)
 8008008:	6018      	str	r0, [r3, #0]
 800800a:	1e43      	subs	r3, r0, #1
 800800c:	9301      	str	r3, [sp, #4]
 800800e:	e7df      	b.n	8007fd0 <_dtoa_r+0xa0>
 8008010:	ec4b ab10 	vmov	d0, sl, fp
 8008014:	aa10      	add	r2, sp, #64	; 0x40
 8008016:	a911      	add	r1, sp, #68	; 0x44
 8008018:	4620      	mov	r0, r4
 800801a:	f001 ff33 	bl	8009e84 <__d2b>
 800801e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008022:	ee08 0a10 	vmov	s16, r0
 8008026:	2d00      	cmp	r5, #0
 8008028:	f000 8084 	beq.w	8008134 <_dtoa_r+0x204>
 800802c:	ee19 3a90 	vmov	r3, s19
 8008030:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008034:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008038:	4656      	mov	r6, sl
 800803a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800803e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008042:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008046:	4b74      	ldr	r3, [pc, #464]	; (8008218 <_dtoa_r+0x2e8>)
 8008048:	2200      	movs	r2, #0
 800804a:	4630      	mov	r0, r6
 800804c:	4639      	mov	r1, r7
 800804e:	f7f8 f91b 	bl	8000288 <__aeabi_dsub>
 8008052:	a365      	add	r3, pc, #404	; (adr r3, 80081e8 <_dtoa_r+0x2b8>)
 8008054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008058:	f7f8 face 	bl	80005f8 <__aeabi_dmul>
 800805c:	a364      	add	r3, pc, #400	; (adr r3, 80081f0 <_dtoa_r+0x2c0>)
 800805e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008062:	f7f8 f913 	bl	800028c <__adddf3>
 8008066:	4606      	mov	r6, r0
 8008068:	4628      	mov	r0, r5
 800806a:	460f      	mov	r7, r1
 800806c:	f7f8 fa5a 	bl	8000524 <__aeabi_i2d>
 8008070:	a361      	add	r3, pc, #388	; (adr r3, 80081f8 <_dtoa_r+0x2c8>)
 8008072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008076:	f7f8 fabf 	bl	80005f8 <__aeabi_dmul>
 800807a:	4602      	mov	r2, r0
 800807c:	460b      	mov	r3, r1
 800807e:	4630      	mov	r0, r6
 8008080:	4639      	mov	r1, r7
 8008082:	f7f8 f903 	bl	800028c <__adddf3>
 8008086:	4606      	mov	r6, r0
 8008088:	460f      	mov	r7, r1
 800808a:	f7f8 fd65 	bl	8000b58 <__aeabi_d2iz>
 800808e:	2200      	movs	r2, #0
 8008090:	9000      	str	r0, [sp, #0]
 8008092:	2300      	movs	r3, #0
 8008094:	4630      	mov	r0, r6
 8008096:	4639      	mov	r1, r7
 8008098:	f7f8 fd20 	bl	8000adc <__aeabi_dcmplt>
 800809c:	b150      	cbz	r0, 80080b4 <_dtoa_r+0x184>
 800809e:	9800      	ldr	r0, [sp, #0]
 80080a0:	f7f8 fa40 	bl	8000524 <__aeabi_i2d>
 80080a4:	4632      	mov	r2, r6
 80080a6:	463b      	mov	r3, r7
 80080a8:	f7f8 fd0e 	bl	8000ac8 <__aeabi_dcmpeq>
 80080ac:	b910      	cbnz	r0, 80080b4 <_dtoa_r+0x184>
 80080ae:	9b00      	ldr	r3, [sp, #0]
 80080b0:	3b01      	subs	r3, #1
 80080b2:	9300      	str	r3, [sp, #0]
 80080b4:	9b00      	ldr	r3, [sp, #0]
 80080b6:	2b16      	cmp	r3, #22
 80080b8:	d85a      	bhi.n	8008170 <_dtoa_r+0x240>
 80080ba:	9a00      	ldr	r2, [sp, #0]
 80080bc:	4b57      	ldr	r3, [pc, #348]	; (800821c <_dtoa_r+0x2ec>)
 80080be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c6:	ec51 0b19 	vmov	r0, r1, d9
 80080ca:	f7f8 fd07 	bl	8000adc <__aeabi_dcmplt>
 80080ce:	2800      	cmp	r0, #0
 80080d0:	d050      	beq.n	8008174 <_dtoa_r+0x244>
 80080d2:	9b00      	ldr	r3, [sp, #0]
 80080d4:	3b01      	subs	r3, #1
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	2300      	movs	r3, #0
 80080da:	930b      	str	r3, [sp, #44]	; 0x2c
 80080dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080de:	1b5d      	subs	r5, r3, r5
 80080e0:	1e6b      	subs	r3, r5, #1
 80080e2:	9305      	str	r3, [sp, #20]
 80080e4:	bf45      	ittet	mi
 80080e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80080ea:	9304      	strmi	r3, [sp, #16]
 80080ec:	2300      	movpl	r3, #0
 80080ee:	2300      	movmi	r3, #0
 80080f0:	bf4c      	ite	mi
 80080f2:	9305      	strmi	r3, [sp, #20]
 80080f4:	9304      	strpl	r3, [sp, #16]
 80080f6:	9b00      	ldr	r3, [sp, #0]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	db3d      	blt.n	8008178 <_dtoa_r+0x248>
 80080fc:	9b05      	ldr	r3, [sp, #20]
 80080fe:	9a00      	ldr	r2, [sp, #0]
 8008100:	920a      	str	r2, [sp, #40]	; 0x28
 8008102:	4413      	add	r3, r2
 8008104:	9305      	str	r3, [sp, #20]
 8008106:	2300      	movs	r3, #0
 8008108:	9307      	str	r3, [sp, #28]
 800810a:	9b06      	ldr	r3, [sp, #24]
 800810c:	2b09      	cmp	r3, #9
 800810e:	f200 8089 	bhi.w	8008224 <_dtoa_r+0x2f4>
 8008112:	2b05      	cmp	r3, #5
 8008114:	bfc4      	itt	gt
 8008116:	3b04      	subgt	r3, #4
 8008118:	9306      	strgt	r3, [sp, #24]
 800811a:	9b06      	ldr	r3, [sp, #24]
 800811c:	f1a3 0302 	sub.w	r3, r3, #2
 8008120:	bfcc      	ite	gt
 8008122:	2500      	movgt	r5, #0
 8008124:	2501      	movle	r5, #1
 8008126:	2b03      	cmp	r3, #3
 8008128:	f200 8087 	bhi.w	800823a <_dtoa_r+0x30a>
 800812c:	e8df f003 	tbb	[pc, r3]
 8008130:	59383a2d 	.word	0x59383a2d
 8008134:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008138:	441d      	add	r5, r3
 800813a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800813e:	2b20      	cmp	r3, #32
 8008140:	bfc1      	itttt	gt
 8008142:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008146:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800814a:	fa0b f303 	lslgt.w	r3, fp, r3
 800814e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008152:	bfda      	itte	le
 8008154:	f1c3 0320 	rsble	r3, r3, #32
 8008158:	fa06 f003 	lslle.w	r0, r6, r3
 800815c:	4318      	orrgt	r0, r3
 800815e:	f7f8 f9d1 	bl	8000504 <__aeabi_ui2d>
 8008162:	2301      	movs	r3, #1
 8008164:	4606      	mov	r6, r0
 8008166:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800816a:	3d01      	subs	r5, #1
 800816c:	930e      	str	r3, [sp, #56]	; 0x38
 800816e:	e76a      	b.n	8008046 <_dtoa_r+0x116>
 8008170:	2301      	movs	r3, #1
 8008172:	e7b2      	b.n	80080da <_dtoa_r+0x1aa>
 8008174:	900b      	str	r0, [sp, #44]	; 0x2c
 8008176:	e7b1      	b.n	80080dc <_dtoa_r+0x1ac>
 8008178:	9b04      	ldr	r3, [sp, #16]
 800817a:	9a00      	ldr	r2, [sp, #0]
 800817c:	1a9b      	subs	r3, r3, r2
 800817e:	9304      	str	r3, [sp, #16]
 8008180:	4253      	negs	r3, r2
 8008182:	9307      	str	r3, [sp, #28]
 8008184:	2300      	movs	r3, #0
 8008186:	930a      	str	r3, [sp, #40]	; 0x28
 8008188:	e7bf      	b.n	800810a <_dtoa_r+0x1da>
 800818a:	2300      	movs	r3, #0
 800818c:	9308      	str	r3, [sp, #32]
 800818e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008190:	2b00      	cmp	r3, #0
 8008192:	dc55      	bgt.n	8008240 <_dtoa_r+0x310>
 8008194:	2301      	movs	r3, #1
 8008196:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800819a:	461a      	mov	r2, r3
 800819c:	9209      	str	r2, [sp, #36]	; 0x24
 800819e:	e00c      	b.n	80081ba <_dtoa_r+0x28a>
 80081a0:	2301      	movs	r3, #1
 80081a2:	e7f3      	b.n	800818c <_dtoa_r+0x25c>
 80081a4:	2300      	movs	r3, #0
 80081a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081a8:	9308      	str	r3, [sp, #32]
 80081aa:	9b00      	ldr	r3, [sp, #0]
 80081ac:	4413      	add	r3, r2
 80081ae:	9302      	str	r3, [sp, #8]
 80081b0:	3301      	adds	r3, #1
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	9303      	str	r3, [sp, #12]
 80081b6:	bfb8      	it	lt
 80081b8:	2301      	movlt	r3, #1
 80081ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80081bc:	2200      	movs	r2, #0
 80081be:	6042      	str	r2, [r0, #4]
 80081c0:	2204      	movs	r2, #4
 80081c2:	f102 0614 	add.w	r6, r2, #20
 80081c6:	429e      	cmp	r6, r3
 80081c8:	6841      	ldr	r1, [r0, #4]
 80081ca:	d93d      	bls.n	8008248 <_dtoa_r+0x318>
 80081cc:	4620      	mov	r0, r4
 80081ce:	f001 fa6b 	bl	80096a8 <_Balloc>
 80081d2:	9001      	str	r0, [sp, #4]
 80081d4:	2800      	cmp	r0, #0
 80081d6:	d13b      	bne.n	8008250 <_dtoa_r+0x320>
 80081d8:	4b11      	ldr	r3, [pc, #68]	; (8008220 <_dtoa_r+0x2f0>)
 80081da:	4602      	mov	r2, r0
 80081dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80081e0:	e6c0      	b.n	8007f64 <_dtoa_r+0x34>
 80081e2:	2301      	movs	r3, #1
 80081e4:	e7df      	b.n	80081a6 <_dtoa_r+0x276>
 80081e6:	bf00      	nop
 80081e8:	636f4361 	.word	0x636f4361
 80081ec:	3fd287a7 	.word	0x3fd287a7
 80081f0:	8b60c8b3 	.word	0x8b60c8b3
 80081f4:	3fc68a28 	.word	0x3fc68a28
 80081f8:	509f79fb 	.word	0x509f79fb
 80081fc:	3fd34413 	.word	0x3fd34413
 8008200:	0800b936 	.word	0x0800b936
 8008204:	0800b94d 	.word	0x0800b94d
 8008208:	7ff00000 	.word	0x7ff00000
 800820c:	0800b932 	.word	0x0800b932
 8008210:	0800b929 	.word	0x0800b929
 8008214:	0800bc0a 	.word	0x0800bc0a
 8008218:	3ff80000 	.word	0x3ff80000
 800821c:	0800bb20 	.word	0x0800bb20
 8008220:	0800b9a8 	.word	0x0800b9a8
 8008224:	2501      	movs	r5, #1
 8008226:	2300      	movs	r3, #0
 8008228:	9306      	str	r3, [sp, #24]
 800822a:	9508      	str	r5, [sp, #32]
 800822c:	f04f 33ff 	mov.w	r3, #4294967295
 8008230:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008234:	2200      	movs	r2, #0
 8008236:	2312      	movs	r3, #18
 8008238:	e7b0      	b.n	800819c <_dtoa_r+0x26c>
 800823a:	2301      	movs	r3, #1
 800823c:	9308      	str	r3, [sp, #32]
 800823e:	e7f5      	b.n	800822c <_dtoa_r+0x2fc>
 8008240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008242:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008246:	e7b8      	b.n	80081ba <_dtoa_r+0x28a>
 8008248:	3101      	adds	r1, #1
 800824a:	6041      	str	r1, [r0, #4]
 800824c:	0052      	lsls	r2, r2, #1
 800824e:	e7b8      	b.n	80081c2 <_dtoa_r+0x292>
 8008250:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008252:	9a01      	ldr	r2, [sp, #4]
 8008254:	601a      	str	r2, [r3, #0]
 8008256:	9b03      	ldr	r3, [sp, #12]
 8008258:	2b0e      	cmp	r3, #14
 800825a:	f200 809d 	bhi.w	8008398 <_dtoa_r+0x468>
 800825e:	2d00      	cmp	r5, #0
 8008260:	f000 809a 	beq.w	8008398 <_dtoa_r+0x468>
 8008264:	9b00      	ldr	r3, [sp, #0]
 8008266:	2b00      	cmp	r3, #0
 8008268:	dd32      	ble.n	80082d0 <_dtoa_r+0x3a0>
 800826a:	4ab7      	ldr	r2, [pc, #732]	; (8008548 <_dtoa_r+0x618>)
 800826c:	f003 030f 	and.w	r3, r3, #15
 8008270:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008274:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008278:	9b00      	ldr	r3, [sp, #0]
 800827a:	05d8      	lsls	r0, r3, #23
 800827c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008280:	d516      	bpl.n	80082b0 <_dtoa_r+0x380>
 8008282:	4bb2      	ldr	r3, [pc, #712]	; (800854c <_dtoa_r+0x61c>)
 8008284:	ec51 0b19 	vmov	r0, r1, d9
 8008288:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800828c:	f7f8 fade 	bl	800084c <__aeabi_ddiv>
 8008290:	f007 070f 	and.w	r7, r7, #15
 8008294:	4682      	mov	sl, r0
 8008296:	468b      	mov	fp, r1
 8008298:	2503      	movs	r5, #3
 800829a:	4eac      	ldr	r6, [pc, #688]	; (800854c <_dtoa_r+0x61c>)
 800829c:	b957      	cbnz	r7, 80082b4 <_dtoa_r+0x384>
 800829e:	4642      	mov	r2, r8
 80082a0:	464b      	mov	r3, r9
 80082a2:	4650      	mov	r0, sl
 80082a4:	4659      	mov	r1, fp
 80082a6:	f7f8 fad1 	bl	800084c <__aeabi_ddiv>
 80082aa:	4682      	mov	sl, r0
 80082ac:	468b      	mov	fp, r1
 80082ae:	e028      	b.n	8008302 <_dtoa_r+0x3d2>
 80082b0:	2502      	movs	r5, #2
 80082b2:	e7f2      	b.n	800829a <_dtoa_r+0x36a>
 80082b4:	07f9      	lsls	r1, r7, #31
 80082b6:	d508      	bpl.n	80082ca <_dtoa_r+0x39a>
 80082b8:	4640      	mov	r0, r8
 80082ba:	4649      	mov	r1, r9
 80082bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80082c0:	f7f8 f99a 	bl	80005f8 <__aeabi_dmul>
 80082c4:	3501      	adds	r5, #1
 80082c6:	4680      	mov	r8, r0
 80082c8:	4689      	mov	r9, r1
 80082ca:	107f      	asrs	r7, r7, #1
 80082cc:	3608      	adds	r6, #8
 80082ce:	e7e5      	b.n	800829c <_dtoa_r+0x36c>
 80082d0:	f000 809b 	beq.w	800840a <_dtoa_r+0x4da>
 80082d4:	9b00      	ldr	r3, [sp, #0]
 80082d6:	4f9d      	ldr	r7, [pc, #628]	; (800854c <_dtoa_r+0x61c>)
 80082d8:	425e      	negs	r6, r3
 80082da:	4b9b      	ldr	r3, [pc, #620]	; (8008548 <_dtoa_r+0x618>)
 80082dc:	f006 020f 	and.w	r2, r6, #15
 80082e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e8:	ec51 0b19 	vmov	r0, r1, d9
 80082ec:	f7f8 f984 	bl	80005f8 <__aeabi_dmul>
 80082f0:	1136      	asrs	r6, r6, #4
 80082f2:	4682      	mov	sl, r0
 80082f4:	468b      	mov	fp, r1
 80082f6:	2300      	movs	r3, #0
 80082f8:	2502      	movs	r5, #2
 80082fa:	2e00      	cmp	r6, #0
 80082fc:	d17a      	bne.n	80083f4 <_dtoa_r+0x4c4>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d1d3      	bne.n	80082aa <_dtoa_r+0x37a>
 8008302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008304:	2b00      	cmp	r3, #0
 8008306:	f000 8082 	beq.w	800840e <_dtoa_r+0x4de>
 800830a:	4b91      	ldr	r3, [pc, #580]	; (8008550 <_dtoa_r+0x620>)
 800830c:	2200      	movs	r2, #0
 800830e:	4650      	mov	r0, sl
 8008310:	4659      	mov	r1, fp
 8008312:	f7f8 fbe3 	bl	8000adc <__aeabi_dcmplt>
 8008316:	2800      	cmp	r0, #0
 8008318:	d079      	beq.n	800840e <_dtoa_r+0x4de>
 800831a:	9b03      	ldr	r3, [sp, #12]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d076      	beq.n	800840e <_dtoa_r+0x4de>
 8008320:	9b02      	ldr	r3, [sp, #8]
 8008322:	2b00      	cmp	r3, #0
 8008324:	dd36      	ble.n	8008394 <_dtoa_r+0x464>
 8008326:	9b00      	ldr	r3, [sp, #0]
 8008328:	4650      	mov	r0, sl
 800832a:	4659      	mov	r1, fp
 800832c:	1e5f      	subs	r7, r3, #1
 800832e:	2200      	movs	r2, #0
 8008330:	4b88      	ldr	r3, [pc, #544]	; (8008554 <_dtoa_r+0x624>)
 8008332:	f7f8 f961 	bl	80005f8 <__aeabi_dmul>
 8008336:	9e02      	ldr	r6, [sp, #8]
 8008338:	4682      	mov	sl, r0
 800833a:	468b      	mov	fp, r1
 800833c:	3501      	adds	r5, #1
 800833e:	4628      	mov	r0, r5
 8008340:	f7f8 f8f0 	bl	8000524 <__aeabi_i2d>
 8008344:	4652      	mov	r2, sl
 8008346:	465b      	mov	r3, fp
 8008348:	f7f8 f956 	bl	80005f8 <__aeabi_dmul>
 800834c:	4b82      	ldr	r3, [pc, #520]	; (8008558 <_dtoa_r+0x628>)
 800834e:	2200      	movs	r2, #0
 8008350:	f7f7 ff9c 	bl	800028c <__adddf3>
 8008354:	46d0      	mov	r8, sl
 8008356:	46d9      	mov	r9, fp
 8008358:	4682      	mov	sl, r0
 800835a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800835e:	2e00      	cmp	r6, #0
 8008360:	d158      	bne.n	8008414 <_dtoa_r+0x4e4>
 8008362:	4b7e      	ldr	r3, [pc, #504]	; (800855c <_dtoa_r+0x62c>)
 8008364:	2200      	movs	r2, #0
 8008366:	4640      	mov	r0, r8
 8008368:	4649      	mov	r1, r9
 800836a:	f7f7 ff8d 	bl	8000288 <__aeabi_dsub>
 800836e:	4652      	mov	r2, sl
 8008370:	465b      	mov	r3, fp
 8008372:	4680      	mov	r8, r0
 8008374:	4689      	mov	r9, r1
 8008376:	f7f8 fbcf 	bl	8000b18 <__aeabi_dcmpgt>
 800837a:	2800      	cmp	r0, #0
 800837c:	f040 8295 	bne.w	80088aa <_dtoa_r+0x97a>
 8008380:	4652      	mov	r2, sl
 8008382:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008386:	4640      	mov	r0, r8
 8008388:	4649      	mov	r1, r9
 800838a:	f7f8 fba7 	bl	8000adc <__aeabi_dcmplt>
 800838e:	2800      	cmp	r0, #0
 8008390:	f040 8289 	bne.w	80088a6 <_dtoa_r+0x976>
 8008394:	ec5b ab19 	vmov	sl, fp, d9
 8008398:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800839a:	2b00      	cmp	r3, #0
 800839c:	f2c0 8148 	blt.w	8008630 <_dtoa_r+0x700>
 80083a0:	9a00      	ldr	r2, [sp, #0]
 80083a2:	2a0e      	cmp	r2, #14
 80083a4:	f300 8144 	bgt.w	8008630 <_dtoa_r+0x700>
 80083a8:	4b67      	ldr	r3, [pc, #412]	; (8008548 <_dtoa_r+0x618>)
 80083aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f280 80d5 	bge.w	8008564 <_dtoa_r+0x634>
 80083ba:	9b03      	ldr	r3, [sp, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	f300 80d1 	bgt.w	8008564 <_dtoa_r+0x634>
 80083c2:	f040 826f 	bne.w	80088a4 <_dtoa_r+0x974>
 80083c6:	4b65      	ldr	r3, [pc, #404]	; (800855c <_dtoa_r+0x62c>)
 80083c8:	2200      	movs	r2, #0
 80083ca:	4640      	mov	r0, r8
 80083cc:	4649      	mov	r1, r9
 80083ce:	f7f8 f913 	bl	80005f8 <__aeabi_dmul>
 80083d2:	4652      	mov	r2, sl
 80083d4:	465b      	mov	r3, fp
 80083d6:	f7f8 fb95 	bl	8000b04 <__aeabi_dcmpge>
 80083da:	9e03      	ldr	r6, [sp, #12]
 80083dc:	4637      	mov	r7, r6
 80083de:	2800      	cmp	r0, #0
 80083e0:	f040 8245 	bne.w	800886e <_dtoa_r+0x93e>
 80083e4:	9d01      	ldr	r5, [sp, #4]
 80083e6:	2331      	movs	r3, #49	; 0x31
 80083e8:	f805 3b01 	strb.w	r3, [r5], #1
 80083ec:	9b00      	ldr	r3, [sp, #0]
 80083ee:	3301      	adds	r3, #1
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	e240      	b.n	8008876 <_dtoa_r+0x946>
 80083f4:	07f2      	lsls	r2, r6, #31
 80083f6:	d505      	bpl.n	8008404 <_dtoa_r+0x4d4>
 80083f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083fc:	f7f8 f8fc 	bl	80005f8 <__aeabi_dmul>
 8008400:	3501      	adds	r5, #1
 8008402:	2301      	movs	r3, #1
 8008404:	1076      	asrs	r6, r6, #1
 8008406:	3708      	adds	r7, #8
 8008408:	e777      	b.n	80082fa <_dtoa_r+0x3ca>
 800840a:	2502      	movs	r5, #2
 800840c:	e779      	b.n	8008302 <_dtoa_r+0x3d2>
 800840e:	9f00      	ldr	r7, [sp, #0]
 8008410:	9e03      	ldr	r6, [sp, #12]
 8008412:	e794      	b.n	800833e <_dtoa_r+0x40e>
 8008414:	9901      	ldr	r1, [sp, #4]
 8008416:	4b4c      	ldr	r3, [pc, #304]	; (8008548 <_dtoa_r+0x618>)
 8008418:	4431      	add	r1, r6
 800841a:	910d      	str	r1, [sp, #52]	; 0x34
 800841c:	9908      	ldr	r1, [sp, #32]
 800841e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008422:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008426:	2900      	cmp	r1, #0
 8008428:	d043      	beq.n	80084b2 <_dtoa_r+0x582>
 800842a:	494d      	ldr	r1, [pc, #308]	; (8008560 <_dtoa_r+0x630>)
 800842c:	2000      	movs	r0, #0
 800842e:	f7f8 fa0d 	bl	800084c <__aeabi_ddiv>
 8008432:	4652      	mov	r2, sl
 8008434:	465b      	mov	r3, fp
 8008436:	f7f7 ff27 	bl	8000288 <__aeabi_dsub>
 800843a:	9d01      	ldr	r5, [sp, #4]
 800843c:	4682      	mov	sl, r0
 800843e:	468b      	mov	fp, r1
 8008440:	4649      	mov	r1, r9
 8008442:	4640      	mov	r0, r8
 8008444:	f7f8 fb88 	bl	8000b58 <__aeabi_d2iz>
 8008448:	4606      	mov	r6, r0
 800844a:	f7f8 f86b 	bl	8000524 <__aeabi_i2d>
 800844e:	4602      	mov	r2, r0
 8008450:	460b      	mov	r3, r1
 8008452:	4640      	mov	r0, r8
 8008454:	4649      	mov	r1, r9
 8008456:	f7f7 ff17 	bl	8000288 <__aeabi_dsub>
 800845a:	3630      	adds	r6, #48	; 0x30
 800845c:	f805 6b01 	strb.w	r6, [r5], #1
 8008460:	4652      	mov	r2, sl
 8008462:	465b      	mov	r3, fp
 8008464:	4680      	mov	r8, r0
 8008466:	4689      	mov	r9, r1
 8008468:	f7f8 fb38 	bl	8000adc <__aeabi_dcmplt>
 800846c:	2800      	cmp	r0, #0
 800846e:	d163      	bne.n	8008538 <_dtoa_r+0x608>
 8008470:	4642      	mov	r2, r8
 8008472:	464b      	mov	r3, r9
 8008474:	4936      	ldr	r1, [pc, #216]	; (8008550 <_dtoa_r+0x620>)
 8008476:	2000      	movs	r0, #0
 8008478:	f7f7 ff06 	bl	8000288 <__aeabi_dsub>
 800847c:	4652      	mov	r2, sl
 800847e:	465b      	mov	r3, fp
 8008480:	f7f8 fb2c 	bl	8000adc <__aeabi_dcmplt>
 8008484:	2800      	cmp	r0, #0
 8008486:	f040 80b5 	bne.w	80085f4 <_dtoa_r+0x6c4>
 800848a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800848c:	429d      	cmp	r5, r3
 800848e:	d081      	beq.n	8008394 <_dtoa_r+0x464>
 8008490:	4b30      	ldr	r3, [pc, #192]	; (8008554 <_dtoa_r+0x624>)
 8008492:	2200      	movs	r2, #0
 8008494:	4650      	mov	r0, sl
 8008496:	4659      	mov	r1, fp
 8008498:	f7f8 f8ae 	bl	80005f8 <__aeabi_dmul>
 800849c:	4b2d      	ldr	r3, [pc, #180]	; (8008554 <_dtoa_r+0x624>)
 800849e:	4682      	mov	sl, r0
 80084a0:	468b      	mov	fp, r1
 80084a2:	4640      	mov	r0, r8
 80084a4:	4649      	mov	r1, r9
 80084a6:	2200      	movs	r2, #0
 80084a8:	f7f8 f8a6 	bl	80005f8 <__aeabi_dmul>
 80084ac:	4680      	mov	r8, r0
 80084ae:	4689      	mov	r9, r1
 80084b0:	e7c6      	b.n	8008440 <_dtoa_r+0x510>
 80084b2:	4650      	mov	r0, sl
 80084b4:	4659      	mov	r1, fp
 80084b6:	f7f8 f89f 	bl	80005f8 <__aeabi_dmul>
 80084ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084bc:	9d01      	ldr	r5, [sp, #4]
 80084be:	930f      	str	r3, [sp, #60]	; 0x3c
 80084c0:	4682      	mov	sl, r0
 80084c2:	468b      	mov	fp, r1
 80084c4:	4649      	mov	r1, r9
 80084c6:	4640      	mov	r0, r8
 80084c8:	f7f8 fb46 	bl	8000b58 <__aeabi_d2iz>
 80084cc:	4606      	mov	r6, r0
 80084ce:	f7f8 f829 	bl	8000524 <__aeabi_i2d>
 80084d2:	3630      	adds	r6, #48	; 0x30
 80084d4:	4602      	mov	r2, r0
 80084d6:	460b      	mov	r3, r1
 80084d8:	4640      	mov	r0, r8
 80084da:	4649      	mov	r1, r9
 80084dc:	f7f7 fed4 	bl	8000288 <__aeabi_dsub>
 80084e0:	f805 6b01 	strb.w	r6, [r5], #1
 80084e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084e6:	429d      	cmp	r5, r3
 80084e8:	4680      	mov	r8, r0
 80084ea:	4689      	mov	r9, r1
 80084ec:	f04f 0200 	mov.w	r2, #0
 80084f0:	d124      	bne.n	800853c <_dtoa_r+0x60c>
 80084f2:	4b1b      	ldr	r3, [pc, #108]	; (8008560 <_dtoa_r+0x630>)
 80084f4:	4650      	mov	r0, sl
 80084f6:	4659      	mov	r1, fp
 80084f8:	f7f7 fec8 	bl	800028c <__adddf3>
 80084fc:	4602      	mov	r2, r0
 80084fe:	460b      	mov	r3, r1
 8008500:	4640      	mov	r0, r8
 8008502:	4649      	mov	r1, r9
 8008504:	f7f8 fb08 	bl	8000b18 <__aeabi_dcmpgt>
 8008508:	2800      	cmp	r0, #0
 800850a:	d173      	bne.n	80085f4 <_dtoa_r+0x6c4>
 800850c:	4652      	mov	r2, sl
 800850e:	465b      	mov	r3, fp
 8008510:	4913      	ldr	r1, [pc, #76]	; (8008560 <_dtoa_r+0x630>)
 8008512:	2000      	movs	r0, #0
 8008514:	f7f7 feb8 	bl	8000288 <__aeabi_dsub>
 8008518:	4602      	mov	r2, r0
 800851a:	460b      	mov	r3, r1
 800851c:	4640      	mov	r0, r8
 800851e:	4649      	mov	r1, r9
 8008520:	f7f8 fadc 	bl	8000adc <__aeabi_dcmplt>
 8008524:	2800      	cmp	r0, #0
 8008526:	f43f af35 	beq.w	8008394 <_dtoa_r+0x464>
 800852a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800852c:	1e6b      	subs	r3, r5, #1
 800852e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008530:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008534:	2b30      	cmp	r3, #48	; 0x30
 8008536:	d0f8      	beq.n	800852a <_dtoa_r+0x5fa>
 8008538:	9700      	str	r7, [sp, #0]
 800853a:	e049      	b.n	80085d0 <_dtoa_r+0x6a0>
 800853c:	4b05      	ldr	r3, [pc, #20]	; (8008554 <_dtoa_r+0x624>)
 800853e:	f7f8 f85b 	bl	80005f8 <__aeabi_dmul>
 8008542:	4680      	mov	r8, r0
 8008544:	4689      	mov	r9, r1
 8008546:	e7bd      	b.n	80084c4 <_dtoa_r+0x594>
 8008548:	0800bb20 	.word	0x0800bb20
 800854c:	0800baf8 	.word	0x0800baf8
 8008550:	3ff00000 	.word	0x3ff00000
 8008554:	40240000 	.word	0x40240000
 8008558:	401c0000 	.word	0x401c0000
 800855c:	40140000 	.word	0x40140000
 8008560:	3fe00000 	.word	0x3fe00000
 8008564:	9d01      	ldr	r5, [sp, #4]
 8008566:	4656      	mov	r6, sl
 8008568:	465f      	mov	r7, fp
 800856a:	4642      	mov	r2, r8
 800856c:	464b      	mov	r3, r9
 800856e:	4630      	mov	r0, r6
 8008570:	4639      	mov	r1, r7
 8008572:	f7f8 f96b 	bl	800084c <__aeabi_ddiv>
 8008576:	f7f8 faef 	bl	8000b58 <__aeabi_d2iz>
 800857a:	4682      	mov	sl, r0
 800857c:	f7f7 ffd2 	bl	8000524 <__aeabi_i2d>
 8008580:	4642      	mov	r2, r8
 8008582:	464b      	mov	r3, r9
 8008584:	f7f8 f838 	bl	80005f8 <__aeabi_dmul>
 8008588:	4602      	mov	r2, r0
 800858a:	460b      	mov	r3, r1
 800858c:	4630      	mov	r0, r6
 800858e:	4639      	mov	r1, r7
 8008590:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008594:	f7f7 fe78 	bl	8000288 <__aeabi_dsub>
 8008598:	f805 6b01 	strb.w	r6, [r5], #1
 800859c:	9e01      	ldr	r6, [sp, #4]
 800859e:	9f03      	ldr	r7, [sp, #12]
 80085a0:	1bae      	subs	r6, r5, r6
 80085a2:	42b7      	cmp	r7, r6
 80085a4:	4602      	mov	r2, r0
 80085a6:	460b      	mov	r3, r1
 80085a8:	d135      	bne.n	8008616 <_dtoa_r+0x6e6>
 80085aa:	f7f7 fe6f 	bl	800028c <__adddf3>
 80085ae:	4642      	mov	r2, r8
 80085b0:	464b      	mov	r3, r9
 80085b2:	4606      	mov	r6, r0
 80085b4:	460f      	mov	r7, r1
 80085b6:	f7f8 faaf 	bl	8000b18 <__aeabi_dcmpgt>
 80085ba:	b9d0      	cbnz	r0, 80085f2 <_dtoa_r+0x6c2>
 80085bc:	4642      	mov	r2, r8
 80085be:	464b      	mov	r3, r9
 80085c0:	4630      	mov	r0, r6
 80085c2:	4639      	mov	r1, r7
 80085c4:	f7f8 fa80 	bl	8000ac8 <__aeabi_dcmpeq>
 80085c8:	b110      	cbz	r0, 80085d0 <_dtoa_r+0x6a0>
 80085ca:	f01a 0f01 	tst.w	sl, #1
 80085ce:	d110      	bne.n	80085f2 <_dtoa_r+0x6c2>
 80085d0:	4620      	mov	r0, r4
 80085d2:	ee18 1a10 	vmov	r1, s16
 80085d6:	f001 f8a7 	bl	8009728 <_Bfree>
 80085da:	2300      	movs	r3, #0
 80085dc:	9800      	ldr	r0, [sp, #0]
 80085de:	702b      	strb	r3, [r5, #0]
 80085e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085e2:	3001      	adds	r0, #1
 80085e4:	6018      	str	r0, [r3, #0]
 80085e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f43f acf1 	beq.w	8007fd0 <_dtoa_r+0xa0>
 80085ee:	601d      	str	r5, [r3, #0]
 80085f0:	e4ee      	b.n	8007fd0 <_dtoa_r+0xa0>
 80085f2:	9f00      	ldr	r7, [sp, #0]
 80085f4:	462b      	mov	r3, r5
 80085f6:	461d      	mov	r5, r3
 80085f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085fc:	2a39      	cmp	r2, #57	; 0x39
 80085fe:	d106      	bne.n	800860e <_dtoa_r+0x6de>
 8008600:	9a01      	ldr	r2, [sp, #4]
 8008602:	429a      	cmp	r2, r3
 8008604:	d1f7      	bne.n	80085f6 <_dtoa_r+0x6c6>
 8008606:	9901      	ldr	r1, [sp, #4]
 8008608:	2230      	movs	r2, #48	; 0x30
 800860a:	3701      	adds	r7, #1
 800860c:	700a      	strb	r2, [r1, #0]
 800860e:	781a      	ldrb	r2, [r3, #0]
 8008610:	3201      	adds	r2, #1
 8008612:	701a      	strb	r2, [r3, #0]
 8008614:	e790      	b.n	8008538 <_dtoa_r+0x608>
 8008616:	4ba6      	ldr	r3, [pc, #664]	; (80088b0 <_dtoa_r+0x980>)
 8008618:	2200      	movs	r2, #0
 800861a:	f7f7 ffed 	bl	80005f8 <__aeabi_dmul>
 800861e:	2200      	movs	r2, #0
 8008620:	2300      	movs	r3, #0
 8008622:	4606      	mov	r6, r0
 8008624:	460f      	mov	r7, r1
 8008626:	f7f8 fa4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800862a:	2800      	cmp	r0, #0
 800862c:	d09d      	beq.n	800856a <_dtoa_r+0x63a>
 800862e:	e7cf      	b.n	80085d0 <_dtoa_r+0x6a0>
 8008630:	9a08      	ldr	r2, [sp, #32]
 8008632:	2a00      	cmp	r2, #0
 8008634:	f000 80d7 	beq.w	80087e6 <_dtoa_r+0x8b6>
 8008638:	9a06      	ldr	r2, [sp, #24]
 800863a:	2a01      	cmp	r2, #1
 800863c:	f300 80ba 	bgt.w	80087b4 <_dtoa_r+0x884>
 8008640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008642:	2a00      	cmp	r2, #0
 8008644:	f000 80b2 	beq.w	80087ac <_dtoa_r+0x87c>
 8008648:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800864c:	9e07      	ldr	r6, [sp, #28]
 800864e:	9d04      	ldr	r5, [sp, #16]
 8008650:	9a04      	ldr	r2, [sp, #16]
 8008652:	441a      	add	r2, r3
 8008654:	9204      	str	r2, [sp, #16]
 8008656:	9a05      	ldr	r2, [sp, #20]
 8008658:	2101      	movs	r1, #1
 800865a:	441a      	add	r2, r3
 800865c:	4620      	mov	r0, r4
 800865e:	9205      	str	r2, [sp, #20]
 8008660:	f001 f964 	bl	800992c <__i2b>
 8008664:	4607      	mov	r7, r0
 8008666:	2d00      	cmp	r5, #0
 8008668:	dd0c      	ble.n	8008684 <_dtoa_r+0x754>
 800866a:	9b05      	ldr	r3, [sp, #20]
 800866c:	2b00      	cmp	r3, #0
 800866e:	dd09      	ble.n	8008684 <_dtoa_r+0x754>
 8008670:	42ab      	cmp	r3, r5
 8008672:	9a04      	ldr	r2, [sp, #16]
 8008674:	bfa8      	it	ge
 8008676:	462b      	movge	r3, r5
 8008678:	1ad2      	subs	r2, r2, r3
 800867a:	9204      	str	r2, [sp, #16]
 800867c:	9a05      	ldr	r2, [sp, #20]
 800867e:	1aed      	subs	r5, r5, r3
 8008680:	1ad3      	subs	r3, r2, r3
 8008682:	9305      	str	r3, [sp, #20]
 8008684:	9b07      	ldr	r3, [sp, #28]
 8008686:	b31b      	cbz	r3, 80086d0 <_dtoa_r+0x7a0>
 8008688:	9b08      	ldr	r3, [sp, #32]
 800868a:	2b00      	cmp	r3, #0
 800868c:	f000 80af 	beq.w	80087ee <_dtoa_r+0x8be>
 8008690:	2e00      	cmp	r6, #0
 8008692:	dd13      	ble.n	80086bc <_dtoa_r+0x78c>
 8008694:	4639      	mov	r1, r7
 8008696:	4632      	mov	r2, r6
 8008698:	4620      	mov	r0, r4
 800869a:	f001 fa07 	bl	8009aac <__pow5mult>
 800869e:	ee18 2a10 	vmov	r2, s16
 80086a2:	4601      	mov	r1, r0
 80086a4:	4607      	mov	r7, r0
 80086a6:	4620      	mov	r0, r4
 80086a8:	f001 f956 	bl	8009958 <__multiply>
 80086ac:	ee18 1a10 	vmov	r1, s16
 80086b0:	4680      	mov	r8, r0
 80086b2:	4620      	mov	r0, r4
 80086b4:	f001 f838 	bl	8009728 <_Bfree>
 80086b8:	ee08 8a10 	vmov	s16, r8
 80086bc:	9b07      	ldr	r3, [sp, #28]
 80086be:	1b9a      	subs	r2, r3, r6
 80086c0:	d006      	beq.n	80086d0 <_dtoa_r+0x7a0>
 80086c2:	ee18 1a10 	vmov	r1, s16
 80086c6:	4620      	mov	r0, r4
 80086c8:	f001 f9f0 	bl	8009aac <__pow5mult>
 80086cc:	ee08 0a10 	vmov	s16, r0
 80086d0:	2101      	movs	r1, #1
 80086d2:	4620      	mov	r0, r4
 80086d4:	f001 f92a 	bl	800992c <__i2b>
 80086d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086da:	2b00      	cmp	r3, #0
 80086dc:	4606      	mov	r6, r0
 80086de:	f340 8088 	ble.w	80087f2 <_dtoa_r+0x8c2>
 80086e2:	461a      	mov	r2, r3
 80086e4:	4601      	mov	r1, r0
 80086e6:	4620      	mov	r0, r4
 80086e8:	f001 f9e0 	bl	8009aac <__pow5mult>
 80086ec:	9b06      	ldr	r3, [sp, #24]
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	4606      	mov	r6, r0
 80086f2:	f340 8081 	ble.w	80087f8 <_dtoa_r+0x8c8>
 80086f6:	f04f 0800 	mov.w	r8, #0
 80086fa:	6933      	ldr	r3, [r6, #16]
 80086fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008700:	6918      	ldr	r0, [r3, #16]
 8008702:	f001 f8c3 	bl	800988c <__hi0bits>
 8008706:	f1c0 0020 	rsb	r0, r0, #32
 800870a:	9b05      	ldr	r3, [sp, #20]
 800870c:	4418      	add	r0, r3
 800870e:	f010 001f 	ands.w	r0, r0, #31
 8008712:	f000 8092 	beq.w	800883a <_dtoa_r+0x90a>
 8008716:	f1c0 0320 	rsb	r3, r0, #32
 800871a:	2b04      	cmp	r3, #4
 800871c:	f340 808a 	ble.w	8008834 <_dtoa_r+0x904>
 8008720:	f1c0 001c 	rsb	r0, r0, #28
 8008724:	9b04      	ldr	r3, [sp, #16]
 8008726:	4403      	add	r3, r0
 8008728:	9304      	str	r3, [sp, #16]
 800872a:	9b05      	ldr	r3, [sp, #20]
 800872c:	4403      	add	r3, r0
 800872e:	4405      	add	r5, r0
 8008730:	9305      	str	r3, [sp, #20]
 8008732:	9b04      	ldr	r3, [sp, #16]
 8008734:	2b00      	cmp	r3, #0
 8008736:	dd07      	ble.n	8008748 <_dtoa_r+0x818>
 8008738:	ee18 1a10 	vmov	r1, s16
 800873c:	461a      	mov	r2, r3
 800873e:	4620      	mov	r0, r4
 8008740:	f001 fa0e 	bl	8009b60 <__lshift>
 8008744:	ee08 0a10 	vmov	s16, r0
 8008748:	9b05      	ldr	r3, [sp, #20]
 800874a:	2b00      	cmp	r3, #0
 800874c:	dd05      	ble.n	800875a <_dtoa_r+0x82a>
 800874e:	4631      	mov	r1, r6
 8008750:	461a      	mov	r2, r3
 8008752:	4620      	mov	r0, r4
 8008754:	f001 fa04 	bl	8009b60 <__lshift>
 8008758:	4606      	mov	r6, r0
 800875a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800875c:	2b00      	cmp	r3, #0
 800875e:	d06e      	beq.n	800883e <_dtoa_r+0x90e>
 8008760:	ee18 0a10 	vmov	r0, s16
 8008764:	4631      	mov	r1, r6
 8008766:	f001 fa6b 	bl	8009c40 <__mcmp>
 800876a:	2800      	cmp	r0, #0
 800876c:	da67      	bge.n	800883e <_dtoa_r+0x90e>
 800876e:	9b00      	ldr	r3, [sp, #0]
 8008770:	3b01      	subs	r3, #1
 8008772:	ee18 1a10 	vmov	r1, s16
 8008776:	9300      	str	r3, [sp, #0]
 8008778:	220a      	movs	r2, #10
 800877a:	2300      	movs	r3, #0
 800877c:	4620      	mov	r0, r4
 800877e:	f000 fff5 	bl	800976c <__multadd>
 8008782:	9b08      	ldr	r3, [sp, #32]
 8008784:	ee08 0a10 	vmov	s16, r0
 8008788:	2b00      	cmp	r3, #0
 800878a:	f000 81b1 	beq.w	8008af0 <_dtoa_r+0xbc0>
 800878e:	2300      	movs	r3, #0
 8008790:	4639      	mov	r1, r7
 8008792:	220a      	movs	r2, #10
 8008794:	4620      	mov	r0, r4
 8008796:	f000 ffe9 	bl	800976c <__multadd>
 800879a:	9b02      	ldr	r3, [sp, #8]
 800879c:	2b00      	cmp	r3, #0
 800879e:	4607      	mov	r7, r0
 80087a0:	f300 808e 	bgt.w	80088c0 <_dtoa_r+0x990>
 80087a4:	9b06      	ldr	r3, [sp, #24]
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	dc51      	bgt.n	800884e <_dtoa_r+0x91e>
 80087aa:	e089      	b.n	80088c0 <_dtoa_r+0x990>
 80087ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80087b2:	e74b      	b.n	800864c <_dtoa_r+0x71c>
 80087b4:	9b03      	ldr	r3, [sp, #12]
 80087b6:	1e5e      	subs	r6, r3, #1
 80087b8:	9b07      	ldr	r3, [sp, #28]
 80087ba:	42b3      	cmp	r3, r6
 80087bc:	bfbf      	itttt	lt
 80087be:	9b07      	ldrlt	r3, [sp, #28]
 80087c0:	9607      	strlt	r6, [sp, #28]
 80087c2:	1af2      	sublt	r2, r6, r3
 80087c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80087c6:	bfb6      	itet	lt
 80087c8:	189b      	addlt	r3, r3, r2
 80087ca:	1b9e      	subge	r6, r3, r6
 80087cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80087ce:	9b03      	ldr	r3, [sp, #12]
 80087d0:	bfb8      	it	lt
 80087d2:	2600      	movlt	r6, #0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	bfb7      	itett	lt
 80087d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80087dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80087e0:	1a9d      	sublt	r5, r3, r2
 80087e2:	2300      	movlt	r3, #0
 80087e4:	e734      	b.n	8008650 <_dtoa_r+0x720>
 80087e6:	9e07      	ldr	r6, [sp, #28]
 80087e8:	9d04      	ldr	r5, [sp, #16]
 80087ea:	9f08      	ldr	r7, [sp, #32]
 80087ec:	e73b      	b.n	8008666 <_dtoa_r+0x736>
 80087ee:	9a07      	ldr	r2, [sp, #28]
 80087f0:	e767      	b.n	80086c2 <_dtoa_r+0x792>
 80087f2:	9b06      	ldr	r3, [sp, #24]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	dc18      	bgt.n	800882a <_dtoa_r+0x8fa>
 80087f8:	f1ba 0f00 	cmp.w	sl, #0
 80087fc:	d115      	bne.n	800882a <_dtoa_r+0x8fa>
 80087fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008802:	b993      	cbnz	r3, 800882a <_dtoa_r+0x8fa>
 8008804:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008808:	0d1b      	lsrs	r3, r3, #20
 800880a:	051b      	lsls	r3, r3, #20
 800880c:	b183      	cbz	r3, 8008830 <_dtoa_r+0x900>
 800880e:	9b04      	ldr	r3, [sp, #16]
 8008810:	3301      	adds	r3, #1
 8008812:	9304      	str	r3, [sp, #16]
 8008814:	9b05      	ldr	r3, [sp, #20]
 8008816:	3301      	adds	r3, #1
 8008818:	9305      	str	r3, [sp, #20]
 800881a:	f04f 0801 	mov.w	r8, #1
 800881e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008820:	2b00      	cmp	r3, #0
 8008822:	f47f af6a 	bne.w	80086fa <_dtoa_r+0x7ca>
 8008826:	2001      	movs	r0, #1
 8008828:	e76f      	b.n	800870a <_dtoa_r+0x7da>
 800882a:	f04f 0800 	mov.w	r8, #0
 800882e:	e7f6      	b.n	800881e <_dtoa_r+0x8ee>
 8008830:	4698      	mov	r8, r3
 8008832:	e7f4      	b.n	800881e <_dtoa_r+0x8ee>
 8008834:	f43f af7d 	beq.w	8008732 <_dtoa_r+0x802>
 8008838:	4618      	mov	r0, r3
 800883a:	301c      	adds	r0, #28
 800883c:	e772      	b.n	8008724 <_dtoa_r+0x7f4>
 800883e:	9b03      	ldr	r3, [sp, #12]
 8008840:	2b00      	cmp	r3, #0
 8008842:	dc37      	bgt.n	80088b4 <_dtoa_r+0x984>
 8008844:	9b06      	ldr	r3, [sp, #24]
 8008846:	2b02      	cmp	r3, #2
 8008848:	dd34      	ble.n	80088b4 <_dtoa_r+0x984>
 800884a:	9b03      	ldr	r3, [sp, #12]
 800884c:	9302      	str	r3, [sp, #8]
 800884e:	9b02      	ldr	r3, [sp, #8]
 8008850:	b96b      	cbnz	r3, 800886e <_dtoa_r+0x93e>
 8008852:	4631      	mov	r1, r6
 8008854:	2205      	movs	r2, #5
 8008856:	4620      	mov	r0, r4
 8008858:	f000 ff88 	bl	800976c <__multadd>
 800885c:	4601      	mov	r1, r0
 800885e:	4606      	mov	r6, r0
 8008860:	ee18 0a10 	vmov	r0, s16
 8008864:	f001 f9ec 	bl	8009c40 <__mcmp>
 8008868:	2800      	cmp	r0, #0
 800886a:	f73f adbb 	bgt.w	80083e4 <_dtoa_r+0x4b4>
 800886e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008870:	9d01      	ldr	r5, [sp, #4]
 8008872:	43db      	mvns	r3, r3
 8008874:	9300      	str	r3, [sp, #0]
 8008876:	f04f 0800 	mov.w	r8, #0
 800887a:	4631      	mov	r1, r6
 800887c:	4620      	mov	r0, r4
 800887e:	f000 ff53 	bl	8009728 <_Bfree>
 8008882:	2f00      	cmp	r7, #0
 8008884:	f43f aea4 	beq.w	80085d0 <_dtoa_r+0x6a0>
 8008888:	f1b8 0f00 	cmp.w	r8, #0
 800888c:	d005      	beq.n	800889a <_dtoa_r+0x96a>
 800888e:	45b8      	cmp	r8, r7
 8008890:	d003      	beq.n	800889a <_dtoa_r+0x96a>
 8008892:	4641      	mov	r1, r8
 8008894:	4620      	mov	r0, r4
 8008896:	f000 ff47 	bl	8009728 <_Bfree>
 800889a:	4639      	mov	r1, r7
 800889c:	4620      	mov	r0, r4
 800889e:	f000 ff43 	bl	8009728 <_Bfree>
 80088a2:	e695      	b.n	80085d0 <_dtoa_r+0x6a0>
 80088a4:	2600      	movs	r6, #0
 80088a6:	4637      	mov	r7, r6
 80088a8:	e7e1      	b.n	800886e <_dtoa_r+0x93e>
 80088aa:	9700      	str	r7, [sp, #0]
 80088ac:	4637      	mov	r7, r6
 80088ae:	e599      	b.n	80083e4 <_dtoa_r+0x4b4>
 80088b0:	40240000 	.word	0x40240000
 80088b4:	9b08      	ldr	r3, [sp, #32]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	f000 80ca 	beq.w	8008a50 <_dtoa_r+0xb20>
 80088bc:	9b03      	ldr	r3, [sp, #12]
 80088be:	9302      	str	r3, [sp, #8]
 80088c0:	2d00      	cmp	r5, #0
 80088c2:	dd05      	ble.n	80088d0 <_dtoa_r+0x9a0>
 80088c4:	4639      	mov	r1, r7
 80088c6:	462a      	mov	r2, r5
 80088c8:	4620      	mov	r0, r4
 80088ca:	f001 f949 	bl	8009b60 <__lshift>
 80088ce:	4607      	mov	r7, r0
 80088d0:	f1b8 0f00 	cmp.w	r8, #0
 80088d4:	d05b      	beq.n	800898e <_dtoa_r+0xa5e>
 80088d6:	6879      	ldr	r1, [r7, #4]
 80088d8:	4620      	mov	r0, r4
 80088da:	f000 fee5 	bl	80096a8 <_Balloc>
 80088de:	4605      	mov	r5, r0
 80088e0:	b928      	cbnz	r0, 80088ee <_dtoa_r+0x9be>
 80088e2:	4b87      	ldr	r3, [pc, #540]	; (8008b00 <_dtoa_r+0xbd0>)
 80088e4:	4602      	mov	r2, r0
 80088e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80088ea:	f7ff bb3b 	b.w	8007f64 <_dtoa_r+0x34>
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	3202      	adds	r2, #2
 80088f2:	0092      	lsls	r2, r2, #2
 80088f4:	f107 010c 	add.w	r1, r7, #12
 80088f8:	300c      	adds	r0, #12
 80088fa:	f000 fec7 	bl	800968c <memcpy>
 80088fe:	2201      	movs	r2, #1
 8008900:	4629      	mov	r1, r5
 8008902:	4620      	mov	r0, r4
 8008904:	f001 f92c 	bl	8009b60 <__lshift>
 8008908:	9b01      	ldr	r3, [sp, #4]
 800890a:	f103 0901 	add.w	r9, r3, #1
 800890e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008912:	4413      	add	r3, r2
 8008914:	9305      	str	r3, [sp, #20]
 8008916:	f00a 0301 	and.w	r3, sl, #1
 800891a:	46b8      	mov	r8, r7
 800891c:	9304      	str	r3, [sp, #16]
 800891e:	4607      	mov	r7, r0
 8008920:	4631      	mov	r1, r6
 8008922:	ee18 0a10 	vmov	r0, s16
 8008926:	f7ff fa75 	bl	8007e14 <quorem>
 800892a:	4641      	mov	r1, r8
 800892c:	9002      	str	r0, [sp, #8]
 800892e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008932:	ee18 0a10 	vmov	r0, s16
 8008936:	f001 f983 	bl	8009c40 <__mcmp>
 800893a:	463a      	mov	r2, r7
 800893c:	9003      	str	r0, [sp, #12]
 800893e:	4631      	mov	r1, r6
 8008940:	4620      	mov	r0, r4
 8008942:	f001 f999 	bl	8009c78 <__mdiff>
 8008946:	68c2      	ldr	r2, [r0, #12]
 8008948:	f109 3bff 	add.w	fp, r9, #4294967295
 800894c:	4605      	mov	r5, r0
 800894e:	bb02      	cbnz	r2, 8008992 <_dtoa_r+0xa62>
 8008950:	4601      	mov	r1, r0
 8008952:	ee18 0a10 	vmov	r0, s16
 8008956:	f001 f973 	bl	8009c40 <__mcmp>
 800895a:	4602      	mov	r2, r0
 800895c:	4629      	mov	r1, r5
 800895e:	4620      	mov	r0, r4
 8008960:	9207      	str	r2, [sp, #28]
 8008962:	f000 fee1 	bl	8009728 <_Bfree>
 8008966:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800896a:	ea43 0102 	orr.w	r1, r3, r2
 800896e:	9b04      	ldr	r3, [sp, #16]
 8008970:	430b      	orrs	r3, r1
 8008972:	464d      	mov	r5, r9
 8008974:	d10f      	bne.n	8008996 <_dtoa_r+0xa66>
 8008976:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800897a:	d02a      	beq.n	80089d2 <_dtoa_r+0xaa2>
 800897c:	9b03      	ldr	r3, [sp, #12]
 800897e:	2b00      	cmp	r3, #0
 8008980:	dd02      	ble.n	8008988 <_dtoa_r+0xa58>
 8008982:	9b02      	ldr	r3, [sp, #8]
 8008984:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008988:	f88b a000 	strb.w	sl, [fp]
 800898c:	e775      	b.n	800887a <_dtoa_r+0x94a>
 800898e:	4638      	mov	r0, r7
 8008990:	e7ba      	b.n	8008908 <_dtoa_r+0x9d8>
 8008992:	2201      	movs	r2, #1
 8008994:	e7e2      	b.n	800895c <_dtoa_r+0xa2c>
 8008996:	9b03      	ldr	r3, [sp, #12]
 8008998:	2b00      	cmp	r3, #0
 800899a:	db04      	blt.n	80089a6 <_dtoa_r+0xa76>
 800899c:	9906      	ldr	r1, [sp, #24]
 800899e:	430b      	orrs	r3, r1
 80089a0:	9904      	ldr	r1, [sp, #16]
 80089a2:	430b      	orrs	r3, r1
 80089a4:	d122      	bne.n	80089ec <_dtoa_r+0xabc>
 80089a6:	2a00      	cmp	r2, #0
 80089a8:	ddee      	ble.n	8008988 <_dtoa_r+0xa58>
 80089aa:	ee18 1a10 	vmov	r1, s16
 80089ae:	2201      	movs	r2, #1
 80089b0:	4620      	mov	r0, r4
 80089b2:	f001 f8d5 	bl	8009b60 <__lshift>
 80089b6:	4631      	mov	r1, r6
 80089b8:	ee08 0a10 	vmov	s16, r0
 80089bc:	f001 f940 	bl	8009c40 <__mcmp>
 80089c0:	2800      	cmp	r0, #0
 80089c2:	dc03      	bgt.n	80089cc <_dtoa_r+0xa9c>
 80089c4:	d1e0      	bne.n	8008988 <_dtoa_r+0xa58>
 80089c6:	f01a 0f01 	tst.w	sl, #1
 80089ca:	d0dd      	beq.n	8008988 <_dtoa_r+0xa58>
 80089cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80089d0:	d1d7      	bne.n	8008982 <_dtoa_r+0xa52>
 80089d2:	2339      	movs	r3, #57	; 0x39
 80089d4:	f88b 3000 	strb.w	r3, [fp]
 80089d8:	462b      	mov	r3, r5
 80089da:	461d      	mov	r5, r3
 80089dc:	3b01      	subs	r3, #1
 80089de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80089e2:	2a39      	cmp	r2, #57	; 0x39
 80089e4:	d071      	beq.n	8008aca <_dtoa_r+0xb9a>
 80089e6:	3201      	adds	r2, #1
 80089e8:	701a      	strb	r2, [r3, #0]
 80089ea:	e746      	b.n	800887a <_dtoa_r+0x94a>
 80089ec:	2a00      	cmp	r2, #0
 80089ee:	dd07      	ble.n	8008a00 <_dtoa_r+0xad0>
 80089f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80089f4:	d0ed      	beq.n	80089d2 <_dtoa_r+0xaa2>
 80089f6:	f10a 0301 	add.w	r3, sl, #1
 80089fa:	f88b 3000 	strb.w	r3, [fp]
 80089fe:	e73c      	b.n	800887a <_dtoa_r+0x94a>
 8008a00:	9b05      	ldr	r3, [sp, #20]
 8008a02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008a06:	4599      	cmp	r9, r3
 8008a08:	d047      	beq.n	8008a9a <_dtoa_r+0xb6a>
 8008a0a:	ee18 1a10 	vmov	r1, s16
 8008a0e:	2300      	movs	r3, #0
 8008a10:	220a      	movs	r2, #10
 8008a12:	4620      	mov	r0, r4
 8008a14:	f000 feaa 	bl	800976c <__multadd>
 8008a18:	45b8      	cmp	r8, r7
 8008a1a:	ee08 0a10 	vmov	s16, r0
 8008a1e:	f04f 0300 	mov.w	r3, #0
 8008a22:	f04f 020a 	mov.w	r2, #10
 8008a26:	4641      	mov	r1, r8
 8008a28:	4620      	mov	r0, r4
 8008a2a:	d106      	bne.n	8008a3a <_dtoa_r+0xb0a>
 8008a2c:	f000 fe9e 	bl	800976c <__multadd>
 8008a30:	4680      	mov	r8, r0
 8008a32:	4607      	mov	r7, r0
 8008a34:	f109 0901 	add.w	r9, r9, #1
 8008a38:	e772      	b.n	8008920 <_dtoa_r+0x9f0>
 8008a3a:	f000 fe97 	bl	800976c <__multadd>
 8008a3e:	4639      	mov	r1, r7
 8008a40:	4680      	mov	r8, r0
 8008a42:	2300      	movs	r3, #0
 8008a44:	220a      	movs	r2, #10
 8008a46:	4620      	mov	r0, r4
 8008a48:	f000 fe90 	bl	800976c <__multadd>
 8008a4c:	4607      	mov	r7, r0
 8008a4e:	e7f1      	b.n	8008a34 <_dtoa_r+0xb04>
 8008a50:	9b03      	ldr	r3, [sp, #12]
 8008a52:	9302      	str	r3, [sp, #8]
 8008a54:	9d01      	ldr	r5, [sp, #4]
 8008a56:	ee18 0a10 	vmov	r0, s16
 8008a5a:	4631      	mov	r1, r6
 8008a5c:	f7ff f9da 	bl	8007e14 <quorem>
 8008a60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008a64:	9b01      	ldr	r3, [sp, #4]
 8008a66:	f805 ab01 	strb.w	sl, [r5], #1
 8008a6a:	1aea      	subs	r2, r5, r3
 8008a6c:	9b02      	ldr	r3, [sp, #8]
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	dd09      	ble.n	8008a86 <_dtoa_r+0xb56>
 8008a72:	ee18 1a10 	vmov	r1, s16
 8008a76:	2300      	movs	r3, #0
 8008a78:	220a      	movs	r2, #10
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	f000 fe76 	bl	800976c <__multadd>
 8008a80:	ee08 0a10 	vmov	s16, r0
 8008a84:	e7e7      	b.n	8008a56 <_dtoa_r+0xb26>
 8008a86:	9b02      	ldr	r3, [sp, #8]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	bfc8      	it	gt
 8008a8c:	461d      	movgt	r5, r3
 8008a8e:	9b01      	ldr	r3, [sp, #4]
 8008a90:	bfd8      	it	le
 8008a92:	2501      	movle	r5, #1
 8008a94:	441d      	add	r5, r3
 8008a96:	f04f 0800 	mov.w	r8, #0
 8008a9a:	ee18 1a10 	vmov	r1, s16
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	f001 f85d 	bl	8009b60 <__lshift>
 8008aa6:	4631      	mov	r1, r6
 8008aa8:	ee08 0a10 	vmov	s16, r0
 8008aac:	f001 f8c8 	bl	8009c40 <__mcmp>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	dc91      	bgt.n	80089d8 <_dtoa_r+0xaa8>
 8008ab4:	d102      	bne.n	8008abc <_dtoa_r+0xb8c>
 8008ab6:	f01a 0f01 	tst.w	sl, #1
 8008aba:	d18d      	bne.n	80089d8 <_dtoa_r+0xaa8>
 8008abc:	462b      	mov	r3, r5
 8008abe:	461d      	mov	r5, r3
 8008ac0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ac4:	2a30      	cmp	r2, #48	; 0x30
 8008ac6:	d0fa      	beq.n	8008abe <_dtoa_r+0xb8e>
 8008ac8:	e6d7      	b.n	800887a <_dtoa_r+0x94a>
 8008aca:	9a01      	ldr	r2, [sp, #4]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d184      	bne.n	80089da <_dtoa_r+0xaaa>
 8008ad0:	9b00      	ldr	r3, [sp, #0]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	9300      	str	r3, [sp, #0]
 8008ad6:	2331      	movs	r3, #49	; 0x31
 8008ad8:	7013      	strb	r3, [r2, #0]
 8008ada:	e6ce      	b.n	800887a <_dtoa_r+0x94a>
 8008adc:	4b09      	ldr	r3, [pc, #36]	; (8008b04 <_dtoa_r+0xbd4>)
 8008ade:	f7ff ba95 	b.w	800800c <_dtoa_r+0xdc>
 8008ae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f47f aa6e 	bne.w	8007fc6 <_dtoa_r+0x96>
 8008aea:	4b07      	ldr	r3, [pc, #28]	; (8008b08 <_dtoa_r+0xbd8>)
 8008aec:	f7ff ba8e 	b.w	800800c <_dtoa_r+0xdc>
 8008af0:	9b02      	ldr	r3, [sp, #8]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	dcae      	bgt.n	8008a54 <_dtoa_r+0xb24>
 8008af6:	9b06      	ldr	r3, [sp, #24]
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	f73f aea8 	bgt.w	800884e <_dtoa_r+0x91e>
 8008afe:	e7a9      	b.n	8008a54 <_dtoa_r+0xb24>
 8008b00:	0800b9a8 	.word	0x0800b9a8
 8008b04:	0800bc09 	.word	0x0800bc09
 8008b08:	0800b929 	.word	0x0800b929

08008b0c <__sflush_r>:
 8008b0c:	898a      	ldrh	r2, [r1, #12]
 8008b0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b12:	4605      	mov	r5, r0
 8008b14:	0710      	lsls	r0, r2, #28
 8008b16:	460c      	mov	r4, r1
 8008b18:	d458      	bmi.n	8008bcc <__sflush_r+0xc0>
 8008b1a:	684b      	ldr	r3, [r1, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	dc05      	bgt.n	8008b2c <__sflush_r+0x20>
 8008b20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	dc02      	bgt.n	8008b2c <__sflush_r+0x20>
 8008b26:	2000      	movs	r0, #0
 8008b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b2e:	2e00      	cmp	r6, #0
 8008b30:	d0f9      	beq.n	8008b26 <__sflush_r+0x1a>
 8008b32:	2300      	movs	r3, #0
 8008b34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b38:	682f      	ldr	r7, [r5, #0]
 8008b3a:	602b      	str	r3, [r5, #0]
 8008b3c:	d032      	beq.n	8008ba4 <__sflush_r+0x98>
 8008b3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b40:	89a3      	ldrh	r3, [r4, #12]
 8008b42:	075a      	lsls	r2, r3, #29
 8008b44:	d505      	bpl.n	8008b52 <__sflush_r+0x46>
 8008b46:	6863      	ldr	r3, [r4, #4]
 8008b48:	1ac0      	subs	r0, r0, r3
 8008b4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b4c:	b10b      	cbz	r3, 8008b52 <__sflush_r+0x46>
 8008b4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b50:	1ac0      	subs	r0, r0, r3
 8008b52:	2300      	movs	r3, #0
 8008b54:	4602      	mov	r2, r0
 8008b56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b58:	6a21      	ldr	r1, [r4, #32]
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	47b0      	blx	r6
 8008b5e:	1c43      	adds	r3, r0, #1
 8008b60:	89a3      	ldrh	r3, [r4, #12]
 8008b62:	d106      	bne.n	8008b72 <__sflush_r+0x66>
 8008b64:	6829      	ldr	r1, [r5, #0]
 8008b66:	291d      	cmp	r1, #29
 8008b68:	d82c      	bhi.n	8008bc4 <__sflush_r+0xb8>
 8008b6a:	4a2a      	ldr	r2, [pc, #168]	; (8008c14 <__sflush_r+0x108>)
 8008b6c:	40ca      	lsrs	r2, r1
 8008b6e:	07d6      	lsls	r6, r2, #31
 8008b70:	d528      	bpl.n	8008bc4 <__sflush_r+0xb8>
 8008b72:	2200      	movs	r2, #0
 8008b74:	6062      	str	r2, [r4, #4]
 8008b76:	04d9      	lsls	r1, r3, #19
 8008b78:	6922      	ldr	r2, [r4, #16]
 8008b7a:	6022      	str	r2, [r4, #0]
 8008b7c:	d504      	bpl.n	8008b88 <__sflush_r+0x7c>
 8008b7e:	1c42      	adds	r2, r0, #1
 8008b80:	d101      	bne.n	8008b86 <__sflush_r+0x7a>
 8008b82:	682b      	ldr	r3, [r5, #0]
 8008b84:	b903      	cbnz	r3, 8008b88 <__sflush_r+0x7c>
 8008b86:	6560      	str	r0, [r4, #84]	; 0x54
 8008b88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b8a:	602f      	str	r7, [r5, #0]
 8008b8c:	2900      	cmp	r1, #0
 8008b8e:	d0ca      	beq.n	8008b26 <__sflush_r+0x1a>
 8008b90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b94:	4299      	cmp	r1, r3
 8008b96:	d002      	beq.n	8008b9e <__sflush_r+0x92>
 8008b98:	4628      	mov	r0, r5
 8008b9a:	f001 fa5d 	bl	800a058 <_free_r>
 8008b9e:	2000      	movs	r0, #0
 8008ba0:	6360      	str	r0, [r4, #52]	; 0x34
 8008ba2:	e7c1      	b.n	8008b28 <__sflush_r+0x1c>
 8008ba4:	6a21      	ldr	r1, [r4, #32]
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	4628      	mov	r0, r5
 8008baa:	47b0      	blx	r6
 8008bac:	1c41      	adds	r1, r0, #1
 8008bae:	d1c7      	bne.n	8008b40 <__sflush_r+0x34>
 8008bb0:	682b      	ldr	r3, [r5, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d0c4      	beq.n	8008b40 <__sflush_r+0x34>
 8008bb6:	2b1d      	cmp	r3, #29
 8008bb8:	d001      	beq.n	8008bbe <__sflush_r+0xb2>
 8008bba:	2b16      	cmp	r3, #22
 8008bbc:	d101      	bne.n	8008bc2 <__sflush_r+0xb6>
 8008bbe:	602f      	str	r7, [r5, #0]
 8008bc0:	e7b1      	b.n	8008b26 <__sflush_r+0x1a>
 8008bc2:	89a3      	ldrh	r3, [r4, #12]
 8008bc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bc8:	81a3      	strh	r3, [r4, #12]
 8008bca:	e7ad      	b.n	8008b28 <__sflush_r+0x1c>
 8008bcc:	690f      	ldr	r7, [r1, #16]
 8008bce:	2f00      	cmp	r7, #0
 8008bd0:	d0a9      	beq.n	8008b26 <__sflush_r+0x1a>
 8008bd2:	0793      	lsls	r3, r2, #30
 8008bd4:	680e      	ldr	r6, [r1, #0]
 8008bd6:	bf08      	it	eq
 8008bd8:	694b      	ldreq	r3, [r1, #20]
 8008bda:	600f      	str	r7, [r1, #0]
 8008bdc:	bf18      	it	ne
 8008bde:	2300      	movne	r3, #0
 8008be0:	eba6 0807 	sub.w	r8, r6, r7
 8008be4:	608b      	str	r3, [r1, #8]
 8008be6:	f1b8 0f00 	cmp.w	r8, #0
 8008bea:	dd9c      	ble.n	8008b26 <__sflush_r+0x1a>
 8008bec:	6a21      	ldr	r1, [r4, #32]
 8008bee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008bf0:	4643      	mov	r3, r8
 8008bf2:	463a      	mov	r2, r7
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	47b0      	blx	r6
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	dc06      	bgt.n	8008c0a <__sflush_r+0xfe>
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c02:	81a3      	strh	r3, [r4, #12]
 8008c04:	f04f 30ff 	mov.w	r0, #4294967295
 8008c08:	e78e      	b.n	8008b28 <__sflush_r+0x1c>
 8008c0a:	4407      	add	r7, r0
 8008c0c:	eba8 0800 	sub.w	r8, r8, r0
 8008c10:	e7e9      	b.n	8008be6 <__sflush_r+0xda>
 8008c12:	bf00      	nop
 8008c14:	20400001 	.word	0x20400001

08008c18 <_fflush_r>:
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	690b      	ldr	r3, [r1, #16]
 8008c1c:	4605      	mov	r5, r0
 8008c1e:	460c      	mov	r4, r1
 8008c20:	b913      	cbnz	r3, 8008c28 <_fflush_r+0x10>
 8008c22:	2500      	movs	r5, #0
 8008c24:	4628      	mov	r0, r5
 8008c26:	bd38      	pop	{r3, r4, r5, pc}
 8008c28:	b118      	cbz	r0, 8008c32 <_fflush_r+0x1a>
 8008c2a:	6983      	ldr	r3, [r0, #24]
 8008c2c:	b90b      	cbnz	r3, 8008c32 <_fflush_r+0x1a>
 8008c2e:	f000 f887 	bl	8008d40 <__sinit>
 8008c32:	4b14      	ldr	r3, [pc, #80]	; (8008c84 <_fflush_r+0x6c>)
 8008c34:	429c      	cmp	r4, r3
 8008c36:	d11b      	bne.n	8008c70 <_fflush_r+0x58>
 8008c38:	686c      	ldr	r4, [r5, #4]
 8008c3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d0ef      	beq.n	8008c22 <_fflush_r+0xa>
 8008c42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c44:	07d0      	lsls	r0, r2, #31
 8008c46:	d404      	bmi.n	8008c52 <_fflush_r+0x3a>
 8008c48:	0599      	lsls	r1, r3, #22
 8008c4a:	d402      	bmi.n	8008c52 <_fflush_r+0x3a>
 8008c4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c4e:	f000 fc88 	bl	8009562 <__retarget_lock_acquire_recursive>
 8008c52:	4628      	mov	r0, r5
 8008c54:	4621      	mov	r1, r4
 8008c56:	f7ff ff59 	bl	8008b0c <__sflush_r>
 8008c5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c5c:	07da      	lsls	r2, r3, #31
 8008c5e:	4605      	mov	r5, r0
 8008c60:	d4e0      	bmi.n	8008c24 <_fflush_r+0xc>
 8008c62:	89a3      	ldrh	r3, [r4, #12]
 8008c64:	059b      	lsls	r3, r3, #22
 8008c66:	d4dd      	bmi.n	8008c24 <_fflush_r+0xc>
 8008c68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c6a:	f000 fc7b 	bl	8009564 <__retarget_lock_release_recursive>
 8008c6e:	e7d9      	b.n	8008c24 <_fflush_r+0xc>
 8008c70:	4b05      	ldr	r3, [pc, #20]	; (8008c88 <_fflush_r+0x70>)
 8008c72:	429c      	cmp	r4, r3
 8008c74:	d101      	bne.n	8008c7a <_fflush_r+0x62>
 8008c76:	68ac      	ldr	r4, [r5, #8]
 8008c78:	e7df      	b.n	8008c3a <_fflush_r+0x22>
 8008c7a:	4b04      	ldr	r3, [pc, #16]	; (8008c8c <_fflush_r+0x74>)
 8008c7c:	429c      	cmp	r4, r3
 8008c7e:	bf08      	it	eq
 8008c80:	68ec      	ldreq	r4, [r5, #12]
 8008c82:	e7da      	b.n	8008c3a <_fflush_r+0x22>
 8008c84:	0800b9dc 	.word	0x0800b9dc
 8008c88:	0800b9fc 	.word	0x0800b9fc
 8008c8c:	0800b9bc 	.word	0x0800b9bc

08008c90 <std>:
 8008c90:	2300      	movs	r3, #0
 8008c92:	b510      	push	{r4, lr}
 8008c94:	4604      	mov	r4, r0
 8008c96:	e9c0 3300 	strd	r3, r3, [r0]
 8008c9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c9e:	6083      	str	r3, [r0, #8]
 8008ca0:	8181      	strh	r1, [r0, #12]
 8008ca2:	6643      	str	r3, [r0, #100]	; 0x64
 8008ca4:	81c2      	strh	r2, [r0, #14]
 8008ca6:	6183      	str	r3, [r0, #24]
 8008ca8:	4619      	mov	r1, r3
 8008caa:	2208      	movs	r2, #8
 8008cac:	305c      	adds	r0, #92	; 0x5c
 8008cae:	f7fd f947 	bl	8005f40 <memset>
 8008cb2:	4b05      	ldr	r3, [pc, #20]	; (8008cc8 <std+0x38>)
 8008cb4:	6263      	str	r3, [r4, #36]	; 0x24
 8008cb6:	4b05      	ldr	r3, [pc, #20]	; (8008ccc <std+0x3c>)
 8008cb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8008cba:	4b05      	ldr	r3, [pc, #20]	; (8008cd0 <std+0x40>)
 8008cbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008cbe:	4b05      	ldr	r3, [pc, #20]	; (8008cd4 <std+0x44>)
 8008cc0:	6224      	str	r4, [r4, #32]
 8008cc2:	6323      	str	r3, [r4, #48]	; 0x30
 8008cc4:	bd10      	pop	{r4, pc}
 8008cc6:	bf00      	nop
 8008cc8:	08006e31 	.word	0x08006e31
 8008ccc:	08006e57 	.word	0x08006e57
 8008cd0:	08006e8f 	.word	0x08006e8f
 8008cd4:	08006eb3 	.word	0x08006eb3

08008cd8 <_cleanup_r>:
 8008cd8:	4901      	ldr	r1, [pc, #4]	; (8008ce0 <_cleanup_r+0x8>)
 8008cda:	f000 b8af 	b.w	8008e3c <_fwalk_reent>
 8008cde:	bf00      	nop
 8008ce0:	08008c19 	.word	0x08008c19

08008ce4 <__sfmoreglue>:
 8008ce4:	b570      	push	{r4, r5, r6, lr}
 8008ce6:	2268      	movs	r2, #104	; 0x68
 8008ce8:	1e4d      	subs	r5, r1, #1
 8008cea:	4355      	muls	r5, r2
 8008cec:	460e      	mov	r6, r1
 8008cee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008cf2:	f001 fa1d 	bl	800a130 <_malloc_r>
 8008cf6:	4604      	mov	r4, r0
 8008cf8:	b140      	cbz	r0, 8008d0c <__sfmoreglue+0x28>
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	e9c0 1600 	strd	r1, r6, [r0]
 8008d00:	300c      	adds	r0, #12
 8008d02:	60a0      	str	r0, [r4, #8]
 8008d04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008d08:	f7fd f91a 	bl	8005f40 <memset>
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	bd70      	pop	{r4, r5, r6, pc}

08008d10 <__sfp_lock_acquire>:
 8008d10:	4801      	ldr	r0, [pc, #4]	; (8008d18 <__sfp_lock_acquire+0x8>)
 8008d12:	f000 bc26 	b.w	8009562 <__retarget_lock_acquire_recursive>
 8008d16:	bf00      	nop
 8008d18:	200008e1 	.word	0x200008e1

08008d1c <__sfp_lock_release>:
 8008d1c:	4801      	ldr	r0, [pc, #4]	; (8008d24 <__sfp_lock_release+0x8>)
 8008d1e:	f000 bc21 	b.w	8009564 <__retarget_lock_release_recursive>
 8008d22:	bf00      	nop
 8008d24:	200008e1 	.word	0x200008e1

08008d28 <__sinit_lock_acquire>:
 8008d28:	4801      	ldr	r0, [pc, #4]	; (8008d30 <__sinit_lock_acquire+0x8>)
 8008d2a:	f000 bc1a 	b.w	8009562 <__retarget_lock_acquire_recursive>
 8008d2e:	bf00      	nop
 8008d30:	200008e2 	.word	0x200008e2

08008d34 <__sinit_lock_release>:
 8008d34:	4801      	ldr	r0, [pc, #4]	; (8008d3c <__sinit_lock_release+0x8>)
 8008d36:	f000 bc15 	b.w	8009564 <__retarget_lock_release_recursive>
 8008d3a:	bf00      	nop
 8008d3c:	200008e2 	.word	0x200008e2

08008d40 <__sinit>:
 8008d40:	b510      	push	{r4, lr}
 8008d42:	4604      	mov	r4, r0
 8008d44:	f7ff fff0 	bl	8008d28 <__sinit_lock_acquire>
 8008d48:	69a3      	ldr	r3, [r4, #24]
 8008d4a:	b11b      	cbz	r3, 8008d54 <__sinit+0x14>
 8008d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d50:	f7ff bff0 	b.w	8008d34 <__sinit_lock_release>
 8008d54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d58:	6523      	str	r3, [r4, #80]	; 0x50
 8008d5a:	4b13      	ldr	r3, [pc, #76]	; (8008da8 <__sinit+0x68>)
 8008d5c:	4a13      	ldr	r2, [pc, #76]	; (8008dac <__sinit+0x6c>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d62:	42a3      	cmp	r3, r4
 8008d64:	bf04      	itt	eq
 8008d66:	2301      	moveq	r3, #1
 8008d68:	61a3      	streq	r3, [r4, #24]
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	f000 f820 	bl	8008db0 <__sfp>
 8008d70:	6060      	str	r0, [r4, #4]
 8008d72:	4620      	mov	r0, r4
 8008d74:	f000 f81c 	bl	8008db0 <__sfp>
 8008d78:	60a0      	str	r0, [r4, #8]
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f000 f818 	bl	8008db0 <__sfp>
 8008d80:	2200      	movs	r2, #0
 8008d82:	60e0      	str	r0, [r4, #12]
 8008d84:	2104      	movs	r1, #4
 8008d86:	6860      	ldr	r0, [r4, #4]
 8008d88:	f7ff ff82 	bl	8008c90 <std>
 8008d8c:	68a0      	ldr	r0, [r4, #8]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	2109      	movs	r1, #9
 8008d92:	f7ff ff7d 	bl	8008c90 <std>
 8008d96:	68e0      	ldr	r0, [r4, #12]
 8008d98:	2202      	movs	r2, #2
 8008d9a:	2112      	movs	r1, #18
 8008d9c:	f7ff ff78 	bl	8008c90 <std>
 8008da0:	2301      	movs	r3, #1
 8008da2:	61a3      	str	r3, [r4, #24]
 8008da4:	e7d2      	b.n	8008d4c <__sinit+0xc>
 8008da6:	bf00      	nop
 8008da8:	0800b79c 	.word	0x0800b79c
 8008dac:	08008cd9 	.word	0x08008cd9

08008db0 <__sfp>:
 8008db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db2:	4607      	mov	r7, r0
 8008db4:	f7ff ffac 	bl	8008d10 <__sfp_lock_acquire>
 8008db8:	4b1e      	ldr	r3, [pc, #120]	; (8008e34 <__sfp+0x84>)
 8008dba:	681e      	ldr	r6, [r3, #0]
 8008dbc:	69b3      	ldr	r3, [r6, #24]
 8008dbe:	b913      	cbnz	r3, 8008dc6 <__sfp+0x16>
 8008dc0:	4630      	mov	r0, r6
 8008dc2:	f7ff ffbd 	bl	8008d40 <__sinit>
 8008dc6:	3648      	adds	r6, #72	; 0x48
 8008dc8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008dcc:	3b01      	subs	r3, #1
 8008dce:	d503      	bpl.n	8008dd8 <__sfp+0x28>
 8008dd0:	6833      	ldr	r3, [r6, #0]
 8008dd2:	b30b      	cbz	r3, 8008e18 <__sfp+0x68>
 8008dd4:	6836      	ldr	r6, [r6, #0]
 8008dd6:	e7f7      	b.n	8008dc8 <__sfp+0x18>
 8008dd8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008ddc:	b9d5      	cbnz	r5, 8008e14 <__sfp+0x64>
 8008dde:	4b16      	ldr	r3, [pc, #88]	; (8008e38 <__sfp+0x88>)
 8008de0:	60e3      	str	r3, [r4, #12]
 8008de2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008de6:	6665      	str	r5, [r4, #100]	; 0x64
 8008de8:	f000 fbba 	bl	8009560 <__retarget_lock_init_recursive>
 8008dec:	f7ff ff96 	bl	8008d1c <__sfp_lock_release>
 8008df0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008df4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008df8:	6025      	str	r5, [r4, #0]
 8008dfa:	61a5      	str	r5, [r4, #24]
 8008dfc:	2208      	movs	r2, #8
 8008dfe:	4629      	mov	r1, r5
 8008e00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008e04:	f7fd f89c 	bl	8005f40 <memset>
 8008e08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008e0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008e10:	4620      	mov	r0, r4
 8008e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e14:	3468      	adds	r4, #104	; 0x68
 8008e16:	e7d9      	b.n	8008dcc <__sfp+0x1c>
 8008e18:	2104      	movs	r1, #4
 8008e1a:	4638      	mov	r0, r7
 8008e1c:	f7ff ff62 	bl	8008ce4 <__sfmoreglue>
 8008e20:	4604      	mov	r4, r0
 8008e22:	6030      	str	r0, [r6, #0]
 8008e24:	2800      	cmp	r0, #0
 8008e26:	d1d5      	bne.n	8008dd4 <__sfp+0x24>
 8008e28:	f7ff ff78 	bl	8008d1c <__sfp_lock_release>
 8008e2c:	230c      	movs	r3, #12
 8008e2e:	603b      	str	r3, [r7, #0]
 8008e30:	e7ee      	b.n	8008e10 <__sfp+0x60>
 8008e32:	bf00      	nop
 8008e34:	0800b79c 	.word	0x0800b79c
 8008e38:	ffff0001 	.word	0xffff0001

08008e3c <_fwalk_reent>:
 8008e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e40:	4606      	mov	r6, r0
 8008e42:	4688      	mov	r8, r1
 8008e44:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e48:	2700      	movs	r7, #0
 8008e4a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e4e:	f1b9 0901 	subs.w	r9, r9, #1
 8008e52:	d505      	bpl.n	8008e60 <_fwalk_reent+0x24>
 8008e54:	6824      	ldr	r4, [r4, #0]
 8008e56:	2c00      	cmp	r4, #0
 8008e58:	d1f7      	bne.n	8008e4a <_fwalk_reent+0xe>
 8008e5a:	4638      	mov	r0, r7
 8008e5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e60:	89ab      	ldrh	r3, [r5, #12]
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	d907      	bls.n	8008e76 <_fwalk_reent+0x3a>
 8008e66:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	d003      	beq.n	8008e76 <_fwalk_reent+0x3a>
 8008e6e:	4629      	mov	r1, r5
 8008e70:	4630      	mov	r0, r6
 8008e72:	47c0      	blx	r8
 8008e74:	4307      	orrs	r7, r0
 8008e76:	3568      	adds	r5, #104	; 0x68
 8008e78:	e7e9      	b.n	8008e4e <_fwalk_reent+0x12>

08008e7a <rshift>:
 8008e7a:	6903      	ldr	r3, [r0, #16]
 8008e7c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008e80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e84:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e88:	f100 0414 	add.w	r4, r0, #20
 8008e8c:	dd45      	ble.n	8008f1a <rshift+0xa0>
 8008e8e:	f011 011f 	ands.w	r1, r1, #31
 8008e92:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008e96:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008e9a:	d10c      	bne.n	8008eb6 <rshift+0x3c>
 8008e9c:	f100 0710 	add.w	r7, r0, #16
 8008ea0:	4629      	mov	r1, r5
 8008ea2:	42b1      	cmp	r1, r6
 8008ea4:	d334      	bcc.n	8008f10 <rshift+0x96>
 8008ea6:	1a9b      	subs	r3, r3, r2
 8008ea8:	009b      	lsls	r3, r3, #2
 8008eaa:	1eea      	subs	r2, r5, #3
 8008eac:	4296      	cmp	r6, r2
 8008eae:	bf38      	it	cc
 8008eb0:	2300      	movcc	r3, #0
 8008eb2:	4423      	add	r3, r4
 8008eb4:	e015      	b.n	8008ee2 <rshift+0x68>
 8008eb6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008eba:	f1c1 0820 	rsb	r8, r1, #32
 8008ebe:	40cf      	lsrs	r7, r1
 8008ec0:	f105 0e04 	add.w	lr, r5, #4
 8008ec4:	46a1      	mov	r9, r4
 8008ec6:	4576      	cmp	r6, lr
 8008ec8:	46f4      	mov	ip, lr
 8008eca:	d815      	bhi.n	8008ef8 <rshift+0x7e>
 8008ecc:	1a9a      	subs	r2, r3, r2
 8008ece:	0092      	lsls	r2, r2, #2
 8008ed0:	3a04      	subs	r2, #4
 8008ed2:	3501      	adds	r5, #1
 8008ed4:	42ae      	cmp	r6, r5
 8008ed6:	bf38      	it	cc
 8008ed8:	2200      	movcc	r2, #0
 8008eda:	18a3      	adds	r3, r4, r2
 8008edc:	50a7      	str	r7, [r4, r2]
 8008ede:	b107      	cbz	r7, 8008ee2 <rshift+0x68>
 8008ee0:	3304      	adds	r3, #4
 8008ee2:	1b1a      	subs	r2, r3, r4
 8008ee4:	42a3      	cmp	r3, r4
 8008ee6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008eea:	bf08      	it	eq
 8008eec:	2300      	moveq	r3, #0
 8008eee:	6102      	str	r2, [r0, #16]
 8008ef0:	bf08      	it	eq
 8008ef2:	6143      	streq	r3, [r0, #20]
 8008ef4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ef8:	f8dc c000 	ldr.w	ip, [ip]
 8008efc:	fa0c fc08 	lsl.w	ip, ip, r8
 8008f00:	ea4c 0707 	orr.w	r7, ip, r7
 8008f04:	f849 7b04 	str.w	r7, [r9], #4
 8008f08:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008f0c:	40cf      	lsrs	r7, r1
 8008f0e:	e7da      	b.n	8008ec6 <rshift+0x4c>
 8008f10:	f851 cb04 	ldr.w	ip, [r1], #4
 8008f14:	f847 cf04 	str.w	ip, [r7, #4]!
 8008f18:	e7c3      	b.n	8008ea2 <rshift+0x28>
 8008f1a:	4623      	mov	r3, r4
 8008f1c:	e7e1      	b.n	8008ee2 <rshift+0x68>

08008f1e <__hexdig_fun>:
 8008f1e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008f22:	2b09      	cmp	r3, #9
 8008f24:	d802      	bhi.n	8008f2c <__hexdig_fun+0xe>
 8008f26:	3820      	subs	r0, #32
 8008f28:	b2c0      	uxtb	r0, r0
 8008f2a:	4770      	bx	lr
 8008f2c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008f30:	2b05      	cmp	r3, #5
 8008f32:	d801      	bhi.n	8008f38 <__hexdig_fun+0x1a>
 8008f34:	3847      	subs	r0, #71	; 0x47
 8008f36:	e7f7      	b.n	8008f28 <__hexdig_fun+0xa>
 8008f38:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008f3c:	2b05      	cmp	r3, #5
 8008f3e:	d801      	bhi.n	8008f44 <__hexdig_fun+0x26>
 8008f40:	3827      	subs	r0, #39	; 0x27
 8008f42:	e7f1      	b.n	8008f28 <__hexdig_fun+0xa>
 8008f44:	2000      	movs	r0, #0
 8008f46:	4770      	bx	lr

08008f48 <__gethex>:
 8008f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f4c:	ed2d 8b02 	vpush	{d8}
 8008f50:	b089      	sub	sp, #36	; 0x24
 8008f52:	ee08 0a10 	vmov	s16, r0
 8008f56:	9304      	str	r3, [sp, #16]
 8008f58:	4bb4      	ldr	r3, [pc, #720]	; (800922c <__gethex+0x2e4>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	9301      	str	r3, [sp, #4]
 8008f5e:	4618      	mov	r0, r3
 8008f60:	468b      	mov	fp, r1
 8008f62:	4690      	mov	r8, r2
 8008f64:	f7f7 f934 	bl	80001d0 <strlen>
 8008f68:	9b01      	ldr	r3, [sp, #4]
 8008f6a:	f8db 2000 	ldr.w	r2, [fp]
 8008f6e:	4403      	add	r3, r0
 8008f70:	4682      	mov	sl, r0
 8008f72:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008f76:	9305      	str	r3, [sp, #20]
 8008f78:	1c93      	adds	r3, r2, #2
 8008f7a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008f7e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008f82:	32fe      	adds	r2, #254	; 0xfe
 8008f84:	18d1      	adds	r1, r2, r3
 8008f86:	461f      	mov	r7, r3
 8008f88:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008f8c:	9100      	str	r1, [sp, #0]
 8008f8e:	2830      	cmp	r0, #48	; 0x30
 8008f90:	d0f8      	beq.n	8008f84 <__gethex+0x3c>
 8008f92:	f7ff ffc4 	bl	8008f1e <__hexdig_fun>
 8008f96:	4604      	mov	r4, r0
 8008f98:	2800      	cmp	r0, #0
 8008f9a:	d13a      	bne.n	8009012 <__gethex+0xca>
 8008f9c:	9901      	ldr	r1, [sp, #4]
 8008f9e:	4652      	mov	r2, sl
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	f7fd ff92 	bl	8006eca <strncmp>
 8008fa6:	4605      	mov	r5, r0
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	d168      	bne.n	800907e <__gethex+0x136>
 8008fac:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008fb0:	eb07 060a 	add.w	r6, r7, sl
 8008fb4:	f7ff ffb3 	bl	8008f1e <__hexdig_fun>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d062      	beq.n	8009082 <__gethex+0x13a>
 8008fbc:	4633      	mov	r3, r6
 8008fbe:	7818      	ldrb	r0, [r3, #0]
 8008fc0:	2830      	cmp	r0, #48	; 0x30
 8008fc2:	461f      	mov	r7, r3
 8008fc4:	f103 0301 	add.w	r3, r3, #1
 8008fc8:	d0f9      	beq.n	8008fbe <__gethex+0x76>
 8008fca:	f7ff ffa8 	bl	8008f1e <__hexdig_fun>
 8008fce:	2301      	movs	r3, #1
 8008fd0:	fab0 f480 	clz	r4, r0
 8008fd4:	0964      	lsrs	r4, r4, #5
 8008fd6:	4635      	mov	r5, r6
 8008fd8:	9300      	str	r3, [sp, #0]
 8008fda:	463a      	mov	r2, r7
 8008fdc:	4616      	mov	r6, r2
 8008fde:	3201      	adds	r2, #1
 8008fe0:	7830      	ldrb	r0, [r6, #0]
 8008fe2:	f7ff ff9c 	bl	8008f1e <__hexdig_fun>
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	d1f8      	bne.n	8008fdc <__gethex+0x94>
 8008fea:	9901      	ldr	r1, [sp, #4]
 8008fec:	4652      	mov	r2, sl
 8008fee:	4630      	mov	r0, r6
 8008ff0:	f7fd ff6b 	bl	8006eca <strncmp>
 8008ff4:	b980      	cbnz	r0, 8009018 <__gethex+0xd0>
 8008ff6:	b94d      	cbnz	r5, 800900c <__gethex+0xc4>
 8008ff8:	eb06 050a 	add.w	r5, r6, sl
 8008ffc:	462a      	mov	r2, r5
 8008ffe:	4616      	mov	r6, r2
 8009000:	3201      	adds	r2, #1
 8009002:	7830      	ldrb	r0, [r6, #0]
 8009004:	f7ff ff8b 	bl	8008f1e <__hexdig_fun>
 8009008:	2800      	cmp	r0, #0
 800900a:	d1f8      	bne.n	8008ffe <__gethex+0xb6>
 800900c:	1bad      	subs	r5, r5, r6
 800900e:	00ad      	lsls	r5, r5, #2
 8009010:	e004      	b.n	800901c <__gethex+0xd4>
 8009012:	2400      	movs	r4, #0
 8009014:	4625      	mov	r5, r4
 8009016:	e7e0      	b.n	8008fda <__gethex+0x92>
 8009018:	2d00      	cmp	r5, #0
 800901a:	d1f7      	bne.n	800900c <__gethex+0xc4>
 800901c:	7833      	ldrb	r3, [r6, #0]
 800901e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009022:	2b50      	cmp	r3, #80	; 0x50
 8009024:	d13b      	bne.n	800909e <__gethex+0x156>
 8009026:	7873      	ldrb	r3, [r6, #1]
 8009028:	2b2b      	cmp	r3, #43	; 0x2b
 800902a:	d02c      	beq.n	8009086 <__gethex+0x13e>
 800902c:	2b2d      	cmp	r3, #45	; 0x2d
 800902e:	d02e      	beq.n	800908e <__gethex+0x146>
 8009030:	1c71      	adds	r1, r6, #1
 8009032:	f04f 0900 	mov.w	r9, #0
 8009036:	7808      	ldrb	r0, [r1, #0]
 8009038:	f7ff ff71 	bl	8008f1e <__hexdig_fun>
 800903c:	1e43      	subs	r3, r0, #1
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b18      	cmp	r3, #24
 8009042:	d82c      	bhi.n	800909e <__gethex+0x156>
 8009044:	f1a0 0210 	sub.w	r2, r0, #16
 8009048:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800904c:	f7ff ff67 	bl	8008f1e <__hexdig_fun>
 8009050:	1e43      	subs	r3, r0, #1
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b18      	cmp	r3, #24
 8009056:	d91d      	bls.n	8009094 <__gethex+0x14c>
 8009058:	f1b9 0f00 	cmp.w	r9, #0
 800905c:	d000      	beq.n	8009060 <__gethex+0x118>
 800905e:	4252      	negs	r2, r2
 8009060:	4415      	add	r5, r2
 8009062:	f8cb 1000 	str.w	r1, [fp]
 8009066:	b1e4      	cbz	r4, 80090a2 <__gethex+0x15a>
 8009068:	9b00      	ldr	r3, [sp, #0]
 800906a:	2b00      	cmp	r3, #0
 800906c:	bf14      	ite	ne
 800906e:	2700      	movne	r7, #0
 8009070:	2706      	moveq	r7, #6
 8009072:	4638      	mov	r0, r7
 8009074:	b009      	add	sp, #36	; 0x24
 8009076:	ecbd 8b02 	vpop	{d8}
 800907a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800907e:	463e      	mov	r6, r7
 8009080:	4625      	mov	r5, r4
 8009082:	2401      	movs	r4, #1
 8009084:	e7ca      	b.n	800901c <__gethex+0xd4>
 8009086:	f04f 0900 	mov.w	r9, #0
 800908a:	1cb1      	adds	r1, r6, #2
 800908c:	e7d3      	b.n	8009036 <__gethex+0xee>
 800908e:	f04f 0901 	mov.w	r9, #1
 8009092:	e7fa      	b.n	800908a <__gethex+0x142>
 8009094:	230a      	movs	r3, #10
 8009096:	fb03 0202 	mla	r2, r3, r2, r0
 800909a:	3a10      	subs	r2, #16
 800909c:	e7d4      	b.n	8009048 <__gethex+0x100>
 800909e:	4631      	mov	r1, r6
 80090a0:	e7df      	b.n	8009062 <__gethex+0x11a>
 80090a2:	1bf3      	subs	r3, r6, r7
 80090a4:	3b01      	subs	r3, #1
 80090a6:	4621      	mov	r1, r4
 80090a8:	2b07      	cmp	r3, #7
 80090aa:	dc0b      	bgt.n	80090c4 <__gethex+0x17c>
 80090ac:	ee18 0a10 	vmov	r0, s16
 80090b0:	f000 fafa 	bl	80096a8 <_Balloc>
 80090b4:	4604      	mov	r4, r0
 80090b6:	b940      	cbnz	r0, 80090ca <__gethex+0x182>
 80090b8:	4b5d      	ldr	r3, [pc, #372]	; (8009230 <__gethex+0x2e8>)
 80090ba:	4602      	mov	r2, r0
 80090bc:	21de      	movs	r1, #222	; 0xde
 80090be:	485d      	ldr	r0, [pc, #372]	; (8009234 <__gethex+0x2ec>)
 80090c0:	f001 ffea 	bl	800b098 <__assert_func>
 80090c4:	3101      	adds	r1, #1
 80090c6:	105b      	asrs	r3, r3, #1
 80090c8:	e7ee      	b.n	80090a8 <__gethex+0x160>
 80090ca:	f100 0914 	add.w	r9, r0, #20
 80090ce:	f04f 0b00 	mov.w	fp, #0
 80090d2:	f1ca 0301 	rsb	r3, sl, #1
 80090d6:	f8cd 9008 	str.w	r9, [sp, #8]
 80090da:	f8cd b000 	str.w	fp, [sp]
 80090de:	9306      	str	r3, [sp, #24]
 80090e0:	42b7      	cmp	r7, r6
 80090e2:	d340      	bcc.n	8009166 <__gethex+0x21e>
 80090e4:	9802      	ldr	r0, [sp, #8]
 80090e6:	9b00      	ldr	r3, [sp, #0]
 80090e8:	f840 3b04 	str.w	r3, [r0], #4
 80090ec:	eba0 0009 	sub.w	r0, r0, r9
 80090f0:	1080      	asrs	r0, r0, #2
 80090f2:	0146      	lsls	r6, r0, #5
 80090f4:	6120      	str	r0, [r4, #16]
 80090f6:	4618      	mov	r0, r3
 80090f8:	f000 fbc8 	bl	800988c <__hi0bits>
 80090fc:	1a30      	subs	r0, r6, r0
 80090fe:	f8d8 6000 	ldr.w	r6, [r8]
 8009102:	42b0      	cmp	r0, r6
 8009104:	dd63      	ble.n	80091ce <__gethex+0x286>
 8009106:	1b87      	subs	r7, r0, r6
 8009108:	4639      	mov	r1, r7
 800910a:	4620      	mov	r0, r4
 800910c:	f000 ff6c 	bl	8009fe8 <__any_on>
 8009110:	4682      	mov	sl, r0
 8009112:	b1a8      	cbz	r0, 8009140 <__gethex+0x1f8>
 8009114:	1e7b      	subs	r3, r7, #1
 8009116:	1159      	asrs	r1, r3, #5
 8009118:	f003 021f 	and.w	r2, r3, #31
 800911c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009120:	f04f 0a01 	mov.w	sl, #1
 8009124:	fa0a f202 	lsl.w	r2, sl, r2
 8009128:	420a      	tst	r2, r1
 800912a:	d009      	beq.n	8009140 <__gethex+0x1f8>
 800912c:	4553      	cmp	r3, sl
 800912e:	dd05      	ble.n	800913c <__gethex+0x1f4>
 8009130:	1eb9      	subs	r1, r7, #2
 8009132:	4620      	mov	r0, r4
 8009134:	f000 ff58 	bl	8009fe8 <__any_on>
 8009138:	2800      	cmp	r0, #0
 800913a:	d145      	bne.n	80091c8 <__gethex+0x280>
 800913c:	f04f 0a02 	mov.w	sl, #2
 8009140:	4639      	mov	r1, r7
 8009142:	4620      	mov	r0, r4
 8009144:	f7ff fe99 	bl	8008e7a <rshift>
 8009148:	443d      	add	r5, r7
 800914a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800914e:	42ab      	cmp	r3, r5
 8009150:	da4c      	bge.n	80091ec <__gethex+0x2a4>
 8009152:	ee18 0a10 	vmov	r0, s16
 8009156:	4621      	mov	r1, r4
 8009158:	f000 fae6 	bl	8009728 <_Bfree>
 800915c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800915e:	2300      	movs	r3, #0
 8009160:	6013      	str	r3, [r2, #0]
 8009162:	27a3      	movs	r7, #163	; 0xa3
 8009164:	e785      	b.n	8009072 <__gethex+0x12a>
 8009166:	1e73      	subs	r3, r6, #1
 8009168:	9a05      	ldr	r2, [sp, #20]
 800916a:	9303      	str	r3, [sp, #12]
 800916c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009170:	4293      	cmp	r3, r2
 8009172:	d019      	beq.n	80091a8 <__gethex+0x260>
 8009174:	f1bb 0f20 	cmp.w	fp, #32
 8009178:	d107      	bne.n	800918a <__gethex+0x242>
 800917a:	9b02      	ldr	r3, [sp, #8]
 800917c:	9a00      	ldr	r2, [sp, #0]
 800917e:	f843 2b04 	str.w	r2, [r3], #4
 8009182:	9302      	str	r3, [sp, #8]
 8009184:	2300      	movs	r3, #0
 8009186:	9300      	str	r3, [sp, #0]
 8009188:	469b      	mov	fp, r3
 800918a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800918e:	f7ff fec6 	bl	8008f1e <__hexdig_fun>
 8009192:	9b00      	ldr	r3, [sp, #0]
 8009194:	f000 000f 	and.w	r0, r0, #15
 8009198:	fa00 f00b 	lsl.w	r0, r0, fp
 800919c:	4303      	orrs	r3, r0
 800919e:	9300      	str	r3, [sp, #0]
 80091a0:	f10b 0b04 	add.w	fp, fp, #4
 80091a4:	9b03      	ldr	r3, [sp, #12]
 80091a6:	e00d      	b.n	80091c4 <__gethex+0x27c>
 80091a8:	9b03      	ldr	r3, [sp, #12]
 80091aa:	9a06      	ldr	r2, [sp, #24]
 80091ac:	4413      	add	r3, r2
 80091ae:	42bb      	cmp	r3, r7
 80091b0:	d3e0      	bcc.n	8009174 <__gethex+0x22c>
 80091b2:	4618      	mov	r0, r3
 80091b4:	9901      	ldr	r1, [sp, #4]
 80091b6:	9307      	str	r3, [sp, #28]
 80091b8:	4652      	mov	r2, sl
 80091ba:	f7fd fe86 	bl	8006eca <strncmp>
 80091be:	9b07      	ldr	r3, [sp, #28]
 80091c0:	2800      	cmp	r0, #0
 80091c2:	d1d7      	bne.n	8009174 <__gethex+0x22c>
 80091c4:	461e      	mov	r6, r3
 80091c6:	e78b      	b.n	80090e0 <__gethex+0x198>
 80091c8:	f04f 0a03 	mov.w	sl, #3
 80091cc:	e7b8      	b.n	8009140 <__gethex+0x1f8>
 80091ce:	da0a      	bge.n	80091e6 <__gethex+0x29e>
 80091d0:	1a37      	subs	r7, r6, r0
 80091d2:	4621      	mov	r1, r4
 80091d4:	ee18 0a10 	vmov	r0, s16
 80091d8:	463a      	mov	r2, r7
 80091da:	f000 fcc1 	bl	8009b60 <__lshift>
 80091de:	1bed      	subs	r5, r5, r7
 80091e0:	4604      	mov	r4, r0
 80091e2:	f100 0914 	add.w	r9, r0, #20
 80091e6:	f04f 0a00 	mov.w	sl, #0
 80091ea:	e7ae      	b.n	800914a <__gethex+0x202>
 80091ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80091f0:	42a8      	cmp	r0, r5
 80091f2:	dd72      	ble.n	80092da <__gethex+0x392>
 80091f4:	1b45      	subs	r5, r0, r5
 80091f6:	42ae      	cmp	r6, r5
 80091f8:	dc36      	bgt.n	8009268 <__gethex+0x320>
 80091fa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091fe:	2b02      	cmp	r3, #2
 8009200:	d02a      	beq.n	8009258 <__gethex+0x310>
 8009202:	2b03      	cmp	r3, #3
 8009204:	d02c      	beq.n	8009260 <__gethex+0x318>
 8009206:	2b01      	cmp	r3, #1
 8009208:	d11c      	bne.n	8009244 <__gethex+0x2fc>
 800920a:	42ae      	cmp	r6, r5
 800920c:	d11a      	bne.n	8009244 <__gethex+0x2fc>
 800920e:	2e01      	cmp	r6, #1
 8009210:	d112      	bne.n	8009238 <__gethex+0x2f0>
 8009212:	9a04      	ldr	r2, [sp, #16]
 8009214:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009218:	6013      	str	r3, [r2, #0]
 800921a:	2301      	movs	r3, #1
 800921c:	6123      	str	r3, [r4, #16]
 800921e:	f8c9 3000 	str.w	r3, [r9]
 8009222:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009224:	2762      	movs	r7, #98	; 0x62
 8009226:	601c      	str	r4, [r3, #0]
 8009228:	e723      	b.n	8009072 <__gethex+0x12a>
 800922a:	bf00      	nop
 800922c:	0800ba84 	.word	0x0800ba84
 8009230:	0800b9a8 	.word	0x0800b9a8
 8009234:	0800ba1c 	.word	0x0800ba1c
 8009238:	1e71      	subs	r1, r6, #1
 800923a:	4620      	mov	r0, r4
 800923c:	f000 fed4 	bl	8009fe8 <__any_on>
 8009240:	2800      	cmp	r0, #0
 8009242:	d1e6      	bne.n	8009212 <__gethex+0x2ca>
 8009244:	ee18 0a10 	vmov	r0, s16
 8009248:	4621      	mov	r1, r4
 800924a:	f000 fa6d 	bl	8009728 <_Bfree>
 800924e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009250:	2300      	movs	r3, #0
 8009252:	6013      	str	r3, [r2, #0]
 8009254:	2750      	movs	r7, #80	; 0x50
 8009256:	e70c      	b.n	8009072 <__gethex+0x12a>
 8009258:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800925a:	2b00      	cmp	r3, #0
 800925c:	d1f2      	bne.n	8009244 <__gethex+0x2fc>
 800925e:	e7d8      	b.n	8009212 <__gethex+0x2ca>
 8009260:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009262:	2b00      	cmp	r3, #0
 8009264:	d1d5      	bne.n	8009212 <__gethex+0x2ca>
 8009266:	e7ed      	b.n	8009244 <__gethex+0x2fc>
 8009268:	1e6f      	subs	r7, r5, #1
 800926a:	f1ba 0f00 	cmp.w	sl, #0
 800926e:	d131      	bne.n	80092d4 <__gethex+0x38c>
 8009270:	b127      	cbz	r7, 800927c <__gethex+0x334>
 8009272:	4639      	mov	r1, r7
 8009274:	4620      	mov	r0, r4
 8009276:	f000 feb7 	bl	8009fe8 <__any_on>
 800927a:	4682      	mov	sl, r0
 800927c:	117b      	asrs	r3, r7, #5
 800927e:	2101      	movs	r1, #1
 8009280:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009284:	f007 071f 	and.w	r7, r7, #31
 8009288:	fa01 f707 	lsl.w	r7, r1, r7
 800928c:	421f      	tst	r7, r3
 800928e:	4629      	mov	r1, r5
 8009290:	4620      	mov	r0, r4
 8009292:	bf18      	it	ne
 8009294:	f04a 0a02 	orrne.w	sl, sl, #2
 8009298:	1b76      	subs	r6, r6, r5
 800929a:	f7ff fdee 	bl	8008e7a <rshift>
 800929e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80092a2:	2702      	movs	r7, #2
 80092a4:	f1ba 0f00 	cmp.w	sl, #0
 80092a8:	d048      	beq.n	800933c <__gethex+0x3f4>
 80092aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80092ae:	2b02      	cmp	r3, #2
 80092b0:	d015      	beq.n	80092de <__gethex+0x396>
 80092b2:	2b03      	cmp	r3, #3
 80092b4:	d017      	beq.n	80092e6 <__gethex+0x39e>
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	d109      	bne.n	80092ce <__gethex+0x386>
 80092ba:	f01a 0f02 	tst.w	sl, #2
 80092be:	d006      	beq.n	80092ce <__gethex+0x386>
 80092c0:	f8d9 0000 	ldr.w	r0, [r9]
 80092c4:	ea4a 0a00 	orr.w	sl, sl, r0
 80092c8:	f01a 0f01 	tst.w	sl, #1
 80092cc:	d10e      	bne.n	80092ec <__gethex+0x3a4>
 80092ce:	f047 0710 	orr.w	r7, r7, #16
 80092d2:	e033      	b.n	800933c <__gethex+0x3f4>
 80092d4:	f04f 0a01 	mov.w	sl, #1
 80092d8:	e7d0      	b.n	800927c <__gethex+0x334>
 80092da:	2701      	movs	r7, #1
 80092dc:	e7e2      	b.n	80092a4 <__gethex+0x35c>
 80092de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80092e0:	f1c3 0301 	rsb	r3, r3, #1
 80092e4:	9315      	str	r3, [sp, #84]	; 0x54
 80092e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d0f0      	beq.n	80092ce <__gethex+0x386>
 80092ec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80092f0:	f104 0314 	add.w	r3, r4, #20
 80092f4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80092f8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80092fc:	f04f 0c00 	mov.w	ip, #0
 8009300:	4618      	mov	r0, r3
 8009302:	f853 2b04 	ldr.w	r2, [r3], #4
 8009306:	f1b2 3fff 	cmp.w	r2, #4294967295
 800930a:	d01c      	beq.n	8009346 <__gethex+0x3fe>
 800930c:	3201      	adds	r2, #1
 800930e:	6002      	str	r2, [r0, #0]
 8009310:	2f02      	cmp	r7, #2
 8009312:	f104 0314 	add.w	r3, r4, #20
 8009316:	d13f      	bne.n	8009398 <__gethex+0x450>
 8009318:	f8d8 2000 	ldr.w	r2, [r8]
 800931c:	3a01      	subs	r2, #1
 800931e:	42b2      	cmp	r2, r6
 8009320:	d10a      	bne.n	8009338 <__gethex+0x3f0>
 8009322:	1171      	asrs	r1, r6, #5
 8009324:	2201      	movs	r2, #1
 8009326:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800932a:	f006 061f 	and.w	r6, r6, #31
 800932e:	fa02 f606 	lsl.w	r6, r2, r6
 8009332:	421e      	tst	r6, r3
 8009334:	bf18      	it	ne
 8009336:	4617      	movne	r7, r2
 8009338:	f047 0720 	orr.w	r7, r7, #32
 800933c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800933e:	601c      	str	r4, [r3, #0]
 8009340:	9b04      	ldr	r3, [sp, #16]
 8009342:	601d      	str	r5, [r3, #0]
 8009344:	e695      	b.n	8009072 <__gethex+0x12a>
 8009346:	4299      	cmp	r1, r3
 8009348:	f843 cc04 	str.w	ip, [r3, #-4]
 800934c:	d8d8      	bhi.n	8009300 <__gethex+0x3b8>
 800934e:	68a3      	ldr	r3, [r4, #8]
 8009350:	459b      	cmp	fp, r3
 8009352:	db19      	blt.n	8009388 <__gethex+0x440>
 8009354:	6861      	ldr	r1, [r4, #4]
 8009356:	ee18 0a10 	vmov	r0, s16
 800935a:	3101      	adds	r1, #1
 800935c:	f000 f9a4 	bl	80096a8 <_Balloc>
 8009360:	4681      	mov	r9, r0
 8009362:	b918      	cbnz	r0, 800936c <__gethex+0x424>
 8009364:	4b1a      	ldr	r3, [pc, #104]	; (80093d0 <__gethex+0x488>)
 8009366:	4602      	mov	r2, r0
 8009368:	2184      	movs	r1, #132	; 0x84
 800936a:	e6a8      	b.n	80090be <__gethex+0x176>
 800936c:	6922      	ldr	r2, [r4, #16]
 800936e:	3202      	adds	r2, #2
 8009370:	f104 010c 	add.w	r1, r4, #12
 8009374:	0092      	lsls	r2, r2, #2
 8009376:	300c      	adds	r0, #12
 8009378:	f000 f988 	bl	800968c <memcpy>
 800937c:	4621      	mov	r1, r4
 800937e:	ee18 0a10 	vmov	r0, s16
 8009382:	f000 f9d1 	bl	8009728 <_Bfree>
 8009386:	464c      	mov	r4, r9
 8009388:	6923      	ldr	r3, [r4, #16]
 800938a:	1c5a      	adds	r2, r3, #1
 800938c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009390:	6122      	str	r2, [r4, #16]
 8009392:	2201      	movs	r2, #1
 8009394:	615a      	str	r2, [r3, #20]
 8009396:	e7bb      	b.n	8009310 <__gethex+0x3c8>
 8009398:	6922      	ldr	r2, [r4, #16]
 800939a:	455a      	cmp	r2, fp
 800939c:	dd0b      	ble.n	80093b6 <__gethex+0x46e>
 800939e:	2101      	movs	r1, #1
 80093a0:	4620      	mov	r0, r4
 80093a2:	f7ff fd6a 	bl	8008e7a <rshift>
 80093a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093aa:	3501      	adds	r5, #1
 80093ac:	42ab      	cmp	r3, r5
 80093ae:	f6ff aed0 	blt.w	8009152 <__gethex+0x20a>
 80093b2:	2701      	movs	r7, #1
 80093b4:	e7c0      	b.n	8009338 <__gethex+0x3f0>
 80093b6:	f016 061f 	ands.w	r6, r6, #31
 80093ba:	d0fa      	beq.n	80093b2 <__gethex+0x46a>
 80093bc:	4453      	add	r3, sl
 80093be:	f1c6 0620 	rsb	r6, r6, #32
 80093c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80093c6:	f000 fa61 	bl	800988c <__hi0bits>
 80093ca:	42b0      	cmp	r0, r6
 80093cc:	dbe7      	blt.n	800939e <__gethex+0x456>
 80093ce:	e7f0      	b.n	80093b2 <__gethex+0x46a>
 80093d0:	0800b9a8 	.word	0x0800b9a8

080093d4 <L_shift>:
 80093d4:	f1c2 0208 	rsb	r2, r2, #8
 80093d8:	0092      	lsls	r2, r2, #2
 80093da:	b570      	push	{r4, r5, r6, lr}
 80093dc:	f1c2 0620 	rsb	r6, r2, #32
 80093e0:	6843      	ldr	r3, [r0, #4]
 80093e2:	6804      	ldr	r4, [r0, #0]
 80093e4:	fa03 f506 	lsl.w	r5, r3, r6
 80093e8:	432c      	orrs	r4, r5
 80093ea:	40d3      	lsrs	r3, r2
 80093ec:	6004      	str	r4, [r0, #0]
 80093ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80093f2:	4288      	cmp	r0, r1
 80093f4:	d3f4      	bcc.n	80093e0 <L_shift+0xc>
 80093f6:	bd70      	pop	{r4, r5, r6, pc}

080093f8 <__match>:
 80093f8:	b530      	push	{r4, r5, lr}
 80093fa:	6803      	ldr	r3, [r0, #0]
 80093fc:	3301      	adds	r3, #1
 80093fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009402:	b914      	cbnz	r4, 800940a <__match+0x12>
 8009404:	6003      	str	r3, [r0, #0]
 8009406:	2001      	movs	r0, #1
 8009408:	bd30      	pop	{r4, r5, pc}
 800940a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800940e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009412:	2d19      	cmp	r5, #25
 8009414:	bf98      	it	ls
 8009416:	3220      	addls	r2, #32
 8009418:	42a2      	cmp	r2, r4
 800941a:	d0f0      	beq.n	80093fe <__match+0x6>
 800941c:	2000      	movs	r0, #0
 800941e:	e7f3      	b.n	8009408 <__match+0x10>

08009420 <__hexnan>:
 8009420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009424:	680b      	ldr	r3, [r1, #0]
 8009426:	115e      	asrs	r6, r3, #5
 8009428:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800942c:	f013 031f 	ands.w	r3, r3, #31
 8009430:	b087      	sub	sp, #28
 8009432:	bf18      	it	ne
 8009434:	3604      	addne	r6, #4
 8009436:	2500      	movs	r5, #0
 8009438:	1f37      	subs	r7, r6, #4
 800943a:	4690      	mov	r8, r2
 800943c:	6802      	ldr	r2, [r0, #0]
 800943e:	9301      	str	r3, [sp, #4]
 8009440:	4682      	mov	sl, r0
 8009442:	f846 5c04 	str.w	r5, [r6, #-4]
 8009446:	46b9      	mov	r9, r7
 8009448:	463c      	mov	r4, r7
 800944a:	9502      	str	r5, [sp, #8]
 800944c:	46ab      	mov	fp, r5
 800944e:	7851      	ldrb	r1, [r2, #1]
 8009450:	1c53      	adds	r3, r2, #1
 8009452:	9303      	str	r3, [sp, #12]
 8009454:	b341      	cbz	r1, 80094a8 <__hexnan+0x88>
 8009456:	4608      	mov	r0, r1
 8009458:	9205      	str	r2, [sp, #20]
 800945a:	9104      	str	r1, [sp, #16]
 800945c:	f7ff fd5f 	bl	8008f1e <__hexdig_fun>
 8009460:	2800      	cmp	r0, #0
 8009462:	d14f      	bne.n	8009504 <__hexnan+0xe4>
 8009464:	9904      	ldr	r1, [sp, #16]
 8009466:	9a05      	ldr	r2, [sp, #20]
 8009468:	2920      	cmp	r1, #32
 800946a:	d818      	bhi.n	800949e <__hexnan+0x7e>
 800946c:	9b02      	ldr	r3, [sp, #8]
 800946e:	459b      	cmp	fp, r3
 8009470:	dd13      	ble.n	800949a <__hexnan+0x7a>
 8009472:	454c      	cmp	r4, r9
 8009474:	d206      	bcs.n	8009484 <__hexnan+0x64>
 8009476:	2d07      	cmp	r5, #7
 8009478:	dc04      	bgt.n	8009484 <__hexnan+0x64>
 800947a:	462a      	mov	r2, r5
 800947c:	4649      	mov	r1, r9
 800947e:	4620      	mov	r0, r4
 8009480:	f7ff ffa8 	bl	80093d4 <L_shift>
 8009484:	4544      	cmp	r4, r8
 8009486:	d950      	bls.n	800952a <__hexnan+0x10a>
 8009488:	2300      	movs	r3, #0
 800948a:	f1a4 0904 	sub.w	r9, r4, #4
 800948e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009492:	f8cd b008 	str.w	fp, [sp, #8]
 8009496:	464c      	mov	r4, r9
 8009498:	461d      	mov	r5, r3
 800949a:	9a03      	ldr	r2, [sp, #12]
 800949c:	e7d7      	b.n	800944e <__hexnan+0x2e>
 800949e:	2929      	cmp	r1, #41	; 0x29
 80094a0:	d156      	bne.n	8009550 <__hexnan+0x130>
 80094a2:	3202      	adds	r2, #2
 80094a4:	f8ca 2000 	str.w	r2, [sl]
 80094a8:	f1bb 0f00 	cmp.w	fp, #0
 80094ac:	d050      	beq.n	8009550 <__hexnan+0x130>
 80094ae:	454c      	cmp	r4, r9
 80094b0:	d206      	bcs.n	80094c0 <__hexnan+0xa0>
 80094b2:	2d07      	cmp	r5, #7
 80094b4:	dc04      	bgt.n	80094c0 <__hexnan+0xa0>
 80094b6:	462a      	mov	r2, r5
 80094b8:	4649      	mov	r1, r9
 80094ba:	4620      	mov	r0, r4
 80094bc:	f7ff ff8a 	bl	80093d4 <L_shift>
 80094c0:	4544      	cmp	r4, r8
 80094c2:	d934      	bls.n	800952e <__hexnan+0x10e>
 80094c4:	f1a8 0204 	sub.w	r2, r8, #4
 80094c8:	4623      	mov	r3, r4
 80094ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80094ce:	f842 1f04 	str.w	r1, [r2, #4]!
 80094d2:	429f      	cmp	r7, r3
 80094d4:	d2f9      	bcs.n	80094ca <__hexnan+0xaa>
 80094d6:	1b3b      	subs	r3, r7, r4
 80094d8:	f023 0303 	bic.w	r3, r3, #3
 80094dc:	3304      	adds	r3, #4
 80094de:	3401      	adds	r4, #1
 80094e0:	3e03      	subs	r6, #3
 80094e2:	42b4      	cmp	r4, r6
 80094e4:	bf88      	it	hi
 80094e6:	2304      	movhi	r3, #4
 80094e8:	4443      	add	r3, r8
 80094ea:	2200      	movs	r2, #0
 80094ec:	f843 2b04 	str.w	r2, [r3], #4
 80094f0:	429f      	cmp	r7, r3
 80094f2:	d2fb      	bcs.n	80094ec <__hexnan+0xcc>
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	b91b      	cbnz	r3, 8009500 <__hexnan+0xe0>
 80094f8:	4547      	cmp	r7, r8
 80094fa:	d127      	bne.n	800954c <__hexnan+0x12c>
 80094fc:	2301      	movs	r3, #1
 80094fe:	603b      	str	r3, [r7, #0]
 8009500:	2005      	movs	r0, #5
 8009502:	e026      	b.n	8009552 <__hexnan+0x132>
 8009504:	3501      	adds	r5, #1
 8009506:	2d08      	cmp	r5, #8
 8009508:	f10b 0b01 	add.w	fp, fp, #1
 800950c:	dd06      	ble.n	800951c <__hexnan+0xfc>
 800950e:	4544      	cmp	r4, r8
 8009510:	d9c3      	bls.n	800949a <__hexnan+0x7a>
 8009512:	2300      	movs	r3, #0
 8009514:	f844 3c04 	str.w	r3, [r4, #-4]
 8009518:	2501      	movs	r5, #1
 800951a:	3c04      	subs	r4, #4
 800951c:	6822      	ldr	r2, [r4, #0]
 800951e:	f000 000f 	and.w	r0, r0, #15
 8009522:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009526:	6022      	str	r2, [r4, #0]
 8009528:	e7b7      	b.n	800949a <__hexnan+0x7a>
 800952a:	2508      	movs	r5, #8
 800952c:	e7b5      	b.n	800949a <__hexnan+0x7a>
 800952e:	9b01      	ldr	r3, [sp, #4]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d0df      	beq.n	80094f4 <__hexnan+0xd4>
 8009534:	f04f 32ff 	mov.w	r2, #4294967295
 8009538:	f1c3 0320 	rsb	r3, r3, #32
 800953c:	fa22 f303 	lsr.w	r3, r2, r3
 8009540:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009544:	401a      	ands	r2, r3
 8009546:	f846 2c04 	str.w	r2, [r6, #-4]
 800954a:	e7d3      	b.n	80094f4 <__hexnan+0xd4>
 800954c:	3f04      	subs	r7, #4
 800954e:	e7d1      	b.n	80094f4 <__hexnan+0xd4>
 8009550:	2004      	movs	r0, #4
 8009552:	b007      	add	sp, #28
 8009554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009558 <_localeconv_r>:
 8009558:	4800      	ldr	r0, [pc, #0]	; (800955c <_localeconv_r+0x4>)
 800955a:	4770      	bx	lr
 800955c:	20000194 	.word	0x20000194

08009560 <__retarget_lock_init_recursive>:
 8009560:	4770      	bx	lr

08009562 <__retarget_lock_acquire_recursive>:
 8009562:	4770      	bx	lr

08009564 <__retarget_lock_release_recursive>:
 8009564:	4770      	bx	lr
	...

08009568 <_lseek_r>:
 8009568:	b538      	push	{r3, r4, r5, lr}
 800956a:	4d07      	ldr	r5, [pc, #28]	; (8009588 <_lseek_r+0x20>)
 800956c:	4604      	mov	r4, r0
 800956e:	4608      	mov	r0, r1
 8009570:	4611      	mov	r1, r2
 8009572:	2200      	movs	r2, #0
 8009574:	602a      	str	r2, [r5, #0]
 8009576:	461a      	mov	r2, r3
 8009578:	f7f8 ffb0 	bl	80024dc <_lseek>
 800957c:	1c43      	adds	r3, r0, #1
 800957e:	d102      	bne.n	8009586 <_lseek_r+0x1e>
 8009580:	682b      	ldr	r3, [r5, #0]
 8009582:	b103      	cbz	r3, 8009586 <_lseek_r+0x1e>
 8009584:	6023      	str	r3, [r4, #0]
 8009586:	bd38      	pop	{r3, r4, r5, pc}
 8009588:	200008ec 	.word	0x200008ec

0800958c <__swhatbuf_r>:
 800958c:	b570      	push	{r4, r5, r6, lr}
 800958e:	460e      	mov	r6, r1
 8009590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009594:	2900      	cmp	r1, #0
 8009596:	b096      	sub	sp, #88	; 0x58
 8009598:	4614      	mov	r4, r2
 800959a:	461d      	mov	r5, r3
 800959c:	da08      	bge.n	80095b0 <__swhatbuf_r+0x24>
 800959e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80095a2:	2200      	movs	r2, #0
 80095a4:	602a      	str	r2, [r5, #0]
 80095a6:	061a      	lsls	r2, r3, #24
 80095a8:	d410      	bmi.n	80095cc <__swhatbuf_r+0x40>
 80095aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095ae:	e00e      	b.n	80095ce <__swhatbuf_r+0x42>
 80095b0:	466a      	mov	r2, sp
 80095b2:	f001 fda1 	bl	800b0f8 <_fstat_r>
 80095b6:	2800      	cmp	r0, #0
 80095b8:	dbf1      	blt.n	800959e <__swhatbuf_r+0x12>
 80095ba:	9a01      	ldr	r2, [sp, #4]
 80095bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095c4:	425a      	negs	r2, r3
 80095c6:	415a      	adcs	r2, r3
 80095c8:	602a      	str	r2, [r5, #0]
 80095ca:	e7ee      	b.n	80095aa <__swhatbuf_r+0x1e>
 80095cc:	2340      	movs	r3, #64	; 0x40
 80095ce:	2000      	movs	r0, #0
 80095d0:	6023      	str	r3, [r4, #0]
 80095d2:	b016      	add	sp, #88	; 0x58
 80095d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080095d8 <__smakebuf_r>:
 80095d8:	898b      	ldrh	r3, [r1, #12]
 80095da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095dc:	079d      	lsls	r5, r3, #30
 80095de:	4606      	mov	r6, r0
 80095e0:	460c      	mov	r4, r1
 80095e2:	d507      	bpl.n	80095f4 <__smakebuf_r+0x1c>
 80095e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095e8:	6023      	str	r3, [r4, #0]
 80095ea:	6123      	str	r3, [r4, #16]
 80095ec:	2301      	movs	r3, #1
 80095ee:	6163      	str	r3, [r4, #20]
 80095f0:	b002      	add	sp, #8
 80095f2:	bd70      	pop	{r4, r5, r6, pc}
 80095f4:	ab01      	add	r3, sp, #4
 80095f6:	466a      	mov	r2, sp
 80095f8:	f7ff ffc8 	bl	800958c <__swhatbuf_r>
 80095fc:	9900      	ldr	r1, [sp, #0]
 80095fe:	4605      	mov	r5, r0
 8009600:	4630      	mov	r0, r6
 8009602:	f000 fd95 	bl	800a130 <_malloc_r>
 8009606:	b948      	cbnz	r0, 800961c <__smakebuf_r+0x44>
 8009608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800960c:	059a      	lsls	r2, r3, #22
 800960e:	d4ef      	bmi.n	80095f0 <__smakebuf_r+0x18>
 8009610:	f023 0303 	bic.w	r3, r3, #3
 8009614:	f043 0302 	orr.w	r3, r3, #2
 8009618:	81a3      	strh	r3, [r4, #12]
 800961a:	e7e3      	b.n	80095e4 <__smakebuf_r+0xc>
 800961c:	4b0d      	ldr	r3, [pc, #52]	; (8009654 <__smakebuf_r+0x7c>)
 800961e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009620:	89a3      	ldrh	r3, [r4, #12]
 8009622:	6020      	str	r0, [r4, #0]
 8009624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009628:	81a3      	strh	r3, [r4, #12]
 800962a:	9b00      	ldr	r3, [sp, #0]
 800962c:	6163      	str	r3, [r4, #20]
 800962e:	9b01      	ldr	r3, [sp, #4]
 8009630:	6120      	str	r0, [r4, #16]
 8009632:	b15b      	cbz	r3, 800964c <__smakebuf_r+0x74>
 8009634:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009638:	4630      	mov	r0, r6
 800963a:	f001 fd6f 	bl	800b11c <_isatty_r>
 800963e:	b128      	cbz	r0, 800964c <__smakebuf_r+0x74>
 8009640:	89a3      	ldrh	r3, [r4, #12]
 8009642:	f023 0303 	bic.w	r3, r3, #3
 8009646:	f043 0301 	orr.w	r3, r3, #1
 800964a:	81a3      	strh	r3, [r4, #12]
 800964c:	89a0      	ldrh	r0, [r4, #12]
 800964e:	4305      	orrs	r5, r0
 8009650:	81a5      	strh	r5, [r4, #12]
 8009652:	e7cd      	b.n	80095f0 <__smakebuf_r+0x18>
 8009654:	08008cd9 	.word	0x08008cd9

08009658 <malloc>:
 8009658:	4b02      	ldr	r3, [pc, #8]	; (8009664 <malloc+0xc>)
 800965a:	4601      	mov	r1, r0
 800965c:	6818      	ldr	r0, [r3, #0]
 800965e:	f000 bd67 	b.w	800a130 <_malloc_r>
 8009662:	bf00      	nop
 8009664:	2000003c 	.word	0x2000003c

08009668 <__ascii_mbtowc>:
 8009668:	b082      	sub	sp, #8
 800966a:	b901      	cbnz	r1, 800966e <__ascii_mbtowc+0x6>
 800966c:	a901      	add	r1, sp, #4
 800966e:	b142      	cbz	r2, 8009682 <__ascii_mbtowc+0x1a>
 8009670:	b14b      	cbz	r3, 8009686 <__ascii_mbtowc+0x1e>
 8009672:	7813      	ldrb	r3, [r2, #0]
 8009674:	600b      	str	r3, [r1, #0]
 8009676:	7812      	ldrb	r2, [r2, #0]
 8009678:	1e10      	subs	r0, r2, #0
 800967a:	bf18      	it	ne
 800967c:	2001      	movne	r0, #1
 800967e:	b002      	add	sp, #8
 8009680:	4770      	bx	lr
 8009682:	4610      	mov	r0, r2
 8009684:	e7fb      	b.n	800967e <__ascii_mbtowc+0x16>
 8009686:	f06f 0001 	mvn.w	r0, #1
 800968a:	e7f8      	b.n	800967e <__ascii_mbtowc+0x16>

0800968c <memcpy>:
 800968c:	440a      	add	r2, r1
 800968e:	4291      	cmp	r1, r2
 8009690:	f100 33ff 	add.w	r3, r0, #4294967295
 8009694:	d100      	bne.n	8009698 <memcpy+0xc>
 8009696:	4770      	bx	lr
 8009698:	b510      	push	{r4, lr}
 800969a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800969e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096a2:	4291      	cmp	r1, r2
 80096a4:	d1f9      	bne.n	800969a <memcpy+0xe>
 80096a6:	bd10      	pop	{r4, pc}

080096a8 <_Balloc>:
 80096a8:	b570      	push	{r4, r5, r6, lr}
 80096aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096ac:	4604      	mov	r4, r0
 80096ae:	460d      	mov	r5, r1
 80096b0:	b976      	cbnz	r6, 80096d0 <_Balloc+0x28>
 80096b2:	2010      	movs	r0, #16
 80096b4:	f7ff ffd0 	bl	8009658 <malloc>
 80096b8:	4602      	mov	r2, r0
 80096ba:	6260      	str	r0, [r4, #36]	; 0x24
 80096bc:	b920      	cbnz	r0, 80096c8 <_Balloc+0x20>
 80096be:	4b18      	ldr	r3, [pc, #96]	; (8009720 <_Balloc+0x78>)
 80096c0:	4818      	ldr	r0, [pc, #96]	; (8009724 <_Balloc+0x7c>)
 80096c2:	2166      	movs	r1, #102	; 0x66
 80096c4:	f001 fce8 	bl	800b098 <__assert_func>
 80096c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096cc:	6006      	str	r6, [r0, #0]
 80096ce:	60c6      	str	r6, [r0, #12]
 80096d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80096d2:	68f3      	ldr	r3, [r6, #12]
 80096d4:	b183      	cbz	r3, 80096f8 <_Balloc+0x50>
 80096d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80096de:	b9b8      	cbnz	r0, 8009710 <_Balloc+0x68>
 80096e0:	2101      	movs	r1, #1
 80096e2:	fa01 f605 	lsl.w	r6, r1, r5
 80096e6:	1d72      	adds	r2, r6, #5
 80096e8:	0092      	lsls	r2, r2, #2
 80096ea:	4620      	mov	r0, r4
 80096ec:	f000 fc9d 	bl	800a02a <_calloc_r>
 80096f0:	b160      	cbz	r0, 800970c <_Balloc+0x64>
 80096f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096f6:	e00e      	b.n	8009716 <_Balloc+0x6e>
 80096f8:	2221      	movs	r2, #33	; 0x21
 80096fa:	2104      	movs	r1, #4
 80096fc:	4620      	mov	r0, r4
 80096fe:	f000 fc94 	bl	800a02a <_calloc_r>
 8009702:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009704:	60f0      	str	r0, [r6, #12]
 8009706:	68db      	ldr	r3, [r3, #12]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1e4      	bne.n	80096d6 <_Balloc+0x2e>
 800970c:	2000      	movs	r0, #0
 800970e:	bd70      	pop	{r4, r5, r6, pc}
 8009710:	6802      	ldr	r2, [r0, #0]
 8009712:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009716:	2300      	movs	r3, #0
 8009718:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800971c:	e7f7      	b.n	800970e <_Balloc+0x66>
 800971e:	bf00      	nop
 8009720:	0800b936 	.word	0x0800b936
 8009724:	0800ba98 	.word	0x0800ba98

08009728 <_Bfree>:
 8009728:	b570      	push	{r4, r5, r6, lr}
 800972a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800972c:	4605      	mov	r5, r0
 800972e:	460c      	mov	r4, r1
 8009730:	b976      	cbnz	r6, 8009750 <_Bfree+0x28>
 8009732:	2010      	movs	r0, #16
 8009734:	f7ff ff90 	bl	8009658 <malloc>
 8009738:	4602      	mov	r2, r0
 800973a:	6268      	str	r0, [r5, #36]	; 0x24
 800973c:	b920      	cbnz	r0, 8009748 <_Bfree+0x20>
 800973e:	4b09      	ldr	r3, [pc, #36]	; (8009764 <_Bfree+0x3c>)
 8009740:	4809      	ldr	r0, [pc, #36]	; (8009768 <_Bfree+0x40>)
 8009742:	218a      	movs	r1, #138	; 0x8a
 8009744:	f001 fca8 	bl	800b098 <__assert_func>
 8009748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800974c:	6006      	str	r6, [r0, #0]
 800974e:	60c6      	str	r6, [r0, #12]
 8009750:	b13c      	cbz	r4, 8009762 <_Bfree+0x3a>
 8009752:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009754:	6862      	ldr	r2, [r4, #4]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800975c:	6021      	str	r1, [r4, #0]
 800975e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009762:	bd70      	pop	{r4, r5, r6, pc}
 8009764:	0800b936 	.word	0x0800b936
 8009768:	0800ba98 	.word	0x0800ba98

0800976c <__multadd>:
 800976c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009770:	690d      	ldr	r5, [r1, #16]
 8009772:	4607      	mov	r7, r0
 8009774:	460c      	mov	r4, r1
 8009776:	461e      	mov	r6, r3
 8009778:	f101 0c14 	add.w	ip, r1, #20
 800977c:	2000      	movs	r0, #0
 800977e:	f8dc 3000 	ldr.w	r3, [ip]
 8009782:	b299      	uxth	r1, r3
 8009784:	fb02 6101 	mla	r1, r2, r1, r6
 8009788:	0c1e      	lsrs	r6, r3, #16
 800978a:	0c0b      	lsrs	r3, r1, #16
 800978c:	fb02 3306 	mla	r3, r2, r6, r3
 8009790:	b289      	uxth	r1, r1
 8009792:	3001      	adds	r0, #1
 8009794:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009798:	4285      	cmp	r5, r0
 800979a:	f84c 1b04 	str.w	r1, [ip], #4
 800979e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80097a2:	dcec      	bgt.n	800977e <__multadd+0x12>
 80097a4:	b30e      	cbz	r6, 80097ea <__multadd+0x7e>
 80097a6:	68a3      	ldr	r3, [r4, #8]
 80097a8:	42ab      	cmp	r3, r5
 80097aa:	dc19      	bgt.n	80097e0 <__multadd+0x74>
 80097ac:	6861      	ldr	r1, [r4, #4]
 80097ae:	4638      	mov	r0, r7
 80097b0:	3101      	adds	r1, #1
 80097b2:	f7ff ff79 	bl	80096a8 <_Balloc>
 80097b6:	4680      	mov	r8, r0
 80097b8:	b928      	cbnz	r0, 80097c6 <__multadd+0x5a>
 80097ba:	4602      	mov	r2, r0
 80097bc:	4b0c      	ldr	r3, [pc, #48]	; (80097f0 <__multadd+0x84>)
 80097be:	480d      	ldr	r0, [pc, #52]	; (80097f4 <__multadd+0x88>)
 80097c0:	21b5      	movs	r1, #181	; 0xb5
 80097c2:	f001 fc69 	bl	800b098 <__assert_func>
 80097c6:	6922      	ldr	r2, [r4, #16]
 80097c8:	3202      	adds	r2, #2
 80097ca:	f104 010c 	add.w	r1, r4, #12
 80097ce:	0092      	lsls	r2, r2, #2
 80097d0:	300c      	adds	r0, #12
 80097d2:	f7ff ff5b 	bl	800968c <memcpy>
 80097d6:	4621      	mov	r1, r4
 80097d8:	4638      	mov	r0, r7
 80097da:	f7ff ffa5 	bl	8009728 <_Bfree>
 80097de:	4644      	mov	r4, r8
 80097e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80097e4:	3501      	adds	r5, #1
 80097e6:	615e      	str	r6, [r3, #20]
 80097e8:	6125      	str	r5, [r4, #16]
 80097ea:	4620      	mov	r0, r4
 80097ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097f0:	0800b9a8 	.word	0x0800b9a8
 80097f4:	0800ba98 	.word	0x0800ba98

080097f8 <__s2b>:
 80097f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097fc:	460c      	mov	r4, r1
 80097fe:	4615      	mov	r5, r2
 8009800:	461f      	mov	r7, r3
 8009802:	2209      	movs	r2, #9
 8009804:	3308      	adds	r3, #8
 8009806:	4606      	mov	r6, r0
 8009808:	fb93 f3f2 	sdiv	r3, r3, r2
 800980c:	2100      	movs	r1, #0
 800980e:	2201      	movs	r2, #1
 8009810:	429a      	cmp	r2, r3
 8009812:	db09      	blt.n	8009828 <__s2b+0x30>
 8009814:	4630      	mov	r0, r6
 8009816:	f7ff ff47 	bl	80096a8 <_Balloc>
 800981a:	b940      	cbnz	r0, 800982e <__s2b+0x36>
 800981c:	4602      	mov	r2, r0
 800981e:	4b19      	ldr	r3, [pc, #100]	; (8009884 <__s2b+0x8c>)
 8009820:	4819      	ldr	r0, [pc, #100]	; (8009888 <__s2b+0x90>)
 8009822:	21ce      	movs	r1, #206	; 0xce
 8009824:	f001 fc38 	bl	800b098 <__assert_func>
 8009828:	0052      	lsls	r2, r2, #1
 800982a:	3101      	adds	r1, #1
 800982c:	e7f0      	b.n	8009810 <__s2b+0x18>
 800982e:	9b08      	ldr	r3, [sp, #32]
 8009830:	6143      	str	r3, [r0, #20]
 8009832:	2d09      	cmp	r5, #9
 8009834:	f04f 0301 	mov.w	r3, #1
 8009838:	6103      	str	r3, [r0, #16]
 800983a:	dd16      	ble.n	800986a <__s2b+0x72>
 800983c:	f104 0909 	add.w	r9, r4, #9
 8009840:	46c8      	mov	r8, r9
 8009842:	442c      	add	r4, r5
 8009844:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009848:	4601      	mov	r1, r0
 800984a:	3b30      	subs	r3, #48	; 0x30
 800984c:	220a      	movs	r2, #10
 800984e:	4630      	mov	r0, r6
 8009850:	f7ff ff8c 	bl	800976c <__multadd>
 8009854:	45a0      	cmp	r8, r4
 8009856:	d1f5      	bne.n	8009844 <__s2b+0x4c>
 8009858:	f1a5 0408 	sub.w	r4, r5, #8
 800985c:	444c      	add	r4, r9
 800985e:	1b2d      	subs	r5, r5, r4
 8009860:	1963      	adds	r3, r4, r5
 8009862:	42bb      	cmp	r3, r7
 8009864:	db04      	blt.n	8009870 <__s2b+0x78>
 8009866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800986a:	340a      	adds	r4, #10
 800986c:	2509      	movs	r5, #9
 800986e:	e7f6      	b.n	800985e <__s2b+0x66>
 8009870:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009874:	4601      	mov	r1, r0
 8009876:	3b30      	subs	r3, #48	; 0x30
 8009878:	220a      	movs	r2, #10
 800987a:	4630      	mov	r0, r6
 800987c:	f7ff ff76 	bl	800976c <__multadd>
 8009880:	e7ee      	b.n	8009860 <__s2b+0x68>
 8009882:	bf00      	nop
 8009884:	0800b9a8 	.word	0x0800b9a8
 8009888:	0800ba98 	.word	0x0800ba98

0800988c <__hi0bits>:
 800988c:	0c03      	lsrs	r3, r0, #16
 800988e:	041b      	lsls	r3, r3, #16
 8009890:	b9d3      	cbnz	r3, 80098c8 <__hi0bits+0x3c>
 8009892:	0400      	lsls	r0, r0, #16
 8009894:	2310      	movs	r3, #16
 8009896:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800989a:	bf04      	itt	eq
 800989c:	0200      	lsleq	r0, r0, #8
 800989e:	3308      	addeq	r3, #8
 80098a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80098a4:	bf04      	itt	eq
 80098a6:	0100      	lsleq	r0, r0, #4
 80098a8:	3304      	addeq	r3, #4
 80098aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80098ae:	bf04      	itt	eq
 80098b0:	0080      	lsleq	r0, r0, #2
 80098b2:	3302      	addeq	r3, #2
 80098b4:	2800      	cmp	r0, #0
 80098b6:	db05      	blt.n	80098c4 <__hi0bits+0x38>
 80098b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80098bc:	f103 0301 	add.w	r3, r3, #1
 80098c0:	bf08      	it	eq
 80098c2:	2320      	moveq	r3, #32
 80098c4:	4618      	mov	r0, r3
 80098c6:	4770      	bx	lr
 80098c8:	2300      	movs	r3, #0
 80098ca:	e7e4      	b.n	8009896 <__hi0bits+0xa>

080098cc <__lo0bits>:
 80098cc:	6803      	ldr	r3, [r0, #0]
 80098ce:	f013 0207 	ands.w	r2, r3, #7
 80098d2:	4601      	mov	r1, r0
 80098d4:	d00b      	beq.n	80098ee <__lo0bits+0x22>
 80098d6:	07da      	lsls	r2, r3, #31
 80098d8:	d423      	bmi.n	8009922 <__lo0bits+0x56>
 80098da:	0798      	lsls	r0, r3, #30
 80098dc:	bf49      	itett	mi
 80098de:	085b      	lsrmi	r3, r3, #1
 80098e0:	089b      	lsrpl	r3, r3, #2
 80098e2:	2001      	movmi	r0, #1
 80098e4:	600b      	strmi	r3, [r1, #0]
 80098e6:	bf5c      	itt	pl
 80098e8:	600b      	strpl	r3, [r1, #0]
 80098ea:	2002      	movpl	r0, #2
 80098ec:	4770      	bx	lr
 80098ee:	b298      	uxth	r0, r3
 80098f0:	b9a8      	cbnz	r0, 800991e <__lo0bits+0x52>
 80098f2:	0c1b      	lsrs	r3, r3, #16
 80098f4:	2010      	movs	r0, #16
 80098f6:	b2da      	uxtb	r2, r3
 80098f8:	b90a      	cbnz	r2, 80098fe <__lo0bits+0x32>
 80098fa:	3008      	adds	r0, #8
 80098fc:	0a1b      	lsrs	r3, r3, #8
 80098fe:	071a      	lsls	r2, r3, #28
 8009900:	bf04      	itt	eq
 8009902:	091b      	lsreq	r3, r3, #4
 8009904:	3004      	addeq	r0, #4
 8009906:	079a      	lsls	r2, r3, #30
 8009908:	bf04      	itt	eq
 800990a:	089b      	lsreq	r3, r3, #2
 800990c:	3002      	addeq	r0, #2
 800990e:	07da      	lsls	r2, r3, #31
 8009910:	d403      	bmi.n	800991a <__lo0bits+0x4e>
 8009912:	085b      	lsrs	r3, r3, #1
 8009914:	f100 0001 	add.w	r0, r0, #1
 8009918:	d005      	beq.n	8009926 <__lo0bits+0x5a>
 800991a:	600b      	str	r3, [r1, #0]
 800991c:	4770      	bx	lr
 800991e:	4610      	mov	r0, r2
 8009920:	e7e9      	b.n	80098f6 <__lo0bits+0x2a>
 8009922:	2000      	movs	r0, #0
 8009924:	4770      	bx	lr
 8009926:	2020      	movs	r0, #32
 8009928:	4770      	bx	lr
	...

0800992c <__i2b>:
 800992c:	b510      	push	{r4, lr}
 800992e:	460c      	mov	r4, r1
 8009930:	2101      	movs	r1, #1
 8009932:	f7ff feb9 	bl	80096a8 <_Balloc>
 8009936:	4602      	mov	r2, r0
 8009938:	b928      	cbnz	r0, 8009946 <__i2b+0x1a>
 800993a:	4b05      	ldr	r3, [pc, #20]	; (8009950 <__i2b+0x24>)
 800993c:	4805      	ldr	r0, [pc, #20]	; (8009954 <__i2b+0x28>)
 800993e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009942:	f001 fba9 	bl	800b098 <__assert_func>
 8009946:	2301      	movs	r3, #1
 8009948:	6144      	str	r4, [r0, #20]
 800994a:	6103      	str	r3, [r0, #16]
 800994c:	bd10      	pop	{r4, pc}
 800994e:	bf00      	nop
 8009950:	0800b9a8 	.word	0x0800b9a8
 8009954:	0800ba98 	.word	0x0800ba98

08009958 <__multiply>:
 8009958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995c:	4691      	mov	r9, r2
 800995e:	690a      	ldr	r2, [r1, #16]
 8009960:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009964:	429a      	cmp	r2, r3
 8009966:	bfb8      	it	lt
 8009968:	460b      	movlt	r3, r1
 800996a:	460c      	mov	r4, r1
 800996c:	bfbc      	itt	lt
 800996e:	464c      	movlt	r4, r9
 8009970:	4699      	movlt	r9, r3
 8009972:	6927      	ldr	r7, [r4, #16]
 8009974:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009978:	68a3      	ldr	r3, [r4, #8]
 800997a:	6861      	ldr	r1, [r4, #4]
 800997c:	eb07 060a 	add.w	r6, r7, sl
 8009980:	42b3      	cmp	r3, r6
 8009982:	b085      	sub	sp, #20
 8009984:	bfb8      	it	lt
 8009986:	3101      	addlt	r1, #1
 8009988:	f7ff fe8e 	bl	80096a8 <_Balloc>
 800998c:	b930      	cbnz	r0, 800999c <__multiply+0x44>
 800998e:	4602      	mov	r2, r0
 8009990:	4b44      	ldr	r3, [pc, #272]	; (8009aa4 <__multiply+0x14c>)
 8009992:	4845      	ldr	r0, [pc, #276]	; (8009aa8 <__multiply+0x150>)
 8009994:	f240 115d 	movw	r1, #349	; 0x15d
 8009998:	f001 fb7e 	bl	800b098 <__assert_func>
 800999c:	f100 0514 	add.w	r5, r0, #20
 80099a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099a4:	462b      	mov	r3, r5
 80099a6:	2200      	movs	r2, #0
 80099a8:	4543      	cmp	r3, r8
 80099aa:	d321      	bcc.n	80099f0 <__multiply+0x98>
 80099ac:	f104 0314 	add.w	r3, r4, #20
 80099b0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80099b4:	f109 0314 	add.w	r3, r9, #20
 80099b8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80099bc:	9202      	str	r2, [sp, #8]
 80099be:	1b3a      	subs	r2, r7, r4
 80099c0:	3a15      	subs	r2, #21
 80099c2:	f022 0203 	bic.w	r2, r2, #3
 80099c6:	3204      	adds	r2, #4
 80099c8:	f104 0115 	add.w	r1, r4, #21
 80099cc:	428f      	cmp	r7, r1
 80099ce:	bf38      	it	cc
 80099d0:	2204      	movcc	r2, #4
 80099d2:	9201      	str	r2, [sp, #4]
 80099d4:	9a02      	ldr	r2, [sp, #8]
 80099d6:	9303      	str	r3, [sp, #12]
 80099d8:	429a      	cmp	r2, r3
 80099da:	d80c      	bhi.n	80099f6 <__multiply+0x9e>
 80099dc:	2e00      	cmp	r6, #0
 80099de:	dd03      	ble.n	80099e8 <__multiply+0x90>
 80099e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d05a      	beq.n	8009a9e <__multiply+0x146>
 80099e8:	6106      	str	r6, [r0, #16]
 80099ea:	b005      	add	sp, #20
 80099ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099f0:	f843 2b04 	str.w	r2, [r3], #4
 80099f4:	e7d8      	b.n	80099a8 <__multiply+0x50>
 80099f6:	f8b3 a000 	ldrh.w	sl, [r3]
 80099fa:	f1ba 0f00 	cmp.w	sl, #0
 80099fe:	d024      	beq.n	8009a4a <__multiply+0xf2>
 8009a00:	f104 0e14 	add.w	lr, r4, #20
 8009a04:	46a9      	mov	r9, r5
 8009a06:	f04f 0c00 	mov.w	ip, #0
 8009a0a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009a0e:	f8d9 1000 	ldr.w	r1, [r9]
 8009a12:	fa1f fb82 	uxth.w	fp, r2
 8009a16:	b289      	uxth	r1, r1
 8009a18:	fb0a 110b 	mla	r1, sl, fp, r1
 8009a1c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009a20:	f8d9 2000 	ldr.w	r2, [r9]
 8009a24:	4461      	add	r1, ip
 8009a26:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a2a:	fb0a c20b 	mla	r2, sl, fp, ip
 8009a2e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a32:	b289      	uxth	r1, r1
 8009a34:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a38:	4577      	cmp	r7, lr
 8009a3a:	f849 1b04 	str.w	r1, [r9], #4
 8009a3e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a42:	d8e2      	bhi.n	8009a0a <__multiply+0xb2>
 8009a44:	9a01      	ldr	r2, [sp, #4]
 8009a46:	f845 c002 	str.w	ip, [r5, r2]
 8009a4a:	9a03      	ldr	r2, [sp, #12]
 8009a4c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a50:	3304      	adds	r3, #4
 8009a52:	f1b9 0f00 	cmp.w	r9, #0
 8009a56:	d020      	beq.n	8009a9a <__multiply+0x142>
 8009a58:	6829      	ldr	r1, [r5, #0]
 8009a5a:	f104 0c14 	add.w	ip, r4, #20
 8009a5e:	46ae      	mov	lr, r5
 8009a60:	f04f 0a00 	mov.w	sl, #0
 8009a64:	f8bc b000 	ldrh.w	fp, [ip]
 8009a68:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009a6c:	fb09 220b 	mla	r2, r9, fp, r2
 8009a70:	4492      	add	sl, r2
 8009a72:	b289      	uxth	r1, r1
 8009a74:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009a78:	f84e 1b04 	str.w	r1, [lr], #4
 8009a7c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009a80:	f8be 1000 	ldrh.w	r1, [lr]
 8009a84:	0c12      	lsrs	r2, r2, #16
 8009a86:	fb09 1102 	mla	r1, r9, r2, r1
 8009a8a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009a8e:	4567      	cmp	r7, ip
 8009a90:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009a94:	d8e6      	bhi.n	8009a64 <__multiply+0x10c>
 8009a96:	9a01      	ldr	r2, [sp, #4]
 8009a98:	50a9      	str	r1, [r5, r2]
 8009a9a:	3504      	adds	r5, #4
 8009a9c:	e79a      	b.n	80099d4 <__multiply+0x7c>
 8009a9e:	3e01      	subs	r6, #1
 8009aa0:	e79c      	b.n	80099dc <__multiply+0x84>
 8009aa2:	bf00      	nop
 8009aa4:	0800b9a8 	.word	0x0800b9a8
 8009aa8:	0800ba98 	.word	0x0800ba98

08009aac <__pow5mult>:
 8009aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ab0:	4615      	mov	r5, r2
 8009ab2:	f012 0203 	ands.w	r2, r2, #3
 8009ab6:	4606      	mov	r6, r0
 8009ab8:	460f      	mov	r7, r1
 8009aba:	d007      	beq.n	8009acc <__pow5mult+0x20>
 8009abc:	4c25      	ldr	r4, [pc, #148]	; (8009b54 <__pow5mult+0xa8>)
 8009abe:	3a01      	subs	r2, #1
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ac6:	f7ff fe51 	bl	800976c <__multadd>
 8009aca:	4607      	mov	r7, r0
 8009acc:	10ad      	asrs	r5, r5, #2
 8009ace:	d03d      	beq.n	8009b4c <__pow5mult+0xa0>
 8009ad0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009ad2:	b97c      	cbnz	r4, 8009af4 <__pow5mult+0x48>
 8009ad4:	2010      	movs	r0, #16
 8009ad6:	f7ff fdbf 	bl	8009658 <malloc>
 8009ada:	4602      	mov	r2, r0
 8009adc:	6270      	str	r0, [r6, #36]	; 0x24
 8009ade:	b928      	cbnz	r0, 8009aec <__pow5mult+0x40>
 8009ae0:	4b1d      	ldr	r3, [pc, #116]	; (8009b58 <__pow5mult+0xac>)
 8009ae2:	481e      	ldr	r0, [pc, #120]	; (8009b5c <__pow5mult+0xb0>)
 8009ae4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009ae8:	f001 fad6 	bl	800b098 <__assert_func>
 8009aec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009af0:	6004      	str	r4, [r0, #0]
 8009af2:	60c4      	str	r4, [r0, #12]
 8009af4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009af8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009afc:	b94c      	cbnz	r4, 8009b12 <__pow5mult+0x66>
 8009afe:	f240 2171 	movw	r1, #625	; 0x271
 8009b02:	4630      	mov	r0, r6
 8009b04:	f7ff ff12 	bl	800992c <__i2b>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b0e:	4604      	mov	r4, r0
 8009b10:	6003      	str	r3, [r0, #0]
 8009b12:	f04f 0900 	mov.w	r9, #0
 8009b16:	07eb      	lsls	r3, r5, #31
 8009b18:	d50a      	bpl.n	8009b30 <__pow5mult+0x84>
 8009b1a:	4639      	mov	r1, r7
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	4630      	mov	r0, r6
 8009b20:	f7ff ff1a 	bl	8009958 <__multiply>
 8009b24:	4639      	mov	r1, r7
 8009b26:	4680      	mov	r8, r0
 8009b28:	4630      	mov	r0, r6
 8009b2a:	f7ff fdfd 	bl	8009728 <_Bfree>
 8009b2e:	4647      	mov	r7, r8
 8009b30:	106d      	asrs	r5, r5, #1
 8009b32:	d00b      	beq.n	8009b4c <__pow5mult+0xa0>
 8009b34:	6820      	ldr	r0, [r4, #0]
 8009b36:	b938      	cbnz	r0, 8009b48 <__pow5mult+0x9c>
 8009b38:	4622      	mov	r2, r4
 8009b3a:	4621      	mov	r1, r4
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f7ff ff0b 	bl	8009958 <__multiply>
 8009b42:	6020      	str	r0, [r4, #0]
 8009b44:	f8c0 9000 	str.w	r9, [r0]
 8009b48:	4604      	mov	r4, r0
 8009b4a:	e7e4      	b.n	8009b16 <__pow5mult+0x6a>
 8009b4c:	4638      	mov	r0, r7
 8009b4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b52:	bf00      	nop
 8009b54:	0800bbe8 	.word	0x0800bbe8
 8009b58:	0800b936 	.word	0x0800b936
 8009b5c:	0800ba98 	.word	0x0800ba98

08009b60 <__lshift>:
 8009b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b64:	460c      	mov	r4, r1
 8009b66:	6849      	ldr	r1, [r1, #4]
 8009b68:	6923      	ldr	r3, [r4, #16]
 8009b6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b6e:	68a3      	ldr	r3, [r4, #8]
 8009b70:	4607      	mov	r7, r0
 8009b72:	4691      	mov	r9, r2
 8009b74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b78:	f108 0601 	add.w	r6, r8, #1
 8009b7c:	42b3      	cmp	r3, r6
 8009b7e:	db0b      	blt.n	8009b98 <__lshift+0x38>
 8009b80:	4638      	mov	r0, r7
 8009b82:	f7ff fd91 	bl	80096a8 <_Balloc>
 8009b86:	4605      	mov	r5, r0
 8009b88:	b948      	cbnz	r0, 8009b9e <__lshift+0x3e>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	4b2a      	ldr	r3, [pc, #168]	; (8009c38 <__lshift+0xd8>)
 8009b8e:	482b      	ldr	r0, [pc, #172]	; (8009c3c <__lshift+0xdc>)
 8009b90:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009b94:	f001 fa80 	bl	800b098 <__assert_func>
 8009b98:	3101      	adds	r1, #1
 8009b9a:	005b      	lsls	r3, r3, #1
 8009b9c:	e7ee      	b.n	8009b7c <__lshift+0x1c>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	f100 0114 	add.w	r1, r0, #20
 8009ba4:	f100 0210 	add.w	r2, r0, #16
 8009ba8:	4618      	mov	r0, r3
 8009baa:	4553      	cmp	r3, sl
 8009bac:	db37      	blt.n	8009c1e <__lshift+0xbe>
 8009bae:	6920      	ldr	r0, [r4, #16]
 8009bb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bb4:	f104 0314 	add.w	r3, r4, #20
 8009bb8:	f019 091f 	ands.w	r9, r9, #31
 8009bbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009bc0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009bc4:	d02f      	beq.n	8009c26 <__lshift+0xc6>
 8009bc6:	f1c9 0e20 	rsb	lr, r9, #32
 8009bca:	468a      	mov	sl, r1
 8009bcc:	f04f 0c00 	mov.w	ip, #0
 8009bd0:	681a      	ldr	r2, [r3, #0]
 8009bd2:	fa02 f209 	lsl.w	r2, r2, r9
 8009bd6:	ea42 020c 	orr.w	r2, r2, ip
 8009bda:	f84a 2b04 	str.w	r2, [sl], #4
 8009bde:	f853 2b04 	ldr.w	r2, [r3], #4
 8009be2:	4298      	cmp	r0, r3
 8009be4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009be8:	d8f2      	bhi.n	8009bd0 <__lshift+0x70>
 8009bea:	1b03      	subs	r3, r0, r4
 8009bec:	3b15      	subs	r3, #21
 8009bee:	f023 0303 	bic.w	r3, r3, #3
 8009bf2:	3304      	adds	r3, #4
 8009bf4:	f104 0215 	add.w	r2, r4, #21
 8009bf8:	4290      	cmp	r0, r2
 8009bfa:	bf38      	it	cc
 8009bfc:	2304      	movcc	r3, #4
 8009bfe:	f841 c003 	str.w	ip, [r1, r3]
 8009c02:	f1bc 0f00 	cmp.w	ip, #0
 8009c06:	d001      	beq.n	8009c0c <__lshift+0xac>
 8009c08:	f108 0602 	add.w	r6, r8, #2
 8009c0c:	3e01      	subs	r6, #1
 8009c0e:	4638      	mov	r0, r7
 8009c10:	612e      	str	r6, [r5, #16]
 8009c12:	4621      	mov	r1, r4
 8009c14:	f7ff fd88 	bl	8009728 <_Bfree>
 8009c18:	4628      	mov	r0, r5
 8009c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c1e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c22:	3301      	adds	r3, #1
 8009c24:	e7c1      	b.n	8009baa <__lshift+0x4a>
 8009c26:	3904      	subs	r1, #4
 8009c28:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c2c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c30:	4298      	cmp	r0, r3
 8009c32:	d8f9      	bhi.n	8009c28 <__lshift+0xc8>
 8009c34:	e7ea      	b.n	8009c0c <__lshift+0xac>
 8009c36:	bf00      	nop
 8009c38:	0800b9a8 	.word	0x0800b9a8
 8009c3c:	0800ba98 	.word	0x0800ba98

08009c40 <__mcmp>:
 8009c40:	b530      	push	{r4, r5, lr}
 8009c42:	6902      	ldr	r2, [r0, #16]
 8009c44:	690c      	ldr	r4, [r1, #16]
 8009c46:	1b12      	subs	r2, r2, r4
 8009c48:	d10e      	bne.n	8009c68 <__mcmp+0x28>
 8009c4a:	f100 0314 	add.w	r3, r0, #20
 8009c4e:	3114      	adds	r1, #20
 8009c50:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009c54:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009c58:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009c5c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009c60:	42a5      	cmp	r5, r4
 8009c62:	d003      	beq.n	8009c6c <__mcmp+0x2c>
 8009c64:	d305      	bcc.n	8009c72 <__mcmp+0x32>
 8009c66:	2201      	movs	r2, #1
 8009c68:	4610      	mov	r0, r2
 8009c6a:	bd30      	pop	{r4, r5, pc}
 8009c6c:	4283      	cmp	r3, r0
 8009c6e:	d3f3      	bcc.n	8009c58 <__mcmp+0x18>
 8009c70:	e7fa      	b.n	8009c68 <__mcmp+0x28>
 8009c72:	f04f 32ff 	mov.w	r2, #4294967295
 8009c76:	e7f7      	b.n	8009c68 <__mcmp+0x28>

08009c78 <__mdiff>:
 8009c78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c7c:	460c      	mov	r4, r1
 8009c7e:	4606      	mov	r6, r0
 8009c80:	4611      	mov	r1, r2
 8009c82:	4620      	mov	r0, r4
 8009c84:	4690      	mov	r8, r2
 8009c86:	f7ff ffdb 	bl	8009c40 <__mcmp>
 8009c8a:	1e05      	subs	r5, r0, #0
 8009c8c:	d110      	bne.n	8009cb0 <__mdiff+0x38>
 8009c8e:	4629      	mov	r1, r5
 8009c90:	4630      	mov	r0, r6
 8009c92:	f7ff fd09 	bl	80096a8 <_Balloc>
 8009c96:	b930      	cbnz	r0, 8009ca6 <__mdiff+0x2e>
 8009c98:	4b3a      	ldr	r3, [pc, #232]	; (8009d84 <__mdiff+0x10c>)
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	f240 2132 	movw	r1, #562	; 0x232
 8009ca0:	4839      	ldr	r0, [pc, #228]	; (8009d88 <__mdiff+0x110>)
 8009ca2:	f001 f9f9 	bl	800b098 <__assert_func>
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009cac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cb0:	bfa4      	itt	ge
 8009cb2:	4643      	movge	r3, r8
 8009cb4:	46a0      	movge	r8, r4
 8009cb6:	4630      	mov	r0, r6
 8009cb8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009cbc:	bfa6      	itte	ge
 8009cbe:	461c      	movge	r4, r3
 8009cc0:	2500      	movge	r5, #0
 8009cc2:	2501      	movlt	r5, #1
 8009cc4:	f7ff fcf0 	bl	80096a8 <_Balloc>
 8009cc8:	b920      	cbnz	r0, 8009cd4 <__mdiff+0x5c>
 8009cca:	4b2e      	ldr	r3, [pc, #184]	; (8009d84 <__mdiff+0x10c>)
 8009ccc:	4602      	mov	r2, r0
 8009cce:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009cd2:	e7e5      	b.n	8009ca0 <__mdiff+0x28>
 8009cd4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009cd8:	6926      	ldr	r6, [r4, #16]
 8009cda:	60c5      	str	r5, [r0, #12]
 8009cdc:	f104 0914 	add.w	r9, r4, #20
 8009ce0:	f108 0514 	add.w	r5, r8, #20
 8009ce4:	f100 0e14 	add.w	lr, r0, #20
 8009ce8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009cec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009cf0:	f108 0210 	add.w	r2, r8, #16
 8009cf4:	46f2      	mov	sl, lr
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	f859 3b04 	ldr.w	r3, [r9], #4
 8009cfc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009d00:	fa1f f883 	uxth.w	r8, r3
 8009d04:	fa11 f18b 	uxtah	r1, r1, fp
 8009d08:	0c1b      	lsrs	r3, r3, #16
 8009d0a:	eba1 0808 	sub.w	r8, r1, r8
 8009d0e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d12:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009d16:	fa1f f888 	uxth.w	r8, r8
 8009d1a:	1419      	asrs	r1, r3, #16
 8009d1c:	454e      	cmp	r6, r9
 8009d1e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009d22:	f84a 3b04 	str.w	r3, [sl], #4
 8009d26:	d8e7      	bhi.n	8009cf8 <__mdiff+0x80>
 8009d28:	1b33      	subs	r3, r6, r4
 8009d2a:	3b15      	subs	r3, #21
 8009d2c:	f023 0303 	bic.w	r3, r3, #3
 8009d30:	3304      	adds	r3, #4
 8009d32:	3415      	adds	r4, #21
 8009d34:	42a6      	cmp	r6, r4
 8009d36:	bf38      	it	cc
 8009d38:	2304      	movcc	r3, #4
 8009d3a:	441d      	add	r5, r3
 8009d3c:	4473      	add	r3, lr
 8009d3e:	469e      	mov	lr, r3
 8009d40:	462e      	mov	r6, r5
 8009d42:	4566      	cmp	r6, ip
 8009d44:	d30e      	bcc.n	8009d64 <__mdiff+0xec>
 8009d46:	f10c 0203 	add.w	r2, ip, #3
 8009d4a:	1b52      	subs	r2, r2, r5
 8009d4c:	f022 0203 	bic.w	r2, r2, #3
 8009d50:	3d03      	subs	r5, #3
 8009d52:	45ac      	cmp	ip, r5
 8009d54:	bf38      	it	cc
 8009d56:	2200      	movcc	r2, #0
 8009d58:	441a      	add	r2, r3
 8009d5a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009d5e:	b17b      	cbz	r3, 8009d80 <__mdiff+0x108>
 8009d60:	6107      	str	r7, [r0, #16]
 8009d62:	e7a3      	b.n	8009cac <__mdiff+0x34>
 8009d64:	f856 8b04 	ldr.w	r8, [r6], #4
 8009d68:	fa11 f288 	uxtah	r2, r1, r8
 8009d6c:	1414      	asrs	r4, r2, #16
 8009d6e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009d72:	b292      	uxth	r2, r2
 8009d74:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009d78:	f84e 2b04 	str.w	r2, [lr], #4
 8009d7c:	1421      	asrs	r1, r4, #16
 8009d7e:	e7e0      	b.n	8009d42 <__mdiff+0xca>
 8009d80:	3f01      	subs	r7, #1
 8009d82:	e7ea      	b.n	8009d5a <__mdiff+0xe2>
 8009d84:	0800b9a8 	.word	0x0800b9a8
 8009d88:	0800ba98 	.word	0x0800ba98

08009d8c <__ulp>:
 8009d8c:	b082      	sub	sp, #8
 8009d8e:	ed8d 0b00 	vstr	d0, [sp]
 8009d92:	9b01      	ldr	r3, [sp, #4]
 8009d94:	4912      	ldr	r1, [pc, #72]	; (8009de0 <__ulp+0x54>)
 8009d96:	4019      	ands	r1, r3
 8009d98:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009d9c:	2900      	cmp	r1, #0
 8009d9e:	dd05      	ble.n	8009dac <__ulp+0x20>
 8009da0:	2200      	movs	r2, #0
 8009da2:	460b      	mov	r3, r1
 8009da4:	ec43 2b10 	vmov	d0, r2, r3
 8009da8:	b002      	add	sp, #8
 8009daa:	4770      	bx	lr
 8009dac:	4249      	negs	r1, r1
 8009dae:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009db2:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009db6:	f04f 0200 	mov.w	r2, #0
 8009dba:	f04f 0300 	mov.w	r3, #0
 8009dbe:	da04      	bge.n	8009dca <__ulp+0x3e>
 8009dc0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009dc4:	fa41 f300 	asr.w	r3, r1, r0
 8009dc8:	e7ec      	b.n	8009da4 <__ulp+0x18>
 8009dca:	f1a0 0114 	sub.w	r1, r0, #20
 8009dce:	291e      	cmp	r1, #30
 8009dd0:	bfda      	itte	le
 8009dd2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009dd6:	fa20 f101 	lsrle.w	r1, r0, r1
 8009dda:	2101      	movgt	r1, #1
 8009ddc:	460a      	mov	r2, r1
 8009dde:	e7e1      	b.n	8009da4 <__ulp+0x18>
 8009de0:	7ff00000 	.word	0x7ff00000

08009de4 <__b2d>:
 8009de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009de6:	6905      	ldr	r5, [r0, #16]
 8009de8:	f100 0714 	add.w	r7, r0, #20
 8009dec:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009df0:	1f2e      	subs	r6, r5, #4
 8009df2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009df6:	4620      	mov	r0, r4
 8009df8:	f7ff fd48 	bl	800988c <__hi0bits>
 8009dfc:	f1c0 0320 	rsb	r3, r0, #32
 8009e00:	280a      	cmp	r0, #10
 8009e02:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009e80 <__b2d+0x9c>
 8009e06:	600b      	str	r3, [r1, #0]
 8009e08:	dc14      	bgt.n	8009e34 <__b2d+0x50>
 8009e0a:	f1c0 0e0b 	rsb	lr, r0, #11
 8009e0e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009e12:	42b7      	cmp	r7, r6
 8009e14:	ea41 030c 	orr.w	r3, r1, ip
 8009e18:	bf34      	ite	cc
 8009e1a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e1e:	2100      	movcs	r1, #0
 8009e20:	3015      	adds	r0, #21
 8009e22:	fa04 f000 	lsl.w	r0, r4, r0
 8009e26:	fa21 f10e 	lsr.w	r1, r1, lr
 8009e2a:	ea40 0201 	orr.w	r2, r0, r1
 8009e2e:	ec43 2b10 	vmov	d0, r2, r3
 8009e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e34:	42b7      	cmp	r7, r6
 8009e36:	bf3a      	itte	cc
 8009e38:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e3c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009e40:	2100      	movcs	r1, #0
 8009e42:	380b      	subs	r0, #11
 8009e44:	d017      	beq.n	8009e76 <__b2d+0x92>
 8009e46:	f1c0 0c20 	rsb	ip, r0, #32
 8009e4a:	fa04 f500 	lsl.w	r5, r4, r0
 8009e4e:	42be      	cmp	r6, r7
 8009e50:	fa21 f40c 	lsr.w	r4, r1, ip
 8009e54:	ea45 0504 	orr.w	r5, r5, r4
 8009e58:	bf8c      	ite	hi
 8009e5a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009e5e:	2400      	movls	r4, #0
 8009e60:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009e64:	fa01 f000 	lsl.w	r0, r1, r0
 8009e68:	fa24 f40c 	lsr.w	r4, r4, ip
 8009e6c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009e70:	ea40 0204 	orr.w	r2, r0, r4
 8009e74:	e7db      	b.n	8009e2e <__b2d+0x4a>
 8009e76:	ea44 030c 	orr.w	r3, r4, ip
 8009e7a:	460a      	mov	r2, r1
 8009e7c:	e7d7      	b.n	8009e2e <__b2d+0x4a>
 8009e7e:	bf00      	nop
 8009e80:	3ff00000 	.word	0x3ff00000

08009e84 <__d2b>:
 8009e84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e88:	4689      	mov	r9, r1
 8009e8a:	2101      	movs	r1, #1
 8009e8c:	ec57 6b10 	vmov	r6, r7, d0
 8009e90:	4690      	mov	r8, r2
 8009e92:	f7ff fc09 	bl	80096a8 <_Balloc>
 8009e96:	4604      	mov	r4, r0
 8009e98:	b930      	cbnz	r0, 8009ea8 <__d2b+0x24>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	4b25      	ldr	r3, [pc, #148]	; (8009f34 <__d2b+0xb0>)
 8009e9e:	4826      	ldr	r0, [pc, #152]	; (8009f38 <__d2b+0xb4>)
 8009ea0:	f240 310a 	movw	r1, #778	; 0x30a
 8009ea4:	f001 f8f8 	bl	800b098 <__assert_func>
 8009ea8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009eac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009eb0:	bb35      	cbnz	r5, 8009f00 <__d2b+0x7c>
 8009eb2:	2e00      	cmp	r6, #0
 8009eb4:	9301      	str	r3, [sp, #4]
 8009eb6:	d028      	beq.n	8009f0a <__d2b+0x86>
 8009eb8:	4668      	mov	r0, sp
 8009eba:	9600      	str	r6, [sp, #0]
 8009ebc:	f7ff fd06 	bl	80098cc <__lo0bits>
 8009ec0:	9900      	ldr	r1, [sp, #0]
 8009ec2:	b300      	cbz	r0, 8009f06 <__d2b+0x82>
 8009ec4:	9a01      	ldr	r2, [sp, #4]
 8009ec6:	f1c0 0320 	rsb	r3, r0, #32
 8009eca:	fa02 f303 	lsl.w	r3, r2, r3
 8009ece:	430b      	orrs	r3, r1
 8009ed0:	40c2      	lsrs	r2, r0
 8009ed2:	6163      	str	r3, [r4, #20]
 8009ed4:	9201      	str	r2, [sp, #4]
 8009ed6:	9b01      	ldr	r3, [sp, #4]
 8009ed8:	61a3      	str	r3, [r4, #24]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	bf14      	ite	ne
 8009ede:	2202      	movne	r2, #2
 8009ee0:	2201      	moveq	r2, #1
 8009ee2:	6122      	str	r2, [r4, #16]
 8009ee4:	b1d5      	cbz	r5, 8009f1c <__d2b+0x98>
 8009ee6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009eea:	4405      	add	r5, r0
 8009eec:	f8c9 5000 	str.w	r5, [r9]
 8009ef0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ef4:	f8c8 0000 	str.w	r0, [r8]
 8009ef8:	4620      	mov	r0, r4
 8009efa:	b003      	add	sp, #12
 8009efc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f04:	e7d5      	b.n	8009eb2 <__d2b+0x2e>
 8009f06:	6161      	str	r1, [r4, #20]
 8009f08:	e7e5      	b.n	8009ed6 <__d2b+0x52>
 8009f0a:	a801      	add	r0, sp, #4
 8009f0c:	f7ff fcde 	bl	80098cc <__lo0bits>
 8009f10:	9b01      	ldr	r3, [sp, #4]
 8009f12:	6163      	str	r3, [r4, #20]
 8009f14:	2201      	movs	r2, #1
 8009f16:	6122      	str	r2, [r4, #16]
 8009f18:	3020      	adds	r0, #32
 8009f1a:	e7e3      	b.n	8009ee4 <__d2b+0x60>
 8009f1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f20:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f24:	f8c9 0000 	str.w	r0, [r9]
 8009f28:	6918      	ldr	r0, [r3, #16]
 8009f2a:	f7ff fcaf 	bl	800988c <__hi0bits>
 8009f2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f32:	e7df      	b.n	8009ef4 <__d2b+0x70>
 8009f34:	0800b9a8 	.word	0x0800b9a8
 8009f38:	0800ba98 	.word	0x0800ba98

08009f3c <__ratio>:
 8009f3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f40:	4688      	mov	r8, r1
 8009f42:	4669      	mov	r1, sp
 8009f44:	4681      	mov	r9, r0
 8009f46:	f7ff ff4d 	bl	8009de4 <__b2d>
 8009f4a:	a901      	add	r1, sp, #4
 8009f4c:	4640      	mov	r0, r8
 8009f4e:	ec55 4b10 	vmov	r4, r5, d0
 8009f52:	f7ff ff47 	bl	8009de4 <__b2d>
 8009f56:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f5a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f5e:	eba3 0c02 	sub.w	ip, r3, r2
 8009f62:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f66:	1a9b      	subs	r3, r3, r2
 8009f68:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f6c:	ec51 0b10 	vmov	r0, r1, d0
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	bfd6      	itet	le
 8009f74:	460a      	movle	r2, r1
 8009f76:	462a      	movgt	r2, r5
 8009f78:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f7c:	468b      	mov	fp, r1
 8009f7e:	462f      	mov	r7, r5
 8009f80:	bfd4      	ite	le
 8009f82:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009f86:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	ee10 2a10 	vmov	r2, s0
 8009f90:	465b      	mov	r3, fp
 8009f92:	4639      	mov	r1, r7
 8009f94:	f7f6 fc5a 	bl	800084c <__aeabi_ddiv>
 8009f98:	ec41 0b10 	vmov	d0, r0, r1
 8009f9c:	b003      	add	sp, #12
 8009f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fa2 <__copybits>:
 8009fa2:	3901      	subs	r1, #1
 8009fa4:	b570      	push	{r4, r5, r6, lr}
 8009fa6:	1149      	asrs	r1, r1, #5
 8009fa8:	6914      	ldr	r4, [r2, #16]
 8009faa:	3101      	adds	r1, #1
 8009fac:	f102 0314 	add.w	r3, r2, #20
 8009fb0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009fb4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009fb8:	1f05      	subs	r5, r0, #4
 8009fba:	42a3      	cmp	r3, r4
 8009fbc:	d30c      	bcc.n	8009fd8 <__copybits+0x36>
 8009fbe:	1aa3      	subs	r3, r4, r2
 8009fc0:	3b11      	subs	r3, #17
 8009fc2:	f023 0303 	bic.w	r3, r3, #3
 8009fc6:	3211      	adds	r2, #17
 8009fc8:	42a2      	cmp	r2, r4
 8009fca:	bf88      	it	hi
 8009fcc:	2300      	movhi	r3, #0
 8009fce:	4418      	add	r0, r3
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	4288      	cmp	r0, r1
 8009fd4:	d305      	bcc.n	8009fe2 <__copybits+0x40>
 8009fd6:	bd70      	pop	{r4, r5, r6, pc}
 8009fd8:	f853 6b04 	ldr.w	r6, [r3], #4
 8009fdc:	f845 6f04 	str.w	r6, [r5, #4]!
 8009fe0:	e7eb      	b.n	8009fba <__copybits+0x18>
 8009fe2:	f840 3b04 	str.w	r3, [r0], #4
 8009fe6:	e7f4      	b.n	8009fd2 <__copybits+0x30>

08009fe8 <__any_on>:
 8009fe8:	f100 0214 	add.w	r2, r0, #20
 8009fec:	6900      	ldr	r0, [r0, #16]
 8009fee:	114b      	asrs	r3, r1, #5
 8009ff0:	4298      	cmp	r0, r3
 8009ff2:	b510      	push	{r4, lr}
 8009ff4:	db11      	blt.n	800a01a <__any_on+0x32>
 8009ff6:	dd0a      	ble.n	800a00e <__any_on+0x26>
 8009ff8:	f011 011f 	ands.w	r1, r1, #31
 8009ffc:	d007      	beq.n	800a00e <__any_on+0x26>
 8009ffe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a002:	fa24 f001 	lsr.w	r0, r4, r1
 800a006:	fa00 f101 	lsl.w	r1, r0, r1
 800a00a:	428c      	cmp	r4, r1
 800a00c:	d10b      	bne.n	800a026 <__any_on+0x3e>
 800a00e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a012:	4293      	cmp	r3, r2
 800a014:	d803      	bhi.n	800a01e <__any_on+0x36>
 800a016:	2000      	movs	r0, #0
 800a018:	bd10      	pop	{r4, pc}
 800a01a:	4603      	mov	r3, r0
 800a01c:	e7f7      	b.n	800a00e <__any_on+0x26>
 800a01e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a022:	2900      	cmp	r1, #0
 800a024:	d0f5      	beq.n	800a012 <__any_on+0x2a>
 800a026:	2001      	movs	r0, #1
 800a028:	e7f6      	b.n	800a018 <__any_on+0x30>

0800a02a <_calloc_r>:
 800a02a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a02c:	fba1 2402 	umull	r2, r4, r1, r2
 800a030:	b94c      	cbnz	r4, 800a046 <_calloc_r+0x1c>
 800a032:	4611      	mov	r1, r2
 800a034:	9201      	str	r2, [sp, #4]
 800a036:	f000 f87b 	bl	800a130 <_malloc_r>
 800a03a:	9a01      	ldr	r2, [sp, #4]
 800a03c:	4605      	mov	r5, r0
 800a03e:	b930      	cbnz	r0, 800a04e <_calloc_r+0x24>
 800a040:	4628      	mov	r0, r5
 800a042:	b003      	add	sp, #12
 800a044:	bd30      	pop	{r4, r5, pc}
 800a046:	220c      	movs	r2, #12
 800a048:	6002      	str	r2, [r0, #0]
 800a04a:	2500      	movs	r5, #0
 800a04c:	e7f8      	b.n	800a040 <_calloc_r+0x16>
 800a04e:	4621      	mov	r1, r4
 800a050:	f7fb ff76 	bl	8005f40 <memset>
 800a054:	e7f4      	b.n	800a040 <_calloc_r+0x16>
	...

0800a058 <_free_r>:
 800a058:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a05a:	2900      	cmp	r1, #0
 800a05c:	d044      	beq.n	800a0e8 <_free_r+0x90>
 800a05e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a062:	9001      	str	r0, [sp, #4]
 800a064:	2b00      	cmp	r3, #0
 800a066:	f1a1 0404 	sub.w	r4, r1, #4
 800a06a:	bfb8      	it	lt
 800a06c:	18e4      	addlt	r4, r4, r3
 800a06e:	f001 f87f 	bl	800b170 <__malloc_lock>
 800a072:	4a1e      	ldr	r2, [pc, #120]	; (800a0ec <_free_r+0x94>)
 800a074:	9801      	ldr	r0, [sp, #4]
 800a076:	6813      	ldr	r3, [r2, #0]
 800a078:	b933      	cbnz	r3, 800a088 <_free_r+0x30>
 800a07a:	6063      	str	r3, [r4, #4]
 800a07c:	6014      	str	r4, [r2, #0]
 800a07e:	b003      	add	sp, #12
 800a080:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a084:	f001 b87a 	b.w	800b17c <__malloc_unlock>
 800a088:	42a3      	cmp	r3, r4
 800a08a:	d908      	bls.n	800a09e <_free_r+0x46>
 800a08c:	6825      	ldr	r5, [r4, #0]
 800a08e:	1961      	adds	r1, r4, r5
 800a090:	428b      	cmp	r3, r1
 800a092:	bf01      	itttt	eq
 800a094:	6819      	ldreq	r1, [r3, #0]
 800a096:	685b      	ldreq	r3, [r3, #4]
 800a098:	1949      	addeq	r1, r1, r5
 800a09a:	6021      	streq	r1, [r4, #0]
 800a09c:	e7ed      	b.n	800a07a <_free_r+0x22>
 800a09e:	461a      	mov	r2, r3
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	b10b      	cbz	r3, 800a0a8 <_free_r+0x50>
 800a0a4:	42a3      	cmp	r3, r4
 800a0a6:	d9fa      	bls.n	800a09e <_free_r+0x46>
 800a0a8:	6811      	ldr	r1, [r2, #0]
 800a0aa:	1855      	adds	r5, r2, r1
 800a0ac:	42a5      	cmp	r5, r4
 800a0ae:	d10b      	bne.n	800a0c8 <_free_r+0x70>
 800a0b0:	6824      	ldr	r4, [r4, #0]
 800a0b2:	4421      	add	r1, r4
 800a0b4:	1854      	adds	r4, r2, r1
 800a0b6:	42a3      	cmp	r3, r4
 800a0b8:	6011      	str	r1, [r2, #0]
 800a0ba:	d1e0      	bne.n	800a07e <_free_r+0x26>
 800a0bc:	681c      	ldr	r4, [r3, #0]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	6053      	str	r3, [r2, #4]
 800a0c2:	4421      	add	r1, r4
 800a0c4:	6011      	str	r1, [r2, #0]
 800a0c6:	e7da      	b.n	800a07e <_free_r+0x26>
 800a0c8:	d902      	bls.n	800a0d0 <_free_r+0x78>
 800a0ca:	230c      	movs	r3, #12
 800a0cc:	6003      	str	r3, [r0, #0]
 800a0ce:	e7d6      	b.n	800a07e <_free_r+0x26>
 800a0d0:	6825      	ldr	r5, [r4, #0]
 800a0d2:	1961      	adds	r1, r4, r5
 800a0d4:	428b      	cmp	r3, r1
 800a0d6:	bf04      	itt	eq
 800a0d8:	6819      	ldreq	r1, [r3, #0]
 800a0da:	685b      	ldreq	r3, [r3, #4]
 800a0dc:	6063      	str	r3, [r4, #4]
 800a0de:	bf04      	itt	eq
 800a0e0:	1949      	addeq	r1, r1, r5
 800a0e2:	6021      	streq	r1, [r4, #0]
 800a0e4:	6054      	str	r4, [r2, #4]
 800a0e6:	e7ca      	b.n	800a07e <_free_r+0x26>
 800a0e8:	b003      	add	sp, #12
 800a0ea:	bd30      	pop	{r4, r5, pc}
 800a0ec:	200008e4 	.word	0x200008e4

0800a0f0 <sbrk_aligned>:
 800a0f0:	b570      	push	{r4, r5, r6, lr}
 800a0f2:	4e0e      	ldr	r6, [pc, #56]	; (800a12c <sbrk_aligned+0x3c>)
 800a0f4:	460c      	mov	r4, r1
 800a0f6:	6831      	ldr	r1, [r6, #0]
 800a0f8:	4605      	mov	r5, r0
 800a0fa:	b911      	cbnz	r1, 800a102 <sbrk_aligned+0x12>
 800a0fc:	f000 fec8 	bl	800ae90 <_sbrk_r>
 800a100:	6030      	str	r0, [r6, #0]
 800a102:	4621      	mov	r1, r4
 800a104:	4628      	mov	r0, r5
 800a106:	f000 fec3 	bl	800ae90 <_sbrk_r>
 800a10a:	1c43      	adds	r3, r0, #1
 800a10c:	d00a      	beq.n	800a124 <sbrk_aligned+0x34>
 800a10e:	1cc4      	adds	r4, r0, #3
 800a110:	f024 0403 	bic.w	r4, r4, #3
 800a114:	42a0      	cmp	r0, r4
 800a116:	d007      	beq.n	800a128 <sbrk_aligned+0x38>
 800a118:	1a21      	subs	r1, r4, r0
 800a11a:	4628      	mov	r0, r5
 800a11c:	f000 feb8 	bl	800ae90 <_sbrk_r>
 800a120:	3001      	adds	r0, #1
 800a122:	d101      	bne.n	800a128 <sbrk_aligned+0x38>
 800a124:	f04f 34ff 	mov.w	r4, #4294967295
 800a128:	4620      	mov	r0, r4
 800a12a:	bd70      	pop	{r4, r5, r6, pc}
 800a12c:	200008e8 	.word	0x200008e8

0800a130 <_malloc_r>:
 800a130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a134:	1ccd      	adds	r5, r1, #3
 800a136:	f025 0503 	bic.w	r5, r5, #3
 800a13a:	3508      	adds	r5, #8
 800a13c:	2d0c      	cmp	r5, #12
 800a13e:	bf38      	it	cc
 800a140:	250c      	movcc	r5, #12
 800a142:	2d00      	cmp	r5, #0
 800a144:	4607      	mov	r7, r0
 800a146:	db01      	blt.n	800a14c <_malloc_r+0x1c>
 800a148:	42a9      	cmp	r1, r5
 800a14a:	d905      	bls.n	800a158 <_malloc_r+0x28>
 800a14c:	230c      	movs	r3, #12
 800a14e:	603b      	str	r3, [r7, #0]
 800a150:	2600      	movs	r6, #0
 800a152:	4630      	mov	r0, r6
 800a154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a158:	4e2e      	ldr	r6, [pc, #184]	; (800a214 <_malloc_r+0xe4>)
 800a15a:	f001 f809 	bl	800b170 <__malloc_lock>
 800a15e:	6833      	ldr	r3, [r6, #0]
 800a160:	461c      	mov	r4, r3
 800a162:	bb34      	cbnz	r4, 800a1b2 <_malloc_r+0x82>
 800a164:	4629      	mov	r1, r5
 800a166:	4638      	mov	r0, r7
 800a168:	f7ff ffc2 	bl	800a0f0 <sbrk_aligned>
 800a16c:	1c43      	adds	r3, r0, #1
 800a16e:	4604      	mov	r4, r0
 800a170:	d14d      	bne.n	800a20e <_malloc_r+0xde>
 800a172:	6834      	ldr	r4, [r6, #0]
 800a174:	4626      	mov	r6, r4
 800a176:	2e00      	cmp	r6, #0
 800a178:	d140      	bne.n	800a1fc <_malloc_r+0xcc>
 800a17a:	6823      	ldr	r3, [r4, #0]
 800a17c:	4631      	mov	r1, r6
 800a17e:	4638      	mov	r0, r7
 800a180:	eb04 0803 	add.w	r8, r4, r3
 800a184:	f000 fe84 	bl	800ae90 <_sbrk_r>
 800a188:	4580      	cmp	r8, r0
 800a18a:	d13a      	bne.n	800a202 <_malloc_r+0xd2>
 800a18c:	6821      	ldr	r1, [r4, #0]
 800a18e:	3503      	adds	r5, #3
 800a190:	1a6d      	subs	r5, r5, r1
 800a192:	f025 0503 	bic.w	r5, r5, #3
 800a196:	3508      	adds	r5, #8
 800a198:	2d0c      	cmp	r5, #12
 800a19a:	bf38      	it	cc
 800a19c:	250c      	movcc	r5, #12
 800a19e:	4629      	mov	r1, r5
 800a1a0:	4638      	mov	r0, r7
 800a1a2:	f7ff ffa5 	bl	800a0f0 <sbrk_aligned>
 800a1a6:	3001      	adds	r0, #1
 800a1a8:	d02b      	beq.n	800a202 <_malloc_r+0xd2>
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	442b      	add	r3, r5
 800a1ae:	6023      	str	r3, [r4, #0]
 800a1b0:	e00e      	b.n	800a1d0 <_malloc_r+0xa0>
 800a1b2:	6822      	ldr	r2, [r4, #0]
 800a1b4:	1b52      	subs	r2, r2, r5
 800a1b6:	d41e      	bmi.n	800a1f6 <_malloc_r+0xc6>
 800a1b8:	2a0b      	cmp	r2, #11
 800a1ba:	d916      	bls.n	800a1ea <_malloc_r+0xba>
 800a1bc:	1961      	adds	r1, r4, r5
 800a1be:	42a3      	cmp	r3, r4
 800a1c0:	6025      	str	r5, [r4, #0]
 800a1c2:	bf18      	it	ne
 800a1c4:	6059      	strne	r1, [r3, #4]
 800a1c6:	6863      	ldr	r3, [r4, #4]
 800a1c8:	bf08      	it	eq
 800a1ca:	6031      	streq	r1, [r6, #0]
 800a1cc:	5162      	str	r2, [r4, r5]
 800a1ce:	604b      	str	r3, [r1, #4]
 800a1d0:	4638      	mov	r0, r7
 800a1d2:	f104 060b 	add.w	r6, r4, #11
 800a1d6:	f000 ffd1 	bl	800b17c <__malloc_unlock>
 800a1da:	f026 0607 	bic.w	r6, r6, #7
 800a1de:	1d23      	adds	r3, r4, #4
 800a1e0:	1af2      	subs	r2, r6, r3
 800a1e2:	d0b6      	beq.n	800a152 <_malloc_r+0x22>
 800a1e4:	1b9b      	subs	r3, r3, r6
 800a1e6:	50a3      	str	r3, [r4, r2]
 800a1e8:	e7b3      	b.n	800a152 <_malloc_r+0x22>
 800a1ea:	6862      	ldr	r2, [r4, #4]
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	bf0c      	ite	eq
 800a1f0:	6032      	streq	r2, [r6, #0]
 800a1f2:	605a      	strne	r2, [r3, #4]
 800a1f4:	e7ec      	b.n	800a1d0 <_malloc_r+0xa0>
 800a1f6:	4623      	mov	r3, r4
 800a1f8:	6864      	ldr	r4, [r4, #4]
 800a1fa:	e7b2      	b.n	800a162 <_malloc_r+0x32>
 800a1fc:	4634      	mov	r4, r6
 800a1fe:	6876      	ldr	r6, [r6, #4]
 800a200:	e7b9      	b.n	800a176 <_malloc_r+0x46>
 800a202:	230c      	movs	r3, #12
 800a204:	603b      	str	r3, [r7, #0]
 800a206:	4638      	mov	r0, r7
 800a208:	f000 ffb8 	bl	800b17c <__malloc_unlock>
 800a20c:	e7a1      	b.n	800a152 <_malloc_r+0x22>
 800a20e:	6025      	str	r5, [r4, #0]
 800a210:	e7de      	b.n	800a1d0 <_malloc_r+0xa0>
 800a212:	bf00      	nop
 800a214:	200008e4 	.word	0x200008e4

0800a218 <__ssputs_r>:
 800a218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a21c:	688e      	ldr	r6, [r1, #8]
 800a21e:	429e      	cmp	r6, r3
 800a220:	4682      	mov	sl, r0
 800a222:	460c      	mov	r4, r1
 800a224:	4690      	mov	r8, r2
 800a226:	461f      	mov	r7, r3
 800a228:	d838      	bhi.n	800a29c <__ssputs_r+0x84>
 800a22a:	898a      	ldrh	r2, [r1, #12]
 800a22c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a230:	d032      	beq.n	800a298 <__ssputs_r+0x80>
 800a232:	6825      	ldr	r5, [r4, #0]
 800a234:	6909      	ldr	r1, [r1, #16]
 800a236:	eba5 0901 	sub.w	r9, r5, r1
 800a23a:	6965      	ldr	r5, [r4, #20]
 800a23c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a240:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a244:	3301      	adds	r3, #1
 800a246:	444b      	add	r3, r9
 800a248:	106d      	asrs	r5, r5, #1
 800a24a:	429d      	cmp	r5, r3
 800a24c:	bf38      	it	cc
 800a24e:	461d      	movcc	r5, r3
 800a250:	0553      	lsls	r3, r2, #21
 800a252:	d531      	bpl.n	800a2b8 <__ssputs_r+0xa0>
 800a254:	4629      	mov	r1, r5
 800a256:	f7ff ff6b 	bl	800a130 <_malloc_r>
 800a25a:	4606      	mov	r6, r0
 800a25c:	b950      	cbnz	r0, 800a274 <__ssputs_r+0x5c>
 800a25e:	230c      	movs	r3, #12
 800a260:	f8ca 3000 	str.w	r3, [sl]
 800a264:	89a3      	ldrh	r3, [r4, #12]
 800a266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a26a:	81a3      	strh	r3, [r4, #12]
 800a26c:	f04f 30ff 	mov.w	r0, #4294967295
 800a270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a274:	6921      	ldr	r1, [r4, #16]
 800a276:	464a      	mov	r2, r9
 800a278:	f7ff fa08 	bl	800968c <memcpy>
 800a27c:	89a3      	ldrh	r3, [r4, #12]
 800a27e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a282:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a286:	81a3      	strh	r3, [r4, #12]
 800a288:	6126      	str	r6, [r4, #16]
 800a28a:	6165      	str	r5, [r4, #20]
 800a28c:	444e      	add	r6, r9
 800a28e:	eba5 0509 	sub.w	r5, r5, r9
 800a292:	6026      	str	r6, [r4, #0]
 800a294:	60a5      	str	r5, [r4, #8]
 800a296:	463e      	mov	r6, r7
 800a298:	42be      	cmp	r6, r7
 800a29a:	d900      	bls.n	800a29e <__ssputs_r+0x86>
 800a29c:	463e      	mov	r6, r7
 800a29e:	6820      	ldr	r0, [r4, #0]
 800a2a0:	4632      	mov	r2, r6
 800a2a2:	4641      	mov	r1, r8
 800a2a4:	f000 ff4a 	bl	800b13c <memmove>
 800a2a8:	68a3      	ldr	r3, [r4, #8]
 800a2aa:	1b9b      	subs	r3, r3, r6
 800a2ac:	60a3      	str	r3, [r4, #8]
 800a2ae:	6823      	ldr	r3, [r4, #0]
 800a2b0:	4433      	add	r3, r6
 800a2b2:	6023      	str	r3, [r4, #0]
 800a2b4:	2000      	movs	r0, #0
 800a2b6:	e7db      	b.n	800a270 <__ssputs_r+0x58>
 800a2b8:	462a      	mov	r2, r5
 800a2ba:	f000 ff65 	bl	800b188 <_realloc_r>
 800a2be:	4606      	mov	r6, r0
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	d1e1      	bne.n	800a288 <__ssputs_r+0x70>
 800a2c4:	6921      	ldr	r1, [r4, #16]
 800a2c6:	4650      	mov	r0, sl
 800a2c8:	f7ff fec6 	bl	800a058 <_free_r>
 800a2cc:	e7c7      	b.n	800a25e <__ssputs_r+0x46>
	...

0800a2d0 <_svfiprintf_r>:
 800a2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2d4:	4698      	mov	r8, r3
 800a2d6:	898b      	ldrh	r3, [r1, #12]
 800a2d8:	061b      	lsls	r3, r3, #24
 800a2da:	b09d      	sub	sp, #116	; 0x74
 800a2dc:	4607      	mov	r7, r0
 800a2de:	460d      	mov	r5, r1
 800a2e0:	4614      	mov	r4, r2
 800a2e2:	d50e      	bpl.n	800a302 <_svfiprintf_r+0x32>
 800a2e4:	690b      	ldr	r3, [r1, #16]
 800a2e6:	b963      	cbnz	r3, 800a302 <_svfiprintf_r+0x32>
 800a2e8:	2140      	movs	r1, #64	; 0x40
 800a2ea:	f7ff ff21 	bl	800a130 <_malloc_r>
 800a2ee:	6028      	str	r0, [r5, #0]
 800a2f0:	6128      	str	r0, [r5, #16]
 800a2f2:	b920      	cbnz	r0, 800a2fe <_svfiprintf_r+0x2e>
 800a2f4:	230c      	movs	r3, #12
 800a2f6:	603b      	str	r3, [r7, #0]
 800a2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2fc:	e0d1      	b.n	800a4a2 <_svfiprintf_r+0x1d2>
 800a2fe:	2340      	movs	r3, #64	; 0x40
 800a300:	616b      	str	r3, [r5, #20]
 800a302:	2300      	movs	r3, #0
 800a304:	9309      	str	r3, [sp, #36]	; 0x24
 800a306:	2320      	movs	r3, #32
 800a308:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a30c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a310:	2330      	movs	r3, #48	; 0x30
 800a312:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a4bc <_svfiprintf_r+0x1ec>
 800a316:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a31a:	f04f 0901 	mov.w	r9, #1
 800a31e:	4623      	mov	r3, r4
 800a320:	469a      	mov	sl, r3
 800a322:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a326:	b10a      	cbz	r2, 800a32c <_svfiprintf_r+0x5c>
 800a328:	2a25      	cmp	r2, #37	; 0x25
 800a32a:	d1f9      	bne.n	800a320 <_svfiprintf_r+0x50>
 800a32c:	ebba 0b04 	subs.w	fp, sl, r4
 800a330:	d00b      	beq.n	800a34a <_svfiprintf_r+0x7a>
 800a332:	465b      	mov	r3, fp
 800a334:	4622      	mov	r2, r4
 800a336:	4629      	mov	r1, r5
 800a338:	4638      	mov	r0, r7
 800a33a:	f7ff ff6d 	bl	800a218 <__ssputs_r>
 800a33e:	3001      	adds	r0, #1
 800a340:	f000 80aa 	beq.w	800a498 <_svfiprintf_r+0x1c8>
 800a344:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a346:	445a      	add	r2, fp
 800a348:	9209      	str	r2, [sp, #36]	; 0x24
 800a34a:	f89a 3000 	ldrb.w	r3, [sl]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	f000 80a2 	beq.w	800a498 <_svfiprintf_r+0x1c8>
 800a354:	2300      	movs	r3, #0
 800a356:	f04f 32ff 	mov.w	r2, #4294967295
 800a35a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a35e:	f10a 0a01 	add.w	sl, sl, #1
 800a362:	9304      	str	r3, [sp, #16]
 800a364:	9307      	str	r3, [sp, #28]
 800a366:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a36a:	931a      	str	r3, [sp, #104]	; 0x68
 800a36c:	4654      	mov	r4, sl
 800a36e:	2205      	movs	r2, #5
 800a370:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a374:	4851      	ldr	r0, [pc, #324]	; (800a4bc <_svfiprintf_r+0x1ec>)
 800a376:	f7f5 ff33 	bl	80001e0 <memchr>
 800a37a:	9a04      	ldr	r2, [sp, #16]
 800a37c:	b9d8      	cbnz	r0, 800a3b6 <_svfiprintf_r+0xe6>
 800a37e:	06d0      	lsls	r0, r2, #27
 800a380:	bf44      	itt	mi
 800a382:	2320      	movmi	r3, #32
 800a384:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a388:	0711      	lsls	r1, r2, #28
 800a38a:	bf44      	itt	mi
 800a38c:	232b      	movmi	r3, #43	; 0x2b
 800a38e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a392:	f89a 3000 	ldrb.w	r3, [sl]
 800a396:	2b2a      	cmp	r3, #42	; 0x2a
 800a398:	d015      	beq.n	800a3c6 <_svfiprintf_r+0xf6>
 800a39a:	9a07      	ldr	r2, [sp, #28]
 800a39c:	4654      	mov	r4, sl
 800a39e:	2000      	movs	r0, #0
 800a3a0:	f04f 0c0a 	mov.w	ip, #10
 800a3a4:	4621      	mov	r1, r4
 800a3a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3aa:	3b30      	subs	r3, #48	; 0x30
 800a3ac:	2b09      	cmp	r3, #9
 800a3ae:	d94e      	bls.n	800a44e <_svfiprintf_r+0x17e>
 800a3b0:	b1b0      	cbz	r0, 800a3e0 <_svfiprintf_r+0x110>
 800a3b2:	9207      	str	r2, [sp, #28]
 800a3b4:	e014      	b.n	800a3e0 <_svfiprintf_r+0x110>
 800a3b6:	eba0 0308 	sub.w	r3, r0, r8
 800a3ba:	fa09 f303 	lsl.w	r3, r9, r3
 800a3be:	4313      	orrs	r3, r2
 800a3c0:	9304      	str	r3, [sp, #16]
 800a3c2:	46a2      	mov	sl, r4
 800a3c4:	e7d2      	b.n	800a36c <_svfiprintf_r+0x9c>
 800a3c6:	9b03      	ldr	r3, [sp, #12]
 800a3c8:	1d19      	adds	r1, r3, #4
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	9103      	str	r1, [sp, #12]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	bfbb      	ittet	lt
 800a3d2:	425b      	neglt	r3, r3
 800a3d4:	f042 0202 	orrlt.w	r2, r2, #2
 800a3d8:	9307      	strge	r3, [sp, #28]
 800a3da:	9307      	strlt	r3, [sp, #28]
 800a3dc:	bfb8      	it	lt
 800a3de:	9204      	strlt	r2, [sp, #16]
 800a3e0:	7823      	ldrb	r3, [r4, #0]
 800a3e2:	2b2e      	cmp	r3, #46	; 0x2e
 800a3e4:	d10c      	bne.n	800a400 <_svfiprintf_r+0x130>
 800a3e6:	7863      	ldrb	r3, [r4, #1]
 800a3e8:	2b2a      	cmp	r3, #42	; 0x2a
 800a3ea:	d135      	bne.n	800a458 <_svfiprintf_r+0x188>
 800a3ec:	9b03      	ldr	r3, [sp, #12]
 800a3ee:	1d1a      	adds	r2, r3, #4
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	9203      	str	r2, [sp, #12]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	bfb8      	it	lt
 800a3f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3fc:	3402      	adds	r4, #2
 800a3fe:	9305      	str	r3, [sp, #20]
 800a400:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a4cc <_svfiprintf_r+0x1fc>
 800a404:	7821      	ldrb	r1, [r4, #0]
 800a406:	2203      	movs	r2, #3
 800a408:	4650      	mov	r0, sl
 800a40a:	f7f5 fee9 	bl	80001e0 <memchr>
 800a40e:	b140      	cbz	r0, 800a422 <_svfiprintf_r+0x152>
 800a410:	2340      	movs	r3, #64	; 0x40
 800a412:	eba0 000a 	sub.w	r0, r0, sl
 800a416:	fa03 f000 	lsl.w	r0, r3, r0
 800a41a:	9b04      	ldr	r3, [sp, #16]
 800a41c:	4303      	orrs	r3, r0
 800a41e:	3401      	adds	r4, #1
 800a420:	9304      	str	r3, [sp, #16]
 800a422:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a426:	4826      	ldr	r0, [pc, #152]	; (800a4c0 <_svfiprintf_r+0x1f0>)
 800a428:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a42c:	2206      	movs	r2, #6
 800a42e:	f7f5 fed7 	bl	80001e0 <memchr>
 800a432:	2800      	cmp	r0, #0
 800a434:	d038      	beq.n	800a4a8 <_svfiprintf_r+0x1d8>
 800a436:	4b23      	ldr	r3, [pc, #140]	; (800a4c4 <_svfiprintf_r+0x1f4>)
 800a438:	bb1b      	cbnz	r3, 800a482 <_svfiprintf_r+0x1b2>
 800a43a:	9b03      	ldr	r3, [sp, #12]
 800a43c:	3307      	adds	r3, #7
 800a43e:	f023 0307 	bic.w	r3, r3, #7
 800a442:	3308      	adds	r3, #8
 800a444:	9303      	str	r3, [sp, #12]
 800a446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a448:	4433      	add	r3, r6
 800a44a:	9309      	str	r3, [sp, #36]	; 0x24
 800a44c:	e767      	b.n	800a31e <_svfiprintf_r+0x4e>
 800a44e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a452:	460c      	mov	r4, r1
 800a454:	2001      	movs	r0, #1
 800a456:	e7a5      	b.n	800a3a4 <_svfiprintf_r+0xd4>
 800a458:	2300      	movs	r3, #0
 800a45a:	3401      	adds	r4, #1
 800a45c:	9305      	str	r3, [sp, #20]
 800a45e:	4619      	mov	r1, r3
 800a460:	f04f 0c0a 	mov.w	ip, #10
 800a464:	4620      	mov	r0, r4
 800a466:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a46a:	3a30      	subs	r2, #48	; 0x30
 800a46c:	2a09      	cmp	r2, #9
 800a46e:	d903      	bls.n	800a478 <_svfiprintf_r+0x1a8>
 800a470:	2b00      	cmp	r3, #0
 800a472:	d0c5      	beq.n	800a400 <_svfiprintf_r+0x130>
 800a474:	9105      	str	r1, [sp, #20]
 800a476:	e7c3      	b.n	800a400 <_svfiprintf_r+0x130>
 800a478:	fb0c 2101 	mla	r1, ip, r1, r2
 800a47c:	4604      	mov	r4, r0
 800a47e:	2301      	movs	r3, #1
 800a480:	e7f0      	b.n	800a464 <_svfiprintf_r+0x194>
 800a482:	ab03      	add	r3, sp, #12
 800a484:	9300      	str	r3, [sp, #0]
 800a486:	462a      	mov	r2, r5
 800a488:	4b0f      	ldr	r3, [pc, #60]	; (800a4c8 <_svfiprintf_r+0x1f8>)
 800a48a:	a904      	add	r1, sp, #16
 800a48c:	4638      	mov	r0, r7
 800a48e:	f7fb fdff 	bl	8006090 <_printf_float>
 800a492:	1c42      	adds	r2, r0, #1
 800a494:	4606      	mov	r6, r0
 800a496:	d1d6      	bne.n	800a446 <_svfiprintf_r+0x176>
 800a498:	89ab      	ldrh	r3, [r5, #12]
 800a49a:	065b      	lsls	r3, r3, #25
 800a49c:	f53f af2c 	bmi.w	800a2f8 <_svfiprintf_r+0x28>
 800a4a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4a2:	b01d      	add	sp, #116	; 0x74
 800a4a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a8:	ab03      	add	r3, sp, #12
 800a4aa:	9300      	str	r3, [sp, #0]
 800a4ac:	462a      	mov	r2, r5
 800a4ae:	4b06      	ldr	r3, [pc, #24]	; (800a4c8 <_svfiprintf_r+0x1f8>)
 800a4b0:	a904      	add	r1, sp, #16
 800a4b2:	4638      	mov	r0, r7
 800a4b4:	f7fc f890 	bl	80065d8 <_printf_i>
 800a4b8:	e7eb      	b.n	800a492 <_svfiprintf_r+0x1c2>
 800a4ba:	bf00      	nop
 800a4bc:	0800bbf4 	.word	0x0800bbf4
 800a4c0:	0800bbfe 	.word	0x0800bbfe
 800a4c4:	08006091 	.word	0x08006091
 800a4c8:	0800a219 	.word	0x0800a219
 800a4cc:	0800bbfa 	.word	0x0800bbfa

0800a4d0 <_sungetc_r>:
 800a4d0:	b538      	push	{r3, r4, r5, lr}
 800a4d2:	1c4b      	adds	r3, r1, #1
 800a4d4:	4614      	mov	r4, r2
 800a4d6:	d103      	bne.n	800a4e0 <_sungetc_r+0x10>
 800a4d8:	f04f 35ff 	mov.w	r5, #4294967295
 800a4dc:	4628      	mov	r0, r5
 800a4de:	bd38      	pop	{r3, r4, r5, pc}
 800a4e0:	8993      	ldrh	r3, [r2, #12]
 800a4e2:	f023 0320 	bic.w	r3, r3, #32
 800a4e6:	8193      	strh	r3, [r2, #12]
 800a4e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a4ea:	6852      	ldr	r2, [r2, #4]
 800a4ec:	b2cd      	uxtb	r5, r1
 800a4ee:	b18b      	cbz	r3, 800a514 <_sungetc_r+0x44>
 800a4f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	dd08      	ble.n	800a508 <_sungetc_r+0x38>
 800a4f6:	6823      	ldr	r3, [r4, #0]
 800a4f8:	1e5a      	subs	r2, r3, #1
 800a4fa:	6022      	str	r2, [r4, #0]
 800a4fc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a500:	6863      	ldr	r3, [r4, #4]
 800a502:	3301      	adds	r3, #1
 800a504:	6063      	str	r3, [r4, #4]
 800a506:	e7e9      	b.n	800a4dc <_sungetc_r+0xc>
 800a508:	4621      	mov	r1, r4
 800a50a:	f000 fd7d 	bl	800b008 <__submore>
 800a50e:	2800      	cmp	r0, #0
 800a510:	d0f1      	beq.n	800a4f6 <_sungetc_r+0x26>
 800a512:	e7e1      	b.n	800a4d8 <_sungetc_r+0x8>
 800a514:	6921      	ldr	r1, [r4, #16]
 800a516:	6823      	ldr	r3, [r4, #0]
 800a518:	b151      	cbz	r1, 800a530 <_sungetc_r+0x60>
 800a51a:	4299      	cmp	r1, r3
 800a51c:	d208      	bcs.n	800a530 <_sungetc_r+0x60>
 800a51e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a522:	42a9      	cmp	r1, r5
 800a524:	d104      	bne.n	800a530 <_sungetc_r+0x60>
 800a526:	3b01      	subs	r3, #1
 800a528:	3201      	adds	r2, #1
 800a52a:	6023      	str	r3, [r4, #0]
 800a52c:	6062      	str	r2, [r4, #4]
 800a52e:	e7d5      	b.n	800a4dc <_sungetc_r+0xc>
 800a530:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a534:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a538:	6363      	str	r3, [r4, #52]	; 0x34
 800a53a:	2303      	movs	r3, #3
 800a53c:	63a3      	str	r3, [r4, #56]	; 0x38
 800a53e:	4623      	mov	r3, r4
 800a540:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	2301      	movs	r3, #1
 800a548:	e7dc      	b.n	800a504 <_sungetc_r+0x34>

0800a54a <__ssrefill_r>:
 800a54a:	b510      	push	{r4, lr}
 800a54c:	460c      	mov	r4, r1
 800a54e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a550:	b169      	cbz	r1, 800a56e <__ssrefill_r+0x24>
 800a552:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a556:	4299      	cmp	r1, r3
 800a558:	d001      	beq.n	800a55e <__ssrefill_r+0x14>
 800a55a:	f7ff fd7d 	bl	800a058 <_free_r>
 800a55e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a560:	6063      	str	r3, [r4, #4]
 800a562:	2000      	movs	r0, #0
 800a564:	6360      	str	r0, [r4, #52]	; 0x34
 800a566:	b113      	cbz	r3, 800a56e <__ssrefill_r+0x24>
 800a568:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a56a:	6023      	str	r3, [r4, #0]
 800a56c:	bd10      	pop	{r4, pc}
 800a56e:	6923      	ldr	r3, [r4, #16]
 800a570:	6023      	str	r3, [r4, #0]
 800a572:	2300      	movs	r3, #0
 800a574:	6063      	str	r3, [r4, #4]
 800a576:	89a3      	ldrh	r3, [r4, #12]
 800a578:	f043 0320 	orr.w	r3, r3, #32
 800a57c:	81a3      	strh	r3, [r4, #12]
 800a57e:	f04f 30ff 	mov.w	r0, #4294967295
 800a582:	e7f3      	b.n	800a56c <__ssrefill_r+0x22>

0800a584 <__ssvfiscanf_r>:
 800a584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a588:	460c      	mov	r4, r1
 800a58a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a58e:	2100      	movs	r1, #0
 800a590:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a594:	49a6      	ldr	r1, [pc, #664]	; (800a830 <__ssvfiscanf_r+0x2ac>)
 800a596:	91a0      	str	r1, [sp, #640]	; 0x280
 800a598:	f10d 0804 	add.w	r8, sp, #4
 800a59c:	49a5      	ldr	r1, [pc, #660]	; (800a834 <__ssvfiscanf_r+0x2b0>)
 800a59e:	4fa6      	ldr	r7, [pc, #664]	; (800a838 <__ssvfiscanf_r+0x2b4>)
 800a5a0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a83c <__ssvfiscanf_r+0x2b8>
 800a5a4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a5a8:	4606      	mov	r6, r0
 800a5aa:	91a1      	str	r1, [sp, #644]	; 0x284
 800a5ac:	9300      	str	r3, [sp, #0]
 800a5ae:	7813      	ldrb	r3, [r2, #0]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	f000 815a 	beq.w	800a86a <__ssvfiscanf_r+0x2e6>
 800a5b6:	5dd9      	ldrb	r1, [r3, r7]
 800a5b8:	f011 0108 	ands.w	r1, r1, #8
 800a5bc:	f102 0501 	add.w	r5, r2, #1
 800a5c0:	d019      	beq.n	800a5f6 <__ssvfiscanf_r+0x72>
 800a5c2:	6863      	ldr	r3, [r4, #4]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	dd0f      	ble.n	800a5e8 <__ssvfiscanf_r+0x64>
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	781a      	ldrb	r2, [r3, #0]
 800a5cc:	5cba      	ldrb	r2, [r7, r2]
 800a5ce:	0712      	lsls	r2, r2, #28
 800a5d0:	d401      	bmi.n	800a5d6 <__ssvfiscanf_r+0x52>
 800a5d2:	462a      	mov	r2, r5
 800a5d4:	e7eb      	b.n	800a5ae <__ssvfiscanf_r+0x2a>
 800a5d6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a5d8:	3201      	adds	r2, #1
 800a5da:	9245      	str	r2, [sp, #276]	; 0x114
 800a5dc:	6862      	ldr	r2, [r4, #4]
 800a5de:	3301      	adds	r3, #1
 800a5e0:	3a01      	subs	r2, #1
 800a5e2:	6062      	str	r2, [r4, #4]
 800a5e4:	6023      	str	r3, [r4, #0]
 800a5e6:	e7ec      	b.n	800a5c2 <__ssvfiscanf_r+0x3e>
 800a5e8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a5ea:	4621      	mov	r1, r4
 800a5ec:	4630      	mov	r0, r6
 800a5ee:	4798      	blx	r3
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	d0e9      	beq.n	800a5c8 <__ssvfiscanf_r+0x44>
 800a5f4:	e7ed      	b.n	800a5d2 <__ssvfiscanf_r+0x4e>
 800a5f6:	2b25      	cmp	r3, #37	; 0x25
 800a5f8:	d012      	beq.n	800a620 <__ssvfiscanf_r+0x9c>
 800a5fa:	469a      	mov	sl, r3
 800a5fc:	6863      	ldr	r3, [r4, #4]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	f340 8091 	ble.w	800a726 <__ssvfiscanf_r+0x1a2>
 800a604:	6822      	ldr	r2, [r4, #0]
 800a606:	7813      	ldrb	r3, [r2, #0]
 800a608:	4553      	cmp	r3, sl
 800a60a:	f040 812e 	bne.w	800a86a <__ssvfiscanf_r+0x2e6>
 800a60e:	6863      	ldr	r3, [r4, #4]
 800a610:	3b01      	subs	r3, #1
 800a612:	6063      	str	r3, [r4, #4]
 800a614:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a616:	3201      	adds	r2, #1
 800a618:	3301      	adds	r3, #1
 800a61a:	6022      	str	r2, [r4, #0]
 800a61c:	9345      	str	r3, [sp, #276]	; 0x114
 800a61e:	e7d8      	b.n	800a5d2 <__ssvfiscanf_r+0x4e>
 800a620:	9141      	str	r1, [sp, #260]	; 0x104
 800a622:	9143      	str	r1, [sp, #268]	; 0x10c
 800a624:	7853      	ldrb	r3, [r2, #1]
 800a626:	2b2a      	cmp	r3, #42	; 0x2a
 800a628:	bf02      	ittt	eq
 800a62a:	2310      	moveq	r3, #16
 800a62c:	1c95      	addeq	r5, r2, #2
 800a62e:	9341      	streq	r3, [sp, #260]	; 0x104
 800a630:	220a      	movs	r2, #10
 800a632:	46aa      	mov	sl, r5
 800a634:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a638:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a63c:	2b09      	cmp	r3, #9
 800a63e:	d91d      	bls.n	800a67c <__ssvfiscanf_r+0xf8>
 800a640:	487e      	ldr	r0, [pc, #504]	; (800a83c <__ssvfiscanf_r+0x2b8>)
 800a642:	2203      	movs	r2, #3
 800a644:	f7f5 fdcc 	bl	80001e0 <memchr>
 800a648:	b140      	cbz	r0, 800a65c <__ssvfiscanf_r+0xd8>
 800a64a:	2301      	movs	r3, #1
 800a64c:	eba0 0009 	sub.w	r0, r0, r9
 800a650:	fa03 f000 	lsl.w	r0, r3, r0
 800a654:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a656:	4318      	orrs	r0, r3
 800a658:	9041      	str	r0, [sp, #260]	; 0x104
 800a65a:	4655      	mov	r5, sl
 800a65c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a660:	2b78      	cmp	r3, #120	; 0x78
 800a662:	d806      	bhi.n	800a672 <__ssvfiscanf_r+0xee>
 800a664:	2b57      	cmp	r3, #87	; 0x57
 800a666:	d810      	bhi.n	800a68a <__ssvfiscanf_r+0x106>
 800a668:	2b25      	cmp	r3, #37	; 0x25
 800a66a:	d0c6      	beq.n	800a5fa <__ssvfiscanf_r+0x76>
 800a66c:	d856      	bhi.n	800a71c <__ssvfiscanf_r+0x198>
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d064      	beq.n	800a73c <__ssvfiscanf_r+0x1b8>
 800a672:	2303      	movs	r3, #3
 800a674:	9347      	str	r3, [sp, #284]	; 0x11c
 800a676:	230a      	movs	r3, #10
 800a678:	9342      	str	r3, [sp, #264]	; 0x108
 800a67a:	e071      	b.n	800a760 <__ssvfiscanf_r+0x1dc>
 800a67c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a67e:	fb02 1103 	mla	r1, r2, r3, r1
 800a682:	3930      	subs	r1, #48	; 0x30
 800a684:	9143      	str	r1, [sp, #268]	; 0x10c
 800a686:	4655      	mov	r5, sl
 800a688:	e7d3      	b.n	800a632 <__ssvfiscanf_r+0xae>
 800a68a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a68e:	2a20      	cmp	r2, #32
 800a690:	d8ef      	bhi.n	800a672 <__ssvfiscanf_r+0xee>
 800a692:	a101      	add	r1, pc, #4	; (adr r1, 800a698 <__ssvfiscanf_r+0x114>)
 800a694:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a698:	0800a74b 	.word	0x0800a74b
 800a69c:	0800a673 	.word	0x0800a673
 800a6a0:	0800a673 	.word	0x0800a673
 800a6a4:	0800a7a9 	.word	0x0800a7a9
 800a6a8:	0800a673 	.word	0x0800a673
 800a6ac:	0800a673 	.word	0x0800a673
 800a6b0:	0800a673 	.word	0x0800a673
 800a6b4:	0800a673 	.word	0x0800a673
 800a6b8:	0800a673 	.word	0x0800a673
 800a6bc:	0800a673 	.word	0x0800a673
 800a6c0:	0800a673 	.word	0x0800a673
 800a6c4:	0800a7bf 	.word	0x0800a7bf
 800a6c8:	0800a795 	.word	0x0800a795
 800a6cc:	0800a723 	.word	0x0800a723
 800a6d0:	0800a723 	.word	0x0800a723
 800a6d4:	0800a723 	.word	0x0800a723
 800a6d8:	0800a673 	.word	0x0800a673
 800a6dc:	0800a799 	.word	0x0800a799
 800a6e0:	0800a673 	.word	0x0800a673
 800a6e4:	0800a673 	.word	0x0800a673
 800a6e8:	0800a673 	.word	0x0800a673
 800a6ec:	0800a673 	.word	0x0800a673
 800a6f0:	0800a7cf 	.word	0x0800a7cf
 800a6f4:	0800a7a1 	.word	0x0800a7a1
 800a6f8:	0800a743 	.word	0x0800a743
 800a6fc:	0800a673 	.word	0x0800a673
 800a700:	0800a673 	.word	0x0800a673
 800a704:	0800a7cb 	.word	0x0800a7cb
 800a708:	0800a673 	.word	0x0800a673
 800a70c:	0800a795 	.word	0x0800a795
 800a710:	0800a673 	.word	0x0800a673
 800a714:	0800a673 	.word	0x0800a673
 800a718:	0800a74b 	.word	0x0800a74b
 800a71c:	3b45      	subs	r3, #69	; 0x45
 800a71e:	2b02      	cmp	r3, #2
 800a720:	d8a7      	bhi.n	800a672 <__ssvfiscanf_r+0xee>
 800a722:	2305      	movs	r3, #5
 800a724:	e01b      	b.n	800a75e <__ssvfiscanf_r+0x1da>
 800a726:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a728:	4621      	mov	r1, r4
 800a72a:	4630      	mov	r0, r6
 800a72c:	4798      	blx	r3
 800a72e:	2800      	cmp	r0, #0
 800a730:	f43f af68 	beq.w	800a604 <__ssvfiscanf_r+0x80>
 800a734:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a736:	2800      	cmp	r0, #0
 800a738:	f040 808d 	bne.w	800a856 <__ssvfiscanf_r+0x2d2>
 800a73c:	f04f 30ff 	mov.w	r0, #4294967295
 800a740:	e08f      	b.n	800a862 <__ssvfiscanf_r+0x2de>
 800a742:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a744:	f042 0220 	orr.w	r2, r2, #32
 800a748:	9241      	str	r2, [sp, #260]	; 0x104
 800a74a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a74c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a750:	9241      	str	r2, [sp, #260]	; 0x104
 800a752:	2210      	movs	r2, #16
 800a754:	2b6f      	cmp	r3, #111	; 0x6f
 800a756:	9242      	str	r2, [sp, #264]	; 0x108
 800a758:	bf34      	ite	cc
 800a75a:	2303      	movcc	r3, #3
 800a75c:	2304      	movcs	r3, #4
 800a75e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a760:	6863      	ldr	r3, [r4, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	dd42      	ble.n	800a7ec <__ssvfiscanf_r+0x268>
 800a766:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a768:	0659      	lsls	r1, r3, #25
 800a76a:	d404      	bmi.n	800a776 <__ssvfiscanf_r+0x1f2>
 800a76c:	6823      	ldr	r3, [r4, #0]
 800a76e:	781a      	ldrb	r2, [r3, #0]
 800a770:	5cba      	ldrb	r2, [r7, r2]
 800a772:	0712      	lsls	r2, r2, #28
 800a774:	d441      	bmi.n	800a7fa <__ssvfiscanf_r+0x276>
 800a776:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a778:	2b02      	cmp	r3, #2
 800a77a:	dc50      	bgt.n	800a81e <__ssvfiscanf_r+0x29a>
 800a77c:	466b      	mov	r3, sp
 800a77e:	4622      	mov	r2, r4
 800a780:	a941      	add	r1, sp, #260	; 0x104
 800a782:	4630      	mov	r0, r6
 800a784:	f000 f9d0 	bl	800ab28 <_scanf_chars>
 800a788:	2801      	cmp	r0, #1
 800a78a:	d06e      	beq.n	800a86a <__ssvfiscanf_r+0x2e6>
 800a78c:	2802      	cmp	r0, #2
 800a78e:	f47f af20 	bne.w	800a5d2 <__ssvfiscanf_r+0x4e>
 800a792:	e7cf      	b.n	800a734 <__ssvfiscanf_r+0x1b0>
 800a794:	220a      	movs	r2, #10
 800a796:	e7dd      	b.n	800a754 <__ssvfiscanf_r+0x1d0>
 800a798:	2300      	movs	r3, #0
 800a79a:	9342      	str	r3, [sp, #264]	; 0x108
 800a79c:	2303      	movs	r3, #3
 800a79e:	e7de      	b.n	800a75e <__ssvfiscanf_r+0x1da>
 800a7a0:	2308      	movs	r3, #8
 800a7a2:	9342      	str	r3, [sp, #264]	; 0x108
 800a7a4:	2304      	movs	r3, #4
 800a7a6:	e7da      	b.n	800a75e <__ssvfiscanf_r+0x1da>
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	4640      	mov	r0, r8
 800a7ac:	f000 fb80 	bl	800aeb0 <__sccl>
 800a7b0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a7b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7b6:	9341      	str	r3, [sp, #260]	; 0x104
 800a7b8:	4605      	mov	r5, r0
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e7cf      	b.n	800a75e <__ssvfiscanf_r+0x1da>
 800a7be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a7c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7c4:	9341      	str	r3, [sp, #260]	; 0x104
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	e7c9      	b.n	800a75e <__ssvfiscanf_r+0x1da>
 800a7ca:	2302      	movs	r3, #2
 800a7cc:	e7c7      	b.n	800a75e <__ssvfiscanf_r+0x1da>
 800a7ce:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a7d0:	06c3      	lsls	r3, r0, #27
 800a7d2:	f53f aefe 	bmi.w	800a5d2 <__ssvfiscanf_r+0x4e>
 800a7d6:	9b00      	ldr	r3, [sp, #0]
 800a7d8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a7da:	1d19      	adds	r1, r3, #4
 800a7dc:	9100      	str	r1, [sp, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f010 0f01 	tst.w	r0, #1
 800a7e4:	bf14      	ite	ne
 800a7e6:	801a      	strhne	r2, [r3, #0]
 800a7e8:	601a      	streq	r2, [r3, #0]
 800a7ea:	e6f2      	b.n	800a5d2 <__ssvfiscanf_r+0x4e>
 800a7ec:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a7ee:	4621      	mov	r1, r4
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	4798      	blx	r3
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	d0b6      	beq.n	800a766 <__ssvfiscanf_r+0x1e2>
 800a7f8:	e79c      	b.n	800a734 <__ssvfiscanf_r+0x1b0>
 800a7fa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a7fc:	3201      	adds	r2, #1
 800a7fe:	9245      	str	r2, [sp, #276]	; 0x114
 800a800:	6862      	ldr	r2, [r4, #4]
 800a802:	3a01      	subs	r2, #1
 800a804:	2a00      	cmp	r2, #0
 800a806:	6062      	str	r2, [r4, #4]
 800a808:	dd02      	ble.n	800a810 <__ssvfiscanf_r+0x28c>
 800a80a:	3301      	adds	r3, #1
 800a80c:	6023      	str	r3, [r4, #0]
 800a80e:	e7ad      	b.n	800a76c <__ssvfiscanf_r+0x1e8>
 800a810:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a812:	4621      	mov	r1, r4
 800a814:	4630      	mov	r0, r6
 800a816:	4798      	blx	r3
 800a818:	2800      	cmp	r0, #0
 800a81a:	d0a7      	beq.n	800a76c <__ssvfiscanf_r+0x1e8>
 800a81c:	e78a      	b.n	800a734 <__ssvfiscanf_r+0x1b0>
 800a81e:	2b04      	cmp	r3, #4
 800a820:	dc0e      	bgt.n	800a840 <__ssvfiscanf_r+0x2bc>
 800a822:	466b      	mov	r3, sp
 800a824:	4622      	mov	r2, r4
 800a826:	a941      	add	r1, sp, #260	; 0x104
 800a828:	4630      	mov	r0, r6
 800a82a:	f000 f9d7 	bl	800abdc <_scanf_i>
 800a82e:	e7ab      	b.n	800a788 <__ssvfiscanf_r+0x204>
 800a830:	0800a4d1 	.word	0x0800a4d1
 800a834:	0800a54b 	.word	0x0800a54b
 800a838:	0800b829 	.word	0x0800b829
 800a83c:	0800bbfa 	.word	0x0800bbfa
 800a840:	4b0b      	ldr	r3, [pc, #44]	; (800a870 <__ssvfiscanf_r+0x2ec>)
 800a842:	2b00      	cmp	r3, #0
 800a844:	f43f aec5 	beq.w	800a5d2 <__ssvfiscanf_r+0x4e>
 800a848:	466b      	mov	r3, sp
 800a84a:	4622      	mov	r2, r4
 800a84c:	a941      	add	r1, sp, #260	; 0x104
 800a84e:	4630      	mov	r0, r6
 800a850:	f7fb ffe8 	bl	8006824 <_scanf_float>
 800a854:	e798      	b.n	800a788 <__ssvfiscanf_r+0x204>
 800a856:	89a3      	ldrh	r3, [r4, #12]
 800a858:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a85c:	bf18      	it	ne
 800a85e:	f04f 30ff 	movne.w	r0, #4294967295
 800a862:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a86a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a86c:	e7f9      	b.n	800a862 <__ssvfiscanf_r+0x2de>
 800a86e:	bf00      	nop
 800a870:	08006825 	.word	0x08006825

0800a874 <__sfputc_r>:
 800a874:	6893      	ldr	r3, [r2, #8]
 800a876:	3b01      	subs	r3, #1
 800a878:	2b00      	cmp	r3, #0
 800a87a:	b410      	push	{r4}
 800a87c:	6093      	str	r3, [r2, #8]
 800a87e:	da08      	bge.n	800a892 <__sfputc_r+0x1e>
 800a880:	6994      	ldr	r4, [r2, #24]
 800a882:	42a3      	cmp	r3, r4
 800a884:	db01      	blt.n	800a88a <__sfputc_r+0x16>
 800a886:	290a      	cmp	r1, #10
 800a888:	d103      	bne.n	800a892 <__sfputc_r+0x1e>
 800a88a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a88e:	f7fd b9df 	b.w	8007c50 <__swbuf_r>
 800a892:	6813      	ldr	r3, [r2, #0]
 800a894:	1c58      	adds	r0, r3, #1
 800a896:	6010      	str	r0, [r2, #0]
 800a898:	7019      	strb	r1, [r3, #0]
 800a89a:	4608      	mov	r0, r1
 800a89c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8a0:	4770      	bx	lr

0800a8a2 <__sfputs_r>:
 800a8a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8a4:	4606      	mov	r6, r0
 800a8a6:	460f      	mov	r7, r1
 800a8a8:	4614      	mov	r4, r2
 800a8aa:	18d5      	adds	r5, r2, r3
 800a8ac:	42ac      	cmp	r4, r5
 800a8ae:	d101      	bne.n	800a8b4 <__sfputs_r+0x12>
 800a8b0:	2000      	movs	r0, #0
 800a8b2:	e007      	b.n	800a8c4 <__sfputs_r+0x22>
 800a8b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8b8:	463a      	mov	r2, r7
 800a8ba:	4630      	mov	r0, r6
 800a8bc:	f7ff ffda 	bl	800a874 <__sfputc_r>
 800a8c0:	1c43      	adds	r3, r0, #1
 800a8c2:	d1f3      	bne.n	800a8ac <__sfputs_r+0xa>
 800a8c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a8c8 <_vfiprintf_r>:
 800a8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8cc:	460d      	mov	r5, r1
 800a8ce:	b09d      	sub	sp, #116	; 0x74
 800a8d0:	4614      	mov	r4, r2
 800a8d2:	4698      	mov	r8, r3
 800a8d4:	4606      	mov	r6, r0
 800a8d6:	b118      	cbz	r0, 800a8e0 <_vfiprintf_r+0x18>
 800a8d8:	6983      	ldr	r3, [r0, #24]
 800a8da:	b90b      	cbnz	r3, 800a8e0 <_vfiprintf_r+0x18>
 800a8dc:	f7fe fa30 	bl	8008d40 <__sinit>
 800a8e0:	4b89      	ldr	r3, [pc, #548]	; (800ab08 <_vfiprintf_r+0x240>)
 800a8e2:	429d      	cmp	r5, r3
 800a8e4:	d11b      	bne.n	800a91e <_vfiprintf_r+0x56>
 800a8e6:	6875      	ldr	r5, [r6, #4]
 800a8e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a8ea:	07d9      	lsls	r1, r3, #31
 800a8ec:	d405      	bmi.n	800a8fa <_vfiprintf_r+0x32>
 800a8ee:	89ab      	ldrh	r3, [r5, #12]
 800a8f0:	059a      	lsls	r2, r3, #22
 800a8f2:	d402      	bmi.n	800a8fa <_vfiprintf_r+0x32>
 800a8f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8f6:	f7fe fe34 	bl	8009562 <__retarget_lock_acquire_recursive>
 800a8fa:	89ab      	ldrh	r3, [r5, #12]
 800a8fc:	071b      	lsls	r3, r3, #28
 800a8fe:	d501      	bpl.n	800a904 <_vfiprintf_r+0x3c>
 800a900:	692b      	ldr	r3, [r5, #16]
 800a902:	b9eb      	cbnz	r3, 800a940 <_vfiprintf_r+0x78>
 800a904:	4629      	mov	r1, r5
 800a906:	4630      	mov	r0, r6
 800a908:	f7fd fa06 	bl	8007d18 <__swsetup_r>
 800a90c:	b1c0      	cbz	r0, 800a940 <_vfiprintf_r+0x78>
 800a90e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a910:	07dc      	lsls	r4, r3, #31
 800a912:	d50e      	bpl.n	800a932 <_vfiprintf_r+0x6a>
 800a914:	f04f 30ff 	mov.w	r0, #4294967295
 800a918:	b01d      	add	sp, #116	; 0x74
 800a91a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a91e:	4b7b      	ldr	r3, [pc, #492]	; (800ab0c <_vfiprintf_r+0x244>)
 800a920:	429d      	cmp	r5, r3
 800a922:	d101      	bne.n	800a928 <_vfiprintf_r+0x60>
 800a924:	68b5      	ldr	r5, [r6, #8]
 800a926:	e7df      	b.n	800a8e8 <_vfiprintf_r+0x20>
 800a928:	4b79      	ldr	r3, [pc, #484]	; (800ab10 <_vfiprintf_r+0x248>)
 800a92a:	429d      	cmp	r5, r3
 800a92c:	bf08      	it	eq
 800a92e:	68f5      	ldreq	r5, [r6, #12]
 800a930:	e7da      	b.n	800a8e8 <_vfiprintf_r+0x20>
 800a932:	89ab      	ldrh	r3, [r5, #12]
 800a934:	0598      	lsls	r0, r3, #22
 800a936:	d4ed      	bmi.n	800a914 <_vfiprintf_r+0x4c>
 800a938:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a93a:	f7fe fe13 	bl	8009564 <__retarget_lock_release_recursive>
 800a93e:	e7e9      	b.n	800a914 <_vfiprintf_r+0x4c>
 800a940:	2300      	movs	r3, #0
 800a942:	9309      	str	r3, [sp, #36]	; 0x24
 800a944:	2320      	movs	r3, #32
 800a946:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a94a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a94e:	2330      	movs	r3, #48	; 0x30
 800a950:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab14 <_vfiprintf_r+0x24c>
 800a954:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a958:	f04f 0901 	mov.w	r9, #1
 800a95c:	4623      	mov	r3, r4
 800a95e:	469a      	mov	sl, r3
 800a960:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a964:	b10a      	cbz	r2, 800a96a <_vfiprintf_r+0xa2>
 800a966:	2a25      	cmp	r2, #37	; 0x25
 800a968:	d1f9      	bne.n	800a95e <_vfiprintf_r+0x96>
 800a96a:	ebba 0b04 	subs.w	fp, sl, r4
 800a96e:	d00b      	beq.n	800a988 <_vfiprintf_r+0xc0>
 800a970:	465b      	mov	r3, fp
 800a972:	4622      	mov	r2, r4
 800a974:	4629      	mov	r1, r5
 800a976:	4630      	mov	r0, r6
 800a978:	f7ff ff93 	bl	800a8a2 <__sfputs_r>
 800a97c:	3001      	adds	r0, #1
 800a97e:	f000 80aa 	beq.w	800aad6 <_vfiprintf_r+0x20e>
 800a982:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a984:	445a      	add	r2, fp
 800a986:	9209      	str	r2, [sp, #36]	; 0x24
 800a988:	f89a 3000 	ldrb.w	r3, [sl]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	f000 80a2 	beq.w	800aad6 <_vfiprintf_r+0x20e>
 800a992:	2300      	movs	r3, #0
 800a994:	f04f 32ff 	mov.w	r2, #4294967295
 800a998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a99c:	f10a 0a01 	add.w	sl, sl, #1
 800a9a0:	9304      	str	r3, [sp, #16]
 800a9a2:	9307      	str	r3, [sp, #28]
 800a9a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9a8:	931a      	str	r3, [sp, #104]	; 0x68
 800a9aa:	4654      	mov	r4, sl
 800a9ac:	2205      	movs	r2, #5
 800a9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9b2:	4858      	ldr	r0, [pc, #352]	; (800ab14 <_vfiprintf_r+0x24c>)
 800a9b4:	f7f5 fc14 	bl	80001e0 <memchr>
 800a9b8:	9a04      	ldr	r2, [sp, #16]
 800a9ba:	b9d8      	cbnz	r0, 800a9f4 <_vfiprintf_r+0x12c>
 800a9bc:	06d1      	lsls	r1, r2, #27
 800a9be:	bf44      	itt	mi
 800a9c0:	2320      	movmi	r3, #32
 800a9c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9c6:	0713      	lsls	r3, r2, #28
 800a9c8:	bf44      	itt	mi
 800a9ca:	232b      	movmi	r3, #43	; 0x2b
 800a9cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9d4:	2b2a      	cmp	r3, #42	; 0x2a
 800a9d6:	d015      	beq.n	800aa04 <_vfiprintf_r+0x13c>
 800a9d8:	9a07      	ldr	r2, [sp, #28]
 800a9da:	4654      	mov	r4, sl
 800a9dc:	2000      	movs	r0, #0
 800a9de:	f04f 0c0a 	mov.w	ip, #10
 800a9e2:	4621      	mov	r1, r4
 800a9e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9e8:	3b30      	subs	r3, #48	; 0x30
 800a9ea:	2b09      	cmp	r3, #9
 800a9ec:	d94e      	bls.n	800aa8c <_vfiprintf_r+0x1c4>
 800a9ee:	b1b0      	cbz	r0, 800aa1e <_vfiprintf_r+0x156>
 800a9f0:	9207      	str	r2, [sp, #28]
 800a9f2:	e014      	b.n	800aa1e <_vfiprintf_r+0x156>
 800a9f4:	eba0 0308 	sub.w	r3, r0, r8
 800a9f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	9304      	str	r3, [sp, #16]
 800aa00:	46a2      	mov	sl, r4
 800aa02:	e7d2      	b.n	800a9aa <_vfiprintf_r+0xe2>
 800aa04:	9b03      	ldr	r3, [sp, #12]
 800aa06:	1d19      	adds	r1, r3, #4
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	9103      	str	r1, [sp, #12]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	bfbb      	ittet	lt
 800aa10:	425b      	neglt	r3, r3
 800aa12:	f042 0202 	orrlt.w	r2, r2, #2
 800aa16:	9307      	strge	r3, [sp, #28]
 800aa18:	9307      	strlt	r3, [sp, #28]
 800aa1a:	bfb8      	it	lt
 800aa1c:	9204      	strlt	r2, [sp, #16]
 800aa1e:	7823      	ldrb	r3, [r4, #0]
 800aa20:	2b2e      	cmp	r3, #46	; 0x2e
 800aa22:	d10c      	bne.n	800aa3e <_vfiprintf_r+0x176>
 800aa24:	7863      	ldrb	r3, [r4, #1]
 800aa26:	2b2a      	cmp	r3, #42	; 0x2a
 800aa28:	d135      	bne.n	800aa96 <_vfiprintf_r+0x1ce>
 800aa2a:	9b03      	ldr	r3, [sp, #12]
 800aa2c:	1d1a      	adds	r2, r3, #4
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	9203      	str	r2, [sp, #12]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	bfb8      	it	lt
 800aa36:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa3a:	3402      	adds	r4, #2
 800aa3c:	9305      	str	r3, [sp, #20]
 800aa3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab24 <_vfiprintf_r+0x25c>
 800aa42:	7821      	ldrb	r1, [r4, #0]
 800aa44:	2203      	movs	r2, #3
 800aa46:	4650      	mov	r0, sl
 800aa48:	f7f5 fbca 	bl	80001e0 <memchr>
 800aa4c:	b140      	cbz	r0, 800aa60 <_vfiprintf_r+0x198>
 800aa4e:	2340      	movs	r3, #64	; 0x40
 800aa50:	eba0 000a 	sub.w	r0, r0, sl
 800aa54:	fa03 f000 	lsl.w	r0, r3, r0
 800aa58:	9b04      	ldr	r3, [sp, #16]
 800aa5a:	4303      	orrs	r3, r0
 800aa5c:	3401      	adds	r4, #1
 800aa5e:	9304      	str	r3, [sp, #16]
 800aa60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa64:	482c      	ldr	r0, [pc, #176]	; (800ab18 <_vfiprintf_r+0x250>)
 800aa66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa6a:	2206      	movs	r2, #6
 800aa6c:	f7f5 fbb8 	bl	80001e0 <memchr>
 800aa70:	2800      	cmp	r0, #0
 800aa72:	d03f      	beq.n	800aaf4 <_vfiprintf_r+0x22c>
 800aa74:	4b29      	ldr	r3, [pc, #164]	; (800ab1c <_vfiprintf_r+0x254>)
 800aa76:	bb1b      	cbnz	r3, 800aac0 <_vfiprintf_r+0x1f8>
 800aa78:	9b03      	ldr	r3, [sp, #12]
 800aa7a:	3307      	adds	r3, #7
 800aa7c:	f023 0307 	bic.w	r3, r3, #7
 800aa80:	3308      	adds	r3, #8
 800aa82:	9303      	str	r3, [sp, #12]
 800aa84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa86:	443b      	add	r3, r7
 800aa88:	9309      	str	r3, [sp, #36]	; 0x24
 800aa8a:	e767      	b.n	800a95c <_vfiprintf_r+0x94>
 800aa8c:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa90:	460c      	mov	r4, r1
 800aa92:	2001      	movs	r0, #1
 800aa94:	e7a5      	b.n	800a9e2 <_vfiprintf_r+0x11a>
 800aa96:	2300      	movs	r3, #0
 800aa98:	3401      	adds	r4, #1
 800aa9a:	9305      	str	r3, [sp, #20]
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	f04f 0c0a 	mov.w	ip, #10
 800aaa2:	4620      	mov	r0, r4
 800aaa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaa8:	3a30      	subs	r2, #48	; 0x30
 800aaaa:	2a09      	cmp	r2, #9
 800aaac:	d903      	bls.n	800aab6 <_vfiprintf_r+0x1ee>
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d0c5      	beq.n	800aa3e <_vfiprintf_r+0x176>
 800aab2:	9105      	str	r1, [sp, #20]
 800aab4:	e7c3      	b.n	800aa3e <_vfiprintf_r+0x176>
 800aab6:	fb0c 2101 	mla	r1, ip, r1, r2
 800aaba:	4604      	mov	r4, r0
 800aabc:	2301      	movs	r3, #1
 800aabe:	e7f0      	b.n	800aaa2 <_vfiprintf_r+0x1da>
 800aac0:	ab03      	add	r3, sp, #12
 800aac2:	9300      	str	r3, [sp, #0]
 800aac4:	462a      	mov	r2, r5
 800aac6:	4b16      	ldr	r3, [pc, #88]	; (800ab20 <_vfiprintf_r+0x258>)
 800aac8:	a904      	add	r1, sp, #16
 800aaca:	4630      	mov	r0, r6
 800aacc:	f7fb fae0 	bl	8006090 <_printf_float>
 800aad0:	4607      	mov	r7, r0
 800aad2:	1c78      	adds	r0, r7, #1
 800aad4:	d1d6      	bne.n	800aa84 <_vfiprintf_r+0x1bc>
 800aad6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aad8:	07d9      	lsls	r1, r3, #31
 800aada:	d405      	bmi.n	800aae8 <_vfiprintf_r+0x220>
 800aadc:	89ab      	ldrh	r3, [r5, #12]
 800aade:	059a      	lsls	r2, r3, #22
 800aae0:	d402      	bmi.n	800aae8 <_vfiprintf_r+0x220>
 800aae2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aae4:	f7fe fd3e 	bl	8009564 <__retarget_lock_release_recursive>
 800aae8:	89ab      	ldrh	r3, [r5, #12]
 800aaea:	065b      	lsls	r3, r3, #25
 800aaec:	f53f af12 	bmi.w	800a914 <_vfiprintf_r+0x4c>
 800aaf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aaf2:	e711      	b.n	800a918 <_vfiprintf_r+0x50>
 800aaf4:	ab03      	add	r3, sp, #12
 800aaf6:	9300      	str	r3, [sp, #0]
 800aaf8:	462a      	mov	r2, r5
 800aafa:	4b09      	ldr	r3, [pc, #36]	; (800ab20 <_vfiprintf_r+0x258>)
 800aafc:	a904      	add	r1, sp, #16
 800aafe:	4630      	mov	r0, r6
 800ab00:	f7fb fd6a 	bl	80065d8 <_printf_i>
 800ab04:	e7e4      	b.n	800aad0 <_vfiprintf_r+0x208>
 800ab06:	bf00      	nop
 800ab08:	0800b9dc 	.word	0x0800b9dc
 800ab0c:	0800b9fc 	.word	0x0800b9fc
 800ab10:	0800b9bc 	.word	0x0800b9bc
 800ab14:	0800bbf4 	.word	0x0800bbf4
 800ab18:	0800bbfe 	.word	0x0800bbfe
 800ab1c:	08006091 	.word	0x08006091
 800ab20:	0800a8a3 	.word	0x0800a8a3
 800ab24:	0800bbfa 	.word	0x0800bbfa

0800ab28 <_scanf_chars>:
 800ab28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab2c:	4615      	mov	r5, r2
 800ab2e:	688a      	ldr	r2, [r1, #8]
 800ab30:	4680      	mov	r8, r0
 800ab32:	460c      	mov	r4, r1
 800ab34:	b932      	cbnz	r2, 800ab44 <_scanf_chars+0x1c>
 800ab36:	698a      	ldr	r2, [r1, #24]
 800ab38:	2a00      	cmp	r2, #0
 800ab3a:	bf0c      	ite	eq
 800ab3c:	2201      	moveq	r2, #1
 800ab3e:	f04f 32ff 	movne.w	r2, #4294967295
 800ab42:	608a      	str	r2, [r1, #8]
 800ab44:	6822      	ldr	r2, [r4, #0]
 800ab46:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800abd8 <_scanf_chars+0xb0>
 800ab4a:	06d1      	lsls	r1, r2, #27
 800ab4c:	bf5f      	itttt	pl
 800ab4e:	681a      	ldrpl	r2, [r3, #0]
 800ab50:	1d11      	addpl	r1, r2, #4
 800ab52:	6019      	strpl	r1, [r3, #0]
 800ab54:	6816      	ldrpl	r6, [r2, #0]
 800ab56:	2700      	movs	r7, #0
 800ab58:	69a0      	ldr	r0, [r4, #24]
 800ab5a:	b188      	cbz	r0, 800ab80 <_scanf_chars+0x58>
 800ab5c:	2801      	cmp	r0, #1
 800ab5e:	d107      	bne.n	800ab70 <_scanf_chars+0x48>
 800ab60:	682a      	ldr	r2, [r5, #0]
 800ab62:	7811      	ldrb	r1, [r2, #0]
 800ab64:	6962      	ldr	r2, [r4, #20]
 800ab66:	5c52      	ldrb	r2, [r2, r1]
 800ab68:	b952      	cbnz	r2, 800ab80 <_scanf_chars+0x58>
 800ab6a:	2f00      	cmp	r7, #0
 800ab6c:	d031      	beq.n	800abd2 <_scanf_chars+0xaa>
 800ab6e:	e022      	b.n	800abb6 <_scanf_chars+0x8e>
 800ab70:	2802      	cmp	r0, #2
 800ab72:	d120      	bne.n	800abb6 <_scanf_chars+0x8e>
 800ab74:	682b      	ldr	r3, [r5, #0]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	f813 3009 	ldrb.w	r3, [r3, r9]
 800ab7c:	071b      	lsls	r3, r3, #28
 800ab7e:	d41a      	bmi.n	800abb6 <_scanf_chars+0x8e>
 800ab80:	6823      	ldr	r3, [r4, #0]
 800ab82:	06da      	lsls	r2, r3, #27
 800ab84:	bf5e      	ittt	pl
 800ab86:	682b      	ldrpl	r3, [r5, #0]
 800ab88:	781b      	ldrbpl	r3, [r3, #0]
 800ab8a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ab8e:	682a      	ldr	r2, [r5, #0]
 800ab90:	686b      	ldr	r3, [r5, #4]
 800ab92:	3201      	adds	r2, #1
 800ab94:	602a      	str	r2, [r5, #0]
 800ab96:	68a2      	ldr	r2, [r4, #8]
 800ab98:	3b01      	subs	r3, #1
 800ab9a:	3a01      	subs	r2, #1
 800ab9c:	606b      	str	r3, [r5, #4]
 800ab9e:	3701      	adds	r7, #1
 800aba0:	60a2      	str	r2, [r4, #8]
 800aba2:	b142      	cbz	r2, 800abb6 <_scanf_chars+0x8e>
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	dcd7      	bgt.n	800ab58 <_scanf_chars+0x30>
 800aba8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800abac:	4629      	mov	r1, r5
 800abae:	4640      	mov	r0, r8
 800abb0:	4798      	blx	r3
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d0d0      	beq.n	800ab58 <_scanf_chars+0x30>
 800abb6:	6823      	ldr	r3, [r4, #0]
 800abb8:	f013 0310 	ands.w	r3, r3, #16
 800abbc:	d105      	bne.n	800abca <_scanf_chars+0xa2>
 800abbe:	68e2      	ldr	r2, [r4, #12]
 800abc0:	3201      	adds	r2, #1
 800abc2:	60e2      	str	r2, [r4, #12]
 800abc4:	69a2      	ldr	r2, [r4, #24]
 800abc6:	b102      	cbz	r2, 800abca <_scanf_chars+0xa2>
 800abc8:	7033      	strb	r3, [r6, #0]
 800abca:	6923      	ldr	r3, [r4, #16]
 800abcc:	443b      	add	r3, r7
 800abce:	6123      	str	r3, [r4, #16]
 800abd0:	2000      	movs	r0, #0
 800abd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abd6:	bf00      	nop
 800abd8:	0800b829 	.word	0x0800b829

0800abdc <_scanf_i>:
 800abdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe0:	4698      	mov	r8, r3
 800abe2:	4b76      	ldr	r3, [pc, #472]	; (800adbc <_scanf_i+0x1e0>)
 800abe4:	460c      	mov	r4, r1
 800abe6:	4682      	mov	sl, r0
 800abe8:	4616      	mov	r6, r2
 800abea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800abee:	b087      	sub	sp, #28
 800abf0:	ab03      	add	r3, sp, #12
 800abf2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800abf6:	4b72      	ldr	r3, [pc, #456]	; (800adc0 <_scanf_i+0x1e4>)
 800abf8:	69a1      	ldr	r1, [r4, #24]
 800abfa:	4a72      	ldr	r2, [pc, #456]	; (800adc4 <_scanf_i+0x1e8>)
 800abfc:	2903      	cmp	r1, #3
 800abfe:	bf18      	it	ne
 800ac00:	461a      	movne	r2, r3
 800ac02:	68a3      	ldr	r3, [r4, #8]
 800ac04:	9201      	str	r2, [sp, #4]
 800ac06:	1e5a      	subs	r2, r3, #1
 800ac08:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ac0c:	bf88      	it	hi
 800ac0e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ac12:	4627      	mov	r7, r4
 800ac14:	bf82      	ittt	hi
 800ac16:	eb03 0905 	addhi.w	r9, r3, r5
 800ac1a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ac1e:	60a3      	strhi	r3, [r4, #8]
 800ac20:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ac24:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800ac28:	bf98      	it	ls
 800ac2a:	f04f 0900 	movls.w	r9, #0
 800ac2e:	6023      	str	r3, [r4, #0]
 800ac30:	463d      	mov	r5, r7
 800ac32:	f04f 0b00 	mov.w	fp, #0
 800ac36:	6831      	ldr	r1, [r6, #0]
 800ac38:	ab03      	add	r3, sp, #12
 800ac3a:	7809      	ldrb	r1, [r1, #0]
 800ac3c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ac40:	2202      	movs	r2, #2
 800ac42:	f7f5 facd 	bl	80001e0 <memchr>
 800ac46:	b328      	cbz	r0, 800ac94 <_scanf_i+0xb8>
 800ac48:	f1bb 0f01 	cmp.w	fp, #1
 800ac4c:	d159      	bne.n	800ad02 <_scanf_i+0x126>
 800ac4e:	6862      	ldr	r2, [r4, #4]
 800ac50:	b92a      	cbnz	r2, 800ac5e <_scanf_i+0x82>
 800ac52:	6822      	ldr	r2, [r4, #0]
 800ac54:	2308      	movs	r3, #8
 800ac56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ac5a:	6063      	str	r3, [r4, #4]
 800ac5c:	6022      	str	r2, [r4, #0]
 800ac5e:	6822      	ldr	r2, [r4, #0]
 800ac60:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800ac64:	6022      	str	r2, [r4, #0]
 800ac66:	68a2      	ldr	r2, [r4, #8]
 800ac68:	1e51      	subs	r1, r2, #1
 800ac6a:	60a1      	str	r1, [r4, #8]
 800ac6c:	b192      	cbz	r2, 800ac94 <_scanf_i+0xb8>
 800ac6e:	6832      	ldr	r2, [r6, #0]
 800ac70:	1c51      	adds	r1, r2, #1
 800ac72:	6031      	str	r1, [r6, #0]
 800ac74:	7812      	ldrb	r2, [r2, #0]
 800ac76:	f805 2b01 	strb.w	r2, [r5], #1
 800ac7a:	6872      	ldr	r2, [r6, #4]
 800ac7c:	3a01      	subs	r2, #1
 800ac7e:	2a00      	cmp	r2, #0
 800ac80:	6072      	str	r2, [r6, #4]
 800ac82:	dc07      	bgt.n	800ac94 <_scanf_i+0xb8>
 800ac84:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800ac88:	4631      	mov	r1, r6
 800ac8a:	4650      	mov	r0, sl
 800ac8c:	4790      	blx	r2
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	f040 8085 	bne.w	800ad9e <_scanf_i+0x1c2>
 800ac94:	f10b 0b01 	add.w	fp, fp, #1
 800ac98:	f1bb 0f03 	cmp.w	fp, #3
 800ac9c:	d1cb      	bne.n	800ac36 <_scanf_i+0x5a>
 800ac9e:	6863      	ldr	r3, [r4, #4]
 800aca0:	b90b      	cbnz	r3, 800aca6 <_scanf_i+0xca>
 800aca2:	230a      	movs	r3, #10
 800aca4:	6063      	str	r3, [r4, #4]
 800aca6:	6863      	ldr	r3, [r4, #4]
 800aca8:	4947      	ldr	r1, [pc, #284]	; (800adc8 <_scanf_i+0x1ec>)
 800acaa:	6960      	ldr	r0, [r4, #20]
 800acac:	1ac9      	subs	r1, r1, r3
 800acae:	f000 f8ff 	bl	800aeb0 <__sccl>
 800acb2:	f04f 0b00 	mov.w	fp, #0
 800acb6:	68a3      	ldr	r3, [r4, #8]
 800acb8:	6822      	ldr	r2, [r4, #0]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d03d      	beq.n	800ad3a <_scanf_i+0x15e>
 800acbe:	6831      	ldr	r1, [r6, #0]
 800acc0:	6960      	ldr	r0, [r4, #20]
 800acc2:	f891 c000 	ldrb.w	ip, [r1]
 800acc6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800acca:	2800      	cmp	r0, #0
 800accc:	d035      	beq.n	800ad3a <_scanf_i+0x15e>
 800acce:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800acd2:	d124      	bne.n	800ad1e <_scanf_i+0x142>
 800acd4:	0510      	lsls	r0, r2, #20
 800acd6:	d522      	bpl.n	800ad1e <_scanf_i+0x142>
 800acd8:	f10b 0b01 	add.w	fp, fp, #1
 800acdc:	f1b9 0f00 	cmp.w	r9, #0
 800ace0:	d003      	beq.n	800acea <_scanf_i+0x10e>
 800ace2:	3301      	adds	r3, #1
 800ace4:	f109 39ff 	add.w	r9, r9, #4294967295
 800ace8:	60a3      	str	r3, [r4, #8]
 800acea:	6873      	ldr	r3, [r6, #4]
 800acec:	3b01      	subs	r3, #1
 800acee:	2b00      	cmp	r3, #0
 800acf0:	6073      	str	r3, [r6, #4]
 800acf2:	dd1b      	ble.n	800ad2c <_scanf_i+0x150>
 800acf4:	6833      	ldr	r3, [r6, #0]
 800acf6:	3301      	adds	r3, #1
 800acf8:	6033      	str	r3, [r6, #0]
 800acfa:	68a3      	ldr	r3, [r4, #8]
 800acfc:	3b01      	subs	r3, #1
 800acfe:	60a3      	str	r3, [r4, #8]
 800ad00:	e7d9      	b.n	800acb6 <_scanf_i+0xda>
 800ad02:	f1bb 0f02 	cmp.w	fp, #2
 800ad06:	d1ae      	bne.n	800ac66 <_scanf_i+0x8a>
 800ad08:	6822      	ldr	r2, [r4, #0]
 800ad0a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800ad0e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ad12:	d1bf      	bne.n	800ac94 <_scanf_i+0xb8>
 800ad14:	2310      	movs	r3, #16
 800ad16:	6063      	str	r3, [r4, #4]
 800ad18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ad1c:	e7a2      	b.n	800ac64 <_scanf_i+0x88>
 800ad1e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ad22:	6022      	str	r2, [r4, #0]
 800ad24:	780b      	ldrb	r3, [r1, #0]
 800ad26:	f805 3b01 	strb.w	r3, [r5], #1
 800ad2a:	e7de      	b.n	800acea <_scanf_i+0x10e>
 800ad2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ad30:	4631      	mov	r1, r6
 800ad32:	4650      	mov	r0, sl
 800ad34:	4798      	blx	r3
 800ad36:	2800      	cmp	r0, #0
 800ad38:	d0df      	beq.n	800acfa <_scanf_i+0x11e>
 800ad3a:	6823      	ldr	r3, [r4, #0]
 800ad3c:	05db      	lsls	r3, r3, #23
 800ad3e:	d50d      	bpl.n	800ad5c <_scanf_i+0x180>
 800ad40:	42bd      	cmp	r5, r7
 800ad42:	d909      	bls.n	800ad58 <_scanf_i+0x17c>
 800ad44:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ad48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad4c:	4632      	mov	r2, r6
 800ad4e:	4650      	mov	r0, sl
 800ad50:	4798      	blx	r3
 800ad52:	f105 39ff 	add.w	r9, r5, #4294967295
 800ad56:	464d      	mov	r5, r9
 800ad58:	42bd      	cmp	r5, r7
 800ad5a:	d02d      	beq.n	800adb8 <_scanf_i+0x1dc>
 800ad5c:	6822      	ldr	r2, [r4, #0]
 800ad5e:	f012 0210 	ands.w	r2, r2, #16
 800ad62:	d113      	bne.n	800ad8c <_scanf_i+0x1b0>
 800ad64:	702a      	strb	r2, [r5, #0]
 800ad66:	6863      	ldr	r3, [r4, #4]
 800ad68:	9e01      	ldr	r6, [sp, #4]
 800ad6a:	4639      	mov	r1, r7
 800ad6c:	4650      	mov	r0, sl
 800ad6e:	47b0      	blx	r6
 800ad70:	6821      	ldr	r1, [r4, #0]
 800ad72:	f8d8 3000 	ldr.w	r3, [r8]
 800ad76:	f011 0f20 	tst.w	r1, #32
 800ad7a:	d013      	beq.n	800ada4 <_scanf_i+0x1c8>
 800ad7c:	1d1a      	adds	r2, r3, #4
 800ad7e:	f8c8 2000 	str.w	r2, [r8]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	6018      	str	r0, [r3, #0]
 800ad86:	68e3      	ldr	r3, [r4, #12]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	60e3      	str	r3, [r4, #12]
 800ad8c:	1bed      	subs	r5, r5, r7
 800ad8e:	44ab      	add	fp, r5
 800ad90:	6925      	ldr	r5, [r4, #16]
 800ad92:	445d      	add	r5, fp
 800ad94:	6125      	str	r5, [r4, #16]
 800ad96:	2000      	movs	r0, #0
 800ad98:	b007      	add	sp, #28
 800ad9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad9e:	f04f 0b00 	mov.w	fp, #0
 800ada2:	e7ca      	b.n	800ad3a <_scanf_i+0x15e>
 800ada4:	1d1a      	adds	r2, r3, #4
 800ada6:	f8c8 2000 	str.w	r2, [r8]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f011 0f01 	tst.w	r1, #1
 800adb0:	bf14      	ite	ne
 800adb2:	8018      	strhne	r0, [r3, #0]
 800adb4:	6018      	streq	r0, [r3, #0]
 800adb6:	e7e6      	b.n	800ad86 <_scanf_i+0x1aa>
 800adb8:	2001      	movs	r0, #1
 800adba:	e7ed      	b.n	800ad98 <_scanf_i+0x1bc>
 800adbc:	0800b2a8 	.word	0x0800b2a8
 800adc0:	0800b005 	.word	0x0800b005
 800adc4:	08007c4d 	.word	0x08007c4d
 800adc8:	0800bc1e 	.word	0x0800bc1e

0800adcc <_putc_r>:
 800adcc:	b570      	push	{r4, r5, r6, lr}
 800adce:	460d      	mov	r5, r1
 800add0:	4614      	mov	r4, r2
 800add2:	4606      	mov	r6, r0
 800add4:	b118      	cbz	r0, 800adde <_putc_r+0x12>
 800add6:	6983      	ldr	r3, [r0, #24]
 800add8:	b90b      	cbnz	r3, 800adde <_putc_r+0x12>
 800adda:	f7fd ffb1 	bl	8008d40 <__sinit>
 800adde:	4b1c      	ldr	r3, [pc, #112]	; (800ae50 <_putc_r+0x84>)
 800ade0:	429c      	cmp	r4, r3
 800ade2:	d124      	bne.n	800ae2e <_putc_r+0x62>
 800ade4:	6874      	ldr	r4, [r6, #4]
 800ade6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ade8:	07d8      	lsls	r0, r3, #31
 800adea:	d405      	bmi.n	800adf8 <_putc_r+0x2c>
 800adec:	89a3      	ldrh	r3, [r4, #12]
 800adee:	0599      	lsls	r1, r3, #22
 800adf0:	d402      	bmi.n	800adf8 <_putc_r+0x2c>
 800adf2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adf4:	f7fe fbb5 	bl	8009562 <__retarget_lock_acquire_recursive>
 800adf8:	68a3      	ldr	r3, [r4, #8]
 800adfa:	3b01      	subs	r3, #1
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	60a3      	str	r3, [r4, #8]
 800ae00:	da05      	bge.n	800ae0e <_putc_r+0x42>
 800ae02:	69a2      	ldr	r2, [r4, #24]
 800ae04:	4293      	cmp	r3, r2
 800ae06:	db1c      	blt.n	800ae42 <_putc_r+0x76>
 800ae08:	b2eb      	uxtb	r3, r5
 800ae0a:	2b0a      	cmp	r3, #10
 800ae0c:	d019      	beq.n	800ae42 <_putc_r+0x76>
 800ae0e:	6823      	ldr	r3, [r4, #0]
 800ae10:	1c5a      	adds	r2, r3, #1
 800ae12:	6022      	str	r2, [r4, #0]
 800ae14:	701d      	strb	r5, [r3, #0]
 800ae16:	b2ed      	uxtb	r5, r5
 800ae18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae1a:	07da      	lsls	r2, r3, #31
 800ae1c:	d405      	bmi.n	800ae2a <_putc_r+0x5e>
 800ae1e:	89a3      	ldrh	r3, [r4, #12]
 800ae20:	059b      	lsls	r3, r3, #22
 800ae22:	d402      	bmi.n	800ae2a <_putc_r+0x5e>
 800ae24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae26:	f7fe fb9d 	bl	8009564 <__retarget_lock_release_recursive>
 800ae2a:	4628      	mov	r0, r5
 800ae2c:	bd70      	pop	{r4, r5, r6, pc}
 800ae2e:	4b09      	ldr	r3, [pc, #36]	; (800ae54 <_putc_r+0x88>)
 800ae30:	429c      	cmp	r4, r3
 800ae32:	d101      	bne.n	800ae38 <_putc_r+0x6c>
 800ae34:	68b4      	ldr	r4, [r6, #8]
 800ae36:	e7d6      	b.n	800ade6 <_putc_r+0x1a>
 800ae38:	4b07      	ldr	r3, [pc, #28]	; (800ae58 <_putc_r+0x8c>)
 800ae3a:	429c      	cmp	r4, r3
 800ae3c:	bf08      	it	eq
 800ae3e:	68f4      	ldreq	r4, [r6, #12]
 800ae40:	e7d1      	b.n	800ade6 <_putc_r+0x1a>
 800ae42:	4629      	mov	r1, r5
 800ae44:	4622      	mov	r2, r4
 800ae46:	4630      	mov	r0, r6
 800ae48:	f7fc ff02 	bl	8007c50 <__swbuf_r>
 800ae4c:	4605      	mov	r5, r0
 800ae4e:	e7e3      	b.n	800ae18 <_putc_r+0x4c>
 800ae50:	0800b9dc 	.word	0x0800b9dc
 800ae54:	0800b9fc 	.word	0x0800b9fc
 800ae58:	0800b9bc 	.word	0x0800b9bc

0800ae5c <_read_r>:
 800ae5c:	b538      	push	{r3, r4, r5, lr}
 800ae5e:	4d07      	ldr	r5, [pc, #28]	; (800ae7c <_read_r+0x20>)
 800ae60:	4604      	mov	r4, r0
 800ae62:	4608      	mov	r0, r1
 800ae64:	4611      	mov	r1, r2
 800ae66:	2200      	movs	r2, #0
 800ae68:	602a      	str	r2, [r5, #0]
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	f7f7 fb10 	bl	8002490 <_read>
 800ae70:	1c43      	adds	r3, r0, #1
 800ae72:	d102      	bne.n	800ae7a <_read_r+0x1e>
 800ae74:	682b      	ldr	r3, [r5, #0]
 800ae76:	b103      	cbz	r3, 800ae7a <_read_r+0x1e>
 800ae78:	6023      	str	r3, [r4, #0]
 800ae7a:	bd38      	pop	{r3, r4, r5, pc}
 800ae7c:	200008ec 	.word	0x200008ec

0800ae80 <nan>:
 800ae80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ae88 <nan+0x8>
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	00000000 	.word	0x00000000
 800ae8c:	7ff80000 	.word	0x7ff80000

0800ae90 <_sbrk_r>:
 800ae90:	b538      	push	{r3, r4, r5, lr}
 800ae92:	4d06      	ldr	r5, [pc, #24]	; (800aeac <_sbrk_r+0x1c>)
 800ae94:	2300      	movs	r3, #0
 800ae96:	4604      	mov	r4, r0
 800ae98:	4608      	mov	r0, r1
 800ae9a:	602b      	str	r3, [r5, #0]
 800ae9c:	f7f7 fb20 	bl	80024e0 <_sbrk>
 800aea0:	1c43      	adds	r3, r0, #1
 800aea2:	d102      	bne.n	800aeaa <_sbrk_r+0x1a>
 800aea4:	682b      	ldr	r3, [r5, #0]
 800aea6:	b103      	cbz	r3, 800aeaa <_sbrk_r+0x1a>
 800aea8:	6023      	str	r3, [r4, #0]
 800aeaa:	bd38      	pop	{r3, r4, r5, pc}
 800aeac:	200008ec 	.word	0x200008ec

0800aeb0 <__sccl>:
 800aeb0:	b570      	push	{r4, r5, r6, lr}
 800aeb2:	780b      	ldrb	r3, [r1, #0]
 800aeb4:	4604      	mov	r4, r0
 800aeb6:	2b5e      	cmp	r3, #94	; 0x5e
 800aeb8:	bf0b      	itete	eq
 800aeba:	784b      	ldrbeq	r3, [r1, #1]
 800aebc:	1c48      	addne	r0, r1, #1
 800aebe:	1c88      	addeq	r0, r1, #2
 800aec0:	2200      	movne	r2, #0
 800aec2:	bf08      	it	eq
 800aec4:	2201      	moveq	r2, #1
 800aec6:	1e61      	subs	r1, r4, #1
 800aec8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800aecc:	f801 2f01 	strb.w	r2, [r1, #1]!
 800aed0:	42a9      	cmp	r1, r5
 800aed2:	d1fb      	bne.n	800aecc <__sccl+0x1c>
 800aed4:	b90b      	cbnz	r3, 800aeda <__sccl+0x2a>
 800aed6:	3801      	subs	r0, #1
 800aed8:	bd70      	pop	{r4, r5, r6, pc}
 800aeda:	f082 0201 	eor.w	r2, r2, #1
 800aede:	54e2      	strb	r2, [r4, r3]
 800aee0:	4605      	mov	r5, r0
 800aee2:	4628      	mov	r0, r5
 800aee4:	f810 1b01 	ldrb.w	r1, [r0], #1
 800aee8:	292d      	cmp	r1, #45	; 0x2d
 800aeea:	d006      	beq.n	800aefa <__sccl+0x4a>
 800aeec:	295d      	cmp	r1, #93	; 0x5d
 800aeee:	d0f3      	beq.n	800aed8 <__sccl+0x28>
 800aef0:	b909      	cbnz	r1, 800aef6 <__sccl+0x46>
 800aef2:	4628      	mov	r0, r5
 800aef4:	e7f0      	b.n	800aed8 <__sccl+0x28>
 800aef6:	460b      	mov	r3, r1
 800aef8:	e7f1      	b.n	800aede <__sccl+0x2e>
 800aefa:	786e      	ldrb	r6, [r5, #1]
 800aefc:	2e5d      	cmp	r6, #93	; 0x5d
 800aefe:	d0fa      	beq.n	800aef6 <__sccl+0x46>
 800af00:	42b3      	cmp	r3, r6
 800af02:	dcf8      	bgt.n	800aef6 <__sccl+0x46>
 800af04:	3502      	adds	r5, #2
 800af06:	4619      	mov	r1, r3
 800af08:	3101      	adds	r1, #1
 800af0a:	428e      	cmp	r6, r1
 800af0c:	5462      	strb	r2, [r4, r1]
 800af0e:	dcfb      	bgt.n	800af08 <__sccl+0x58>
 800af10:	1af1      	subs	r1, r6, r3
 800af12:	3901      	subs	r1, #1
 800af14:	1c58      	adds	r0, r3, #1
 800af16:	42b3      	cmp	r3, r6
 800af18:	bfa8      	it	ge
 800af1a:	2100      	movge	r1, #0
 800af1c:	1843      	adds	r3, r0, r1
 800af1e:	e7e0      	b.n	800aee2 <__sccl+0x32>

0800af20 <_strtoul_l.constprop.0>:
 800af20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af24:	4f36      	ldr	r7, [pc, #216]	; (800b000 <_strtoul_l.constprop.0+0xe0>)
 800af26:	4686      	mov	lr, r0
 800af28:	460d      	mov	r5, r1
 800af2a:	4628      	mov	r0, r5
 800af2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800af30:	5de6      	ldrb	r6, [r4, r7]
 800af32:	f016 0608 	ands.w	r6, r6, #8
 800af36:	d1f8      	bne.n	800af2a <_strtoul_l.constprop.0+0xa>
 800af38:	2c2d      	cmp	r4, #45	; 0x2d
 800af3a:	d12f      	bne.n	800af9c <_strtoul_l.constprop.0+0x7c>
 800af3c:	782c      	ldrb	r4, [r5, #0]
 800af3e:	2601      	movs	r6, #1
 800af40:	1c85      	adds	r5, r0, #2
 800af42:	2b00      	cmp	r3, #0
 800af44:	d057      	beq.n	800aff6 <_strtoul_l.constprop.0+0xd6>
 800af46:	2b10      	cmp	r3, #16
 800af48:	d109      	bne.n	800af5e <_strtoul_l.constprop.0+0x3e>
 800af4a:	2c30      	cmp	r4, #48	; 0x30
 800af4c:	d107      	bne.n	800af5e <_strtoul_l.constprop.0+0x3e>
 800af4e:	7828      	ldrb	r0, [r5, #0]
 800af50:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800af54:	2858      	cmp	r0, #88	; 0x58
 800af56:	d149      	bne.n	800afec <_strtoul_l.constprop.0+0xcc>
 800af58:	786c      	ldrb	r4, [r5, #1]
 800af5a:	2310      	movs	r3, #16
 800af5c:	3502      	adds	r5, #2
 800af5e:	f04f 38ff 	mov.w	r8, #4294967295
 800af62:	2700      	movs	r7, #0
 800af64:	fbb8 f8f3 	udiv	r8, r8, r3
 800af68:	fb03 f908 	mul.w	r9, r3, r8
 800af6c:	ea6f 0909 	mvn.w	r9, r9
 800af70:	4638      	mov	r0, r7
 800af72:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800af76:	f1bc 0f09 	cmp.w	ip, #9
 800af7a:	d814      	bhi.n	800afa6 <_strtoul_l.constprop.0+0x86>
 800af7c:	4664      	mov	r4, ip
 800af7e:	42a3      	cmp	r3, r4
 800af80:	dd22      	ble.n	800afc8 <_strtoul_l.constprop.0+0xa8>
 800af82:	2f00      	cmp	r7, #0
 800af84:	db1d      	blt.n	800afc2 <_strtoul_l.constprop.0+0xa2>
 800af86:	4580      	cmp	r8, r0
 800af88:	d31b      	bcc.n	800afc2 <_strtoul_l.constprop.0+0xa2>
 800af8a:	d101      	bne.n	800af90 <_strtoul_l.constprop.0+0x70>
 800af8c:	45a1      	cmp	r9, r4
 800af8e:	db18      	blt.n	800afc2 <_strtoul_l.constprop.0+0xa2>
 800af90:	fb00 4003 	mla	r0, r0, r3, r4
 800af94:	2701      	movs	r7, #1
 800af96:	f815 4b01 	ldrb.w	r4, [r5], #1
 800af9a:	e7ea      	b.n	800af72 <_strtoul_l.constprop.0+0x52>
 800af9c:	2c2b      	cmp	r4, #43	; 0x2b
 800af9e:	bf04      	itt	eq
 800afa0:	782c      	ldrbeq	r4, [r5, #0]
 800afa2:	1c85      	addeq	r5, r0, #2
 800afa4:	e7cd      	b.n	800af42 <_strtoul_l.constprop.0+0x22>
 800afa6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800afaa:	f1bc 0f19 	cmp.w	ip, #25
 800afae:	d801      	bhi.n	800afb4 <_strtoul_l.constprop.0+0x94>
 800afb0:	3c37      	subs	r4, #55	; 0x37
 800afb2:	e7e4      	b.n	800af7e <_strtoul_l.constprop.0+0x5e>
 800afb4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800afb8:	f1bc 0f19 	cmp.w	ip, #25
 800afbc:	d804      	bhi.n	800afc8 <_strtoul_l.constprop.0+0xa8>
 800afbe:	3c57      	subs	r4, #87	; 0x57
 800afc0:	e7dd      	b.n	800af7e <_strtoul_l.constprop.0+0x5e>
 800afc2:	f04f 37ff 	mov.w	r7, #4294967295
 800afc6:	e7e6      	b.n	800af96 <_strtoul_l.constprop.0+0x76>
 800afc8:	2f00      	cmp	r7, #0
 800afca:	da07      	bge.n	800afdc <_strtoul_l.constprop.0+0xbc>
 800afcc:	2322      	movs	r3, #34	; 0x22
 800afce:	f8ce 3000 	str.w	r3, [lr]
 800afd2:	f04f 30ff 	mov.w	r0, #4294967295
 800afd6:	b932      	cbnz	r2, 800afe6 <_strtoul_l.constprop.0+0xc6>
 800afd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afdc:	b106      	cbz	r6, 800afe0 <_strtoul_l.constprop.0+0xc0>
 800afde:	4240      	negs	r0, r0
 800afe0:	2a00      	cmp	r2, #0
 800afe2:	d0f9      	beq.n	800afd8 <_strtoul_l.constprop.0+0xb8>
 800afe4:	b107      	cbz	r7, 800afe8 <_strtoul_l.constprop.0+0xc8>
 800afe6:	1e69      	subs	r1, r5, #1
 800afe8:	6011      	str	r1, [r2, #0]
 800afea:	e7f5      	b.n	800afd8 <_strtoul_l.constprop.0+0xb8>
 800afec:	2430      	movs	r4, #48	; 0x30
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d1b5      	bne.n	800af5e <_strtoul_l.constprop.0+0x3e>
 800aff2:	2308      	movs	r3, #8
 800aff4:	e7b3      	b.n	800af5e <_strtoul_l.constprop.0+0x3e>
 800aff6:	2c30      	cmp	r4, #48	; 0x30
 800aff8:	d0a9      	beq.n	800af4e <_strtoul_l.constprop.0+0x2e>
 800affa:	230a      	movs	r3, #10
 800affc:	e7af      	b.n	800af5e <_strtoul_l.constprop.0+0x3e>
 800affe:	bf00      	nop
 800b000:	0800b829 	.word	0x0800b829

0800b004 <_strtoul_r>:
 800b004:	f7ff bf8c 	b.w	800af20 <_strtoul_l.constprop.0>

0800b008 <__submore>:
 800b008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b00c:	460c      	mov	r4, r1
 800b00e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b010:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b014:	4299      	cmp	r1, r3
 800b016:	d11d      	bne.n	800b054 <__submore+0x4c>
 800b018:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b01c:	f7ff f888 	bl	800a130 <_malloc_r>
 800b020:	b918      	cbnz	r0, 800b02a <__submore+0x22>
 800b022:	f04f 30ff 	mov.w	r0, #4294967295
 800b026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b02a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b02e:	63a3      	str	r3, [r4, #56]	; 0x38
 800b030:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b034:	6360      	str	r0, [r4, #52]	; 0x34
 800b036:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b03a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b03e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b042:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b046:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b04a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b04e:	6020      	str	r0, [r4, #0]
 800b050:	2000      	movs	r0, #0
 800b052:	e7e8      	b.n	800b026 <__submore+0x1e>
 800b054:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b056:	0077      	lsls	r7, r6, #1
 800b058:	463a      	mov	r2, r7
 800b05a:	f000 f895 	bl	800b188 <_realloc_r>
 800b05e:	4605      	mov	r5, r0
 800b060:	2800      	cmp	r0, #0
 800b062:	d0de      	beq.n	800b022 <__submore+0x1a>
 800b064:	eb00 0806 	add.w	r8, r0, r6
 800b068:	4601      	mov	r1, r0
 800b06a:	4632      	mov	r2, r6
 800b06c:	4640      	mov	r0, r8
 800b06e:	f7fe fb0d 	bl	800968c <memcpy>
 800b072:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b076:	f8c4 8000 	str.w	r8, [r4]
 800b07a:	e7e9      	b.n	800b050 <__submore+0x48>

0800b07c <__ascii_wctomb>:
 800b07c:	b149      	cbz	r1, 800b092 <__ascii_wctomb+0x16>
 800b07e:	2aff      	cmp	r2, #255	; 0xff
 800b080:	bf85      	ittet	hi
 800b082:	238a      	movhi	r3, #138	; 0x8a
 800b084:	6003      	strhi	r3, [r0, #0]
 800b086:	700a      	strbls	r2, [r1, #0]
 800b088:	f04f 30ff 	movhi.w	r0, #4294967295
 800b08c:	bf98      	it	ls
 800b08e:	2001      	movls	r0, #1
 800b090:	4770      	bx	lr
 800b092:	4608      	mov	r0, r1
 800b094:	4770      	bx	lr
	...

0800b098 <__assert_func>:
 800b098:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b09a:	4614      	mov	r4, r2
 800b09c:	461a      	mov	r2, r3
 800b09e:	4b09      	ldr	r3, [pc, #36]	; (800b0c4 <__assert_func+0x2c>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	4605      	mov	r5, r0
 800b0a4:	68d8      	ldr	r0, [r3, #12]
 800b0a6:	b14c      	cbz	r4, 800b0bc <__assert_func+0x24>
 800b0a8:	4b07      	ldr	r3, [pc, #28]	; (800b0c8 <__assert_func+0x30>)
 800b0aa:	9100      	str	r1, [sp, #0]
 800b0ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0b0:	4906      	ldr	r1, [pc, #24]	; (800b0cc <__assert_func+0x34>)
 800b0b2:	462b      	mov	r3, r5
 800b0b4:	f000 f80e 	bl	800b0d4 <fiprintf>
 800b0b8:	f000 f895 	bl	800b1e6 <abort>
 800b0bc:	4b04      	ldr	r3, [pc, #16]	; (800b0d0 <__assert_func+0x38>)
 800b0be:	461c      	mov	r4, r3
 800b0c0:	e7f3      	b.n	800b0aa <__assert_func+0x12>
 800b0c2:	bf00      	nop
 800b0c4:	2000003c 	.word	0x2000003c
 800b0c8:	0800bc20 	.word	0x0800bc20
 800b0cc:	0800bc2d 	.word	0x0800bc2d
 800b0d0:	0800b5a1 	.word	0x0800b5a1

0800b0d4 <fiprintf>:
 800b0d4:	b40e      	push	{r1, r2, r3}
 800b0d6:	b503      	push	{r0, r1, lr}
 800b0d8:	4601      	mov	r1, r0
 800b0da:	ab03      	add	r3, sp, #12
 800b0dc:	4805      	ldr	r0, [pc, #20]	; (800b0f4 <fiprintf+0x20>)
 800b0de:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0e2:	6800      	ldr	r0, [r0, #0]
 800b0e4:	9301      	str	r3, [sp, #4]
 800b0e6:	f7ff fbef 	bl	800a8c8 <_vfiprintf_r>
 800b0ea:	b002      	add	sp, #8
 800b0ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0f0:	b003      	add	sp, #12
 800b0f2:	4770      	bx	lr
 800b0f4:	2000003c 	.word	0x2000003c

0800b0f8 <_fstat_r>:
 800b0f8:	b538      	push	{r3, r4, r5, lr}
 800b0fa:	4d07      	ldr	r5, [pc, #28]	; (800b118 <_fstat_r+0x20>)
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	4604      	mov	r4, r0
 800b100:	4608      	mov	r0, r1
 800b102:	4611      	mov	r1, r2
 800b104:	602b      	str	r3, [r5, #0]
 800b106:	f7f7 f9e2 	bl	80024ce <_fstat>
 800b10a:	1c43      	adds	r3, r0, #1
 800b10c:	d102      	bne.n	800b114 <_fstat_r+0x1c>
 800b10e:	682b      	ldr	r3, [r5, #0]
 800b110:	b103      	cbz	r3, 800b114 <_fstat_r+0x1c>
 800b112:	6023      	str	r3, [r4, #0]
 800b114:	bd38      	pop	{r3, r4, r5, pc}
 800b116:	bf00      	nop
 800b118:	200008ec 	.word	0x200008ec

0800b11c <_isatty_r>:
 800b11c:	b538      	push	{r3, r4, r5, lr}
 800b11e:	4d06      	ldr	r5, [pc, #24]	; (800b138 <_isatty_r+0x1c>)
 800b120:	2300      	movs	r3, #0
 800b122:	4604      	mov	r4, r0
 800b124:	4608      	mov	r0, r1
 800b126:	602b      	str	r3, [r5, #0]
 800b128:	f7f7 f9d6 	bl	80024d8 <_isatty>
 800b12c:	1c43      	adds	r3, r0, #1
 800b12e:	d102      	bne.n	800b136 <_isatty_r+0x1a>
 800b130:	682b      	ldr	r3, [r5, #0]
 800b132:	b103      	cbz	r3, 800b136 <_isatty_r+0x1a>
 800b134:	6023      	str	r3, [r4, #0]
 800b136:	bd38      	pop	{r3, r4, r5, pc}
 800b138:	200008ec 	.word	0x200008ec

0800b13c <memmove>:
 800b13c:	4288      	cmp	r0, r1
 800b13e:	b510      	push	{r4, lr}
 800b140:	eb01 0402 	add.w	r4, r1, r2
 800b144:	d902      	bls.n	800b14c <memmove+0x10>
 800b146:	4284      	cmp	r4, r0
 800b148:	4623      	mov	r3, r4
 800b14a:	d807      	bhi.n	800b15c <memmove+0x20>
 800b14c:	1e43      	subs	r3, r0, #1
 800b14e:	42a1      	cmp	r1, r4
 800b150:	d008      	beq.n	800b164 <memmove+0x28>
 800b152:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b156:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b15a:	e7f8      	b.n	800b14e <memmove+0x12>
 800b15c:	4402      	add	r2, r0
 800b15e:	4601      	mov	r1, r0
 800b160:	428a      	cmp	r2, r1
 800b162:	d100      	bne.n	800b166 <memmove+0x2a>
 800b164:	bd10      	pop	{r4, pc}
 800b166:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b16a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b16e:	e7f7      	b.n	800b160 <memmove+0x24>

0800b170 <__malloc_lock>:
 800b170:	4801      	ldr	r0, [pc, #4]	; (800b178 <__malloc_lock+0x8>)
 800b172:	f7fe b9f6 	b.w	8009562 <__retarget_lock_acquire_recursive>
 800b176:	bf00      	nop
 800b178:	200008e0 	.word	0x200008e0

0800b17c <__malloc_unlock>:
 800b17c:	4801      	ldr	r0, [pc, #4]	; (800b184 <__malloc_unlock+0x8>)
 800b17e:	f7fe b9f1 	b.w	8009564 <__retarget_lock_release_recursive>
 800b182:	bf00      	nop
 800b184:	200008e0 	.word	0x200008e0

0800b188 <_realloc_r>:
 800b188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b18c:	4680      	mov	r8, r0
 800b18e:	4614      	mov	r4, r2
 800b190:	460e      	mov	r6, r1
 800b192:	b921      	cbnz	r1, 800b19e <_realloc_r+0x16>
 800b194:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b198:	4611      	mov	r1, r2
 800b19a:	f7fe bfc9 	b.w	800a130 <_malloc_r>
 800b19e:	b92a      	cbnz	r2, 800b1ac <_realloc_r+0x24>
 800b1a0:	f7fe ff5a 	bl	800a058 <_free_r>
 800b1a4:	4625      	mov	r5, r4
 800b1a6:	4628      	mov	r0, r5
 800b1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1ac:	f000 f822 	bl	800b1f4 <_malloc_usable_size_r>
 800b1b0:	4284      	cmp	r4, r0
 800b1b2:	4607      	mov	r7, r0
 800b1b4:	d802      	bhi.n	800b1bc <_realloc_r+0x34>
 800b1b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b1ba:	d812      	bhi.n	800b1e2 <_realloc_r+0x5a>
 800b1bc:	4621      	mov	r1, r4
 800b1be:	4640      	mov	r0, r8
 800b1c0:	f7fe ffb6 	bl	800a130 <_malloc_r>
 800b1c4:	4605      	mov	r5, r0
 800b1c6:	2800      	cmp	r0, #0
 800b1c8:	d0ed      	beq.n	800b1a6 <_realloc_r+0x1e>
 800b1ca:	42bc      	cmp	r4, r7
 800b1cc:	4622      	mov	r2, r4
 800b1ce:	4631      	mov	r1, r6
 800b1d0:	bf28      	it	cs
 800b1d2:	463a      	movcs	r2, r7
 800b1d4:	f7fe fa5a 	bl	800968c <memcpy>
 800b1d8:	4631      	mov	r1, r6
 800b1da:	4640      	mov	r0, r8
 800b1dc:	f7fe ff3c 	bl	800a058 <_free_r>
 800b1e0:	e7e1      	b.n	800b1a6 <_realloc_r+0x1e>
 800b1e2:	4635      	mov	r5, r6
 800b1e4:	e7df      	b.n	800b1a6 <_realloc_r+0x1e>

0800b1e6 <abort>:
 800b1e6:	b508      	push	{r3, lr}
 800b1e8:	2006      	movs	r0, #6
 800b1ea:	f000 f833 	bl	800b254 <raise>
 800b1ee:	2001      	movs	r0, #1
 800b1f0:	f7f7 f948 	bl	8002484 <_exit>

0800b1f4 <_malloc_usable_size_r>:
 800b1f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1f8:	1f18      	subs	r0, r3, #4
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	bfbc      	itt	lt
 800b1fe:	580b      	ldrlt	r3, [r1, r0]
 800b200:	18c0      	addlt	r0, r0, r3
 800b202:	4770      	bx	lr

0800b204 <_raise_r>:
 800b204:	291f      	cmp	r1, #31
 800b206:	b538      	push	{r3, r4, r5, lr}
 800b208:	4604      	mov	r4, r0
 800b20a:	460d      	mov	r5, r1
 800b20c:	d904      	bls.n	800b218 <_raise_r+0x14>
 800b20e:	2316      	movs	r3, #22
 800b210:	6003      	str	r3, [r0, #0]
 800b212:	f04f 30ff 	mov.w	r0, #4294967295
 800b216:	bd38      	pop	{r3, r4, r5, pc}
 800b218:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b21a:	b112      	cbz	r2, 800b222 <_raise_r+0x1e>
 800b21c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b220:	b94b      	cbnz	r3, 800b236 <_raise_r+0x32>
 800b222:	4620      	mov	r0, r4
 800b224:	f000 f830 	bl	800b288 <_getpid_r>
 800b228:	462a      	mov	r2, r5
 800b22a:	4601      	mov	r1, r0
 800b22c:	4620      	mov	r0, r4
 800b22e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b232:	f000 b817 	b.w	800b264 <_kill_r>
 800b236:	2b01      	cmp	r3, #1
 800b238:	d00a      	beq.n	800b250 <_raise_r+0x4c>
 800b23a:	1c59      	adds	r1, r3, #1
 800b23c:	d103      	bne.n	800b246 <_raise_r+0x42>
 800b23e:	2316      	movs	r3, #22
 800b240:	6003      	str	r3, [r0, #0]
 800b242:	2001      	movs	r0, #1
 800b244:	e7e7      	b.n	800b216 <_raise_r+0x12>
 800b246:	2400      	movs	r4, #0
 800b248:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b24c:	4628      	mov	r0, r5
 800b24e:	4798      	blx	r3
 800b250:	2000      	movs	r0, #0
 800b252:	e7e0      	b.n	800b216 <_raise_r+0x12>

0800b254 <raise>:
 800b254:	4b02      	ldr	r3, [pc, #8]	; (800b260 <raise+0xc>)
 800b256:	4601      	mov	r1, r0
 800b258:	6818      	ldr	r0, [r3, #0]
 800b25a:	f7ff bfd3 	b.w	800b204 <_raise_r>
 800b25e:	bf00      	nop
 800b260:	2000003c 	.word	0x2000003c

0800b264 <_kill_r>:
 800b264:	b538      	push	{r3, r4, r5, lr}
 800b266:	4d07      	ldr	r5, [pc, #28]	; (800b284 <_kill_r+0x20>)
 800b268:	2300      	movs	r3, #0
 800b26a:	4604      	mov	r4, r0
 800b26c:	4608      	mov	r0, r1
 800b26e:	4611      	mov	r1, r2
 800b270:	602b      	str	r3, [r5, #0]
 800b272:	f7f7 f8ff 	bl	8002474 <_kill>
 800b276:	1c43      	adds	r3, r0, #1
 800b278:	d102      	bne.n	800b280 <_kill_r+0x1c>
 800b27a:	682b      	ldr	r3, [r5, #0]
 800b27c:	b103      	cbz	r3, 800b280 <_kill_r+0x1c>
 800b27e:	6023      	str	r3, [r4, #0]
 800b280:	bd38      	pop	{r3, r4, r5, pc}
 800b282:	bf00      	nop
 800b284:	200008ec 	.word	0x200008ec

0800b288 <_getpid_r>:
 800b288:	f7f7 b8f2 	b.w	8002470 <_getpid>

0800b28c <_init>:
 800b28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b28e:	bf00      	nop
 800b290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b292:	bc08      	pop	{r3}
 800b294:	469e      	mov	lr, r3
 800b296:	4770      	bx	lr

0800b298 <_fini>:
 800b298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b29a:	bf00      	nop
 800b29c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b29e:	bc08      	pop	{r3}
 800b2a0:	469e      	mov	lr, r3
 800b2a2:	4770      	bx	lr
