<!--
	- I/O mapping
	- Version: 
	- Date: Wed Apr 24 12:58:45 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[20599:20599]" net="data_input[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20032:20032]" net="data_input[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[21094:21094]" net="$auto$rs_design_edit.cc:317:add_wire_btw_prims$467" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8624:8624]" net="$auto$rs_design_edit.cc:317:add_wire_btw_prims$466" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[20686:20686]" net="clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8902:8902]" net="out[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20746:20746]" net="out[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20726:20726]" net="$auto$rs_design_edit.cc:572:execute$465" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20488:20488]" net="$auto$rs_design_edit.cc:572:execute$464" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[21412:21412]" net="$auto$rs_design_edit.cc:317:add_wire_btw_prims$468" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[20675:20675]" net="$auto$rs_design_edit.cc:572:execute$462" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[19455:19455]" net="$auto$rs_design_edit.cc:572:execute$461" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8576:8576]" net="$auto$rs_design_edit.cc:572:execute$463" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8535:8535]" net="$auto$rs_design_edit.cc:317:add_wire_btw_prims$469" dir="output"/>
</io_mapping>
