
*** Running vivado
    with args -log Layernorm_process_mean_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Layernorm_process_mean_top_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 30 19:38:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Layernorm_process_mean_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alhua/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top Layernorm_process_mean_top_0_0 -part xc7z010iclg225-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1927.855 ; gain = 388.781 ; free physical = 1168 ; free virtual = 6219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Layernorm_process_mean_top_0_0' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/ip/Layernorm_process_mean_top_0_0/synth/Layernorm_process_mean_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'process_mean_top' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:28]
INFO: [Synth 8-6157] synthesizing module 'bf_sub' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/.Xil/Vivado-14140-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_sub' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/.Xil/Vivado-14140-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bf_mul' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/.Xil/Vivado-14140-Hua/realtime/bf_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_mul' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/.Xil/Vivado-14140-Hua/realtime/bf_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mean_fifo' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/align_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'align_mul' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/.Xil/Vivado-14140-Hua/realtime/align_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'align_mul' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/.Xil/Vivado-14140-Hua/realtime/align_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mean_fifo' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/align_fifo.v:23]
WARNING: [Synth 8-689] width (129) of port connection 'S_AXIS_TDATA' does not match port width (128) of module 'mean_fifo' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:86]
WARNING: [Synth 8-7071] port 'M_AXIS_TLAST' of module 'mean_fifo' is unconnected for instance 'fifo_u' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:83]
WARNING: [Synth 8-7023] instance 'fifo_u' of module 'mean_fifo' has 9 connections declared, but only 8 given [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:83]
INFO: [Synth 8-6155] done synthesizing module 'process_mean_top' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Layernorm_process_mean_top_0_0' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/ip/Layernorm_process_mean_top_0_0/synth/Layernorm_process_mean_top_0_0.v:53]
WARNING: [Synth 8-3848] Net M_AXIS_TLAST in module/entity mean_fifo does not have driver. [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/align_fifo.v:33]
WARNING: [Synth 8-7129] Port M_AXIS_TLAST in module mean_fifo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2000.793 ; gain = 461.719 ; free physical = 971 ; free virtual = 6008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.605 ; gain = 479.531 ; free physical = 956 ; free virtual = 5993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.605 ; gain = 479.531 ; free physical = 956 ; free virtual = 5993
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.605 ; gain = 0.000 ; free physical = 956 ; free virtual = 5993
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[0].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[0].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[1].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[1].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[2].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[2].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[3].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[3].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[4].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[4].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[5].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[5].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[6].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[6].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[7].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[7].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/cal_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/cal_mean'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/cal_meansquare'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/cal_meansquare'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/align_mul/align_mul/align_mul_in_context.xdc] for cell 'inst/fifo_u/shift_ram_u'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/align_mul/align_mul/align_mul_in_context.xdc] for cell 'inst/fifo_u/shift_ram_u'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/ip/Layernorm_process_mean_top_0_0/Layernorm_process_mean_top_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/ip/Layernorm_process_mean_top_0_0/Layernorm_process_mean_top_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.344 ; gain = 0.000 ; free physical = 937 ; free virtual = 5955
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.344 ; gain = 0.000 ; free physical = 937 ; free virtual = 5955
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2126.344 ; gain = 587.270 ; free physical = 974 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2134.348 ; gain = 595.273 ; free physical = 974 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[0].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[1].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[2].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[3].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[4].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[5].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[6].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[7].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cal_mean. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cal_meansquare. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fifo_u/shift_ram_u. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2134.348 ; gain = 595.273 ; free physical = 974 ; free virtual = 5991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2134.348 ; gain = 595.273 ; free physical = 974 ; free virtual = 5992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2134.348 ; gain = 595.273 ; free physical = 977 ; free virtual = 5997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.348 ; gain = 627.273 ; free physical = 847 ; free virtual = 5867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.363 ; gain = 637.289 ; free physical = 839 ; free virtual = 5859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2177.371 ; gain = 638.297 ; free physical = 839 ; free virtual = 5859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.184 ; gain = 807.109 ; free physical = 389 ; free virtual = 5409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.184 ; gain = 807.109 ; free physical = 389 ; free virtual = 5409
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fifo_ready with 1st driver pin 'inst/sub_mean[0].sub_mean/s_axis_a_tready' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fifo_ready with 2nd driver pin 'inst/sub_mean[1].sub_mean/s_axis_a_tready' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fifo_ready with 3rd driver pin 'inst/sub_mean[2].sub_mean/s_axis_a_tready' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fifo_ready with 4th driver pin 'inst/sub_mean[3].sub_mean/s_axis_a_tready' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fifo_ready with 5th driver pin 'inst/sub_mean[4].sub_mean/s_axis_a_tready' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fifo_ready with 6th driver pin 'inst/sub_mean[5].sub_mean/s_axis_a_tready' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fifo_ready with 7th driver pin 'inst/sub_mean[6].sub_mean/s_axis_a_tready' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fifo_ready with 8th driver pin 'inst/sub_mean[7].sub_mean/s_axis_a_tready' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin zero_mean_valid with 1st driver pin 'inst/sub_mean[0].sub_mean/m_axis_result_tvalid' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin zero_mean_valid with 2nd driver pin 'inst/sub_mean[1].sub_mean/m_axis_result_tvalid' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin zero_mean_valid with 3rd driver pin 'inst/sub_mean[2].sub_mean/m_axis_result_tvalid' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin zero_mean_valid with 4th driver pin 'inst/sub_mean[3].sub_mean/m_axis_result_tvalid' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin zero_mean_valid with 5th driver pin 'inst/sub_mean[4].sub_mean/m_axis_result_tvalid' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin zero_mean_valid with 6th driver pin 'inst/sub_mean[5].sub_mean/m_axis_result_tvalid' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin zero_mean_valid with 7th driver pin 'inst/sub_mean[6].sub_mean/m_axis_result_tvalid' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin zero_mean_valid with 8th driver pin 'inst/sub_mean[7].sub_mean/m_axis_result_tvalid' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v:127]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.184 ; gain = 807.109 ; free physical = 389 ; free virtual = 5409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.184 ; gain = 807.109 ; free physical = 391 ; free virtual = 5411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.184 ; gain = 807.109 ; free physical = 391 ; free virtual = 5411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.184 ; gain = 807.109 ; free physical = 391 ; free virtual = 5411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bf_sub        |         8|
|2     |bf_mul        |         2|
|3     |align_mul     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |align_mul |     1|
|2     |bf_mul    |     2|
|4     |bf_sub    |     8|
|12    |LUT1      |     1|
|13    |LUT2      |     1|
|14    |LUT3      |     3|
|15    |FDCE      |     9|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.184 ; gain = 807.109 ; free physical = 391 ; free virtual = 5411
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.184 ; gain = 699.371 ; free physical = 377 ; free virtual = 5397
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.191 ; gain = 807.109 ; free physical = 377 ; free virtual = 5397
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2346.191 ; gain = 0.000 ; free physical = 564 ; free virtual = 5584
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.211 ; gain = 0.000 ; free physical = 477 ; free virtual = 5496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6b50556e
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 6 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2402.211 ; gain = 927.168 ; free physical = 477 ; free virtual = 5496
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1470.761; main = 1381.695; forked = 208.670
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3132.164; main = 2402.215; forked = 924.789
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.223 ; gain = 0.000 ; free physical = 477 ; free virtual = 5496
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_process_mean_top_0_0_synth_1/Layernorm_process_mean_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Layernorm_process_mean_top_0_0_utilization_synth.rpt -pb Layernorm_process_mean_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 30 19:38:43 2025...
