###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID rice-503-20-north)
#  Generated on:      Mon May 16 00:26:51 2022
#  Design:            ringosc
#  Command:           summaryReport -noHtml -outfile reports/signoff.summaryReport.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed  
Design Name: ringosc  
# Instances: 10  
# Hard Macros: 0  
# Std Cells: 10  
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type   Instance Count  Area (um^2)  
    sky130_asc_nfet_01v8_lvt_1                5         186.5900  
    sky130_asc_pfet_01v8_lvt_1                5         203.5100  
# Pads: 0  
# Net: 15  
# Special Net: 10  
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin  0  
    # Floating IO  0  
    # IO Connected to Non-IO Inst  0  0  
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms  0  
    # Output Term Marked Tie Hi/Lo  0  
    # Output Term Shorted to PG Net  
        ------------------------------
        Output Term Shorted to PG Net
        ------------------------------
                   Term Name             Term Type         Instance Name         Instance Type           PG Net Name  
                       DRAIN                Output                 nfet5                                         VSS  
                       DRAIN                Output                 nfet4                                         VSS  
                       DRAIN                Output                 nfet3                                         VSS  
                       DRAIN                Output                 nfet2                                         VSS  
                       DRAIN                Output                 nfet1                                         VSS  5  30  
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin  0  
    # Floating PG Terms  0  
    # PG Pins Connect to Non-PG Net  0  
    # Power Pins Connect Ground Net  0  
    # Ground Pins Connect Power Net  0  20  
Average Pins Per Net(Signal): 2.000  

==============================
General Library Information
==============================
# Routing Layers: 6  
# Masterslice Layers: 3  
# Pin Layers: 
    General Caution:
        1) Library have li1, met1, met3 and met4 pins, you should setPlaceMode -prerouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    met4  
    met3  
    met1  
    li1  4  
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type  Overlap  
    ------------------------------
    Layer met5 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  3.400 um  
    Wire Pitch Y  3.400 um  
    Offset X  1.700 um  
    Offset Y  1.700 um  
    Wire Width  1.600 um  
    Spacing  1.600 um  
    ------------------------------
    Layer via4 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.800 um  
    Vias  
        ------------------------------
        Via list in layer via4
        ------------------------------
                Vias in via4  Default  
                   M4M5_PR_C      Yes  
                  M4M5_PR_MR      Yes  
                   M4M5_PR_M      Yes  
                   M4M5_PR_R      Yes  
                     M4M5_PR      Yes  For complete list click here  
    ------------------------------
    Layer met4 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.920 um  
    Wire Pitch Y  0.920 um  
    Offset X  0.460 um  
    Offset Y  0.460 um  
    Wire Width  0.300 um  
    Spacing  0.300 um  
    ------------------------------
    Layer via3 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.200 um  
    Vias  
        ------------------------------
        Via list in layer via3
        ------------------------------
                Vias in via3  Default  
                   M3M4_PR_C      Yes  
                  M3M4_PR_MR      Yes  
                   M3M4_PR_M      Yes  
                   M3M4_PR_R      Yes  
                     M3M4_PR      Yes  For complete list click here  
    ------------------------------
    Layer met3 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.680 um  
    Wire Pitch Y  0.680 um  
    Offset X  0.340 um  
    Offset Y  0.340 um  
    Wire Width  0.300 um  
    Spacing  0.300 um  
    ------------------------------
    Layer via2 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.200 um  
    Vias  
        ------------------------------
        Via list in layer via2
        ------------------------------
                Vias in via2  Default  
                   M2M3_PR_C      Yes  
                  M2M3_PR_MR      Yes  
                   M2M3_PR_M      Yes  
                   M2M3_PR_R      Yes  
                     M2M3_PR      Yes  For complete list click here  
    ------------------------------
    Layer met2 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.460 um  
    Wire Pitch Y  0.460 um  
    Offset X  0.230 um  
    Offset Y  0.230 um  
    Wire Width  0.140 um  
    Spacing  0.140 um  
    ------------------------------
    Layer via Information
    ------------------------------
    Type  Cut  
    Wire Width  0.150 um  
    Vias  
        ------------------------------
        Via list in layer via
        ------------------------------
                 Vias in via  Default  
                   M1M2_PR_C      Yes  
                  M1M2_PR_MR      Yes  
                   M1M2_PR_M      Yes  
                   M1M2_PR_R      Yes  
                     M1M2_PR      Yes  For complete list click here  
    ------------------------------
    Layer met1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.340 um  
    Wire Pitch Y  0.340 um  
    Offset X  0.170 um  
    Offset Y  0.170 um  
    Wire Width  0.140 um  
    Spacing  0.140 um  
    ------------------------------
    Layer mcon Information
    ------------------------------
    Type  Cut  
    Wire Width  0.170 um  
    Vias  
        ------------------------------
        Via list in layer mcon
        ------------------------------
                Vias in mcon  Default  
                   L1M1_PR_C      Yes  
                  L1M1_PR_MR      Yes  
                   L1M1_PR_M      Yes  
                   L1M1_PR_R      Yes  
                     L1M1_PR      Yes  For complete list click here  
    ------------------------------
    Layer li1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.460 um  
    Wire Pitch Y  0.340 um  
    Offset X  0.230 um  
    Offset Y  0.170 um  
    Wire Width  0.170 um  
    Spacing  0.170 um  
    ------------------------------
    Layer licon1 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.170 um  
    Vias  
        ------------------------------
        Via list in layer licon1
        ------------------------------  
    ------------------------------
    Layer poly Information
    ------------------------------
    Type  Masterslice  16  
# Pins without Physical Port: 0  
# Pins in Library without Timing Lib: 
    ------------------------------
    Pins in Library without timing lib
    ------------------------------
               Cell Name      List of Pin Name  
    sky130_asc_pnp_05v5_W3p40L3p40_8             Collector  
    sky130_asc_cap_mim_m3_1                   Cin  
    sky130_asc_cap_mim_m3_1                  Cout  3  
# Pins Missing Direction: 0  
Antenna Summary Report: 
    General Caution:
    ------------------------------
    These Layers have antenna info
    ------------------------------
    met5  
    via4  
    met4  
    via3  
    met3  
    via2  
    met2  
    via  
    met1  
    mcon  
    li1  
    ------------------------------
    These Layers have no antenna info
    ------------------------------
    licon1  
    ------------------------------
    These Pins have antenna info
    ------------------------------
               Cell Name      List of Pin Name  
    sky130_asc_pnp_05v5_W3p40L3p40_8             Collector  
    sky130_asc_pnp_05v5_W3p40L3p40_8                  Base  
    sky130_asc_pnp_05v5_W3p40L3p40_8               Emitter  
    sky130_asc_nfet_01v8_lvt_1                 DRAIN  
    sky130_asc_nfet_01v8_lvt_1                SOURCE  
    sky130_asc_nfet_01v8_lvt_1                  GATE  
    sky130_asc_pfet_01v8_lvt_1                 DRAIN  
    sky130_asc_pfet_01v8_lvt_1                SOURCE  
    sky130_asc_pfet_01v8_lvt_1                  GATE  
    sky130_asc_pfet_01v8_lvt_60                 DRAIN  
    sky130_asc_pfet_01v8_lvt_60                SOURCE  
    sky130_asc_pfet_01v8_lvt_60                  GATE  
    sky130_asc_pnp_05v5_W3p40L3p40_1             Collector  
    sky130_asc_pnp_05v5_W3p40L3p40_1                  Base  
    sky130_asc_pnp_05v5_W3p40L3p40_1               Emitter  
    sky130_asc_pfet_01v8_lvt_12                 DRAIN  
    sky130_asc_pfet_01v8_lvt_12                SOURCE  
    sky130_asc_pfet_01v8_lvt_12                  GATE  
    sky130_asc_pfet_01v8_lvt_6                 DRAIN  
    sky130_asc_pfet_01v8_lvt_6                SOURCE  
    sky130_asc_pfet_01v8_lvt_6                  GATE  
    sky130_asc_pnp_05v5_W3p40L3p40_7                  Base  
    sky130_asc_pnp_05v5_W3p40L3p40_7               Emitter  
    sky130_asc_pfet_01v8_lvt_9                 DRAIN  
    sky130_asc_pfet_01v8_lvt_9                SOURCE  
    sky130_asc_pfet_01v8_lvt_9                  GATE  For more information click here  
# Cells Missing LEF Info: 0  
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name        Tech Site name  
    sky130_asc_pnp_05v5_W3p40L3p40_8               unitasc  
    sky130_asc_nfet_01v8_lvt_1               unitasc  
    sky130_asc_pfet_01v8_lvt_1               unitasc  
    sky130_asc_res_xhigh_po_2p85_1               unitasc  
    sky130_asc_pfet_01v8_lvt_60               unitasc  
    sky130_asc_res_xhigh_po_2p85_2               unitasc  
    sky130_asc_pnp_05v5_W3p40L3p40_1               unitasc  
    sky130_asc_pfet_01v8_lvt_12               unitasc  
    sky130_asc_pfet_01v8_lvt_6               unitasc  
    sky130_asc_pnp_05v5_W3p40L3p40_7               unitasc  
    sky130_asc_cap_mim_m3_1               unitasc  
    sky130_asc_pfet_01v8_lvt_9               unitasc  12  

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0  
# No-driven Nets: 0  
# Multi-driven Nets: 0  
# Assign Statements: 0  
Is Design Uniquified: YES  
# Pins in Netlist without timing lib: 0  

==============================

==============================
: Internal  External  
No of Nets:          5           0  
No of Connections:         15           0  
Total Net Length (X): 1.1129e+02  0.0000e+00  
Total Net Length (Y): 3.0645e+01  0.0000e+00  
Total Net Length: 1.4194e+02  0.0000e+00  

==============================
Timing Information
==============================
# Clocks in design: 0  
# Generated clocks: 0  
# "dont_use" cells from .libs: 0  
# "dont_touch" cells from .libs: 0  
# Cells in .lib with max_tran: 
    ------------------------------
    Cell List with max_tran
    ------------------------------
               Cell Name  Max Transition (ps)  
    sky130_asc_pnp_05v5_W3p40L3p40_8  1500  
    sky130_asc_nfet_01v8_lvt_1  1500  
    sky130_asc_pfet_01v8_lvt_1  1500  
    sky130_asc_res_xhigh_po_2p85_1  1500  
    sky130_asc_pfet_01v8_lvt_60  1500  
    sky130_asc_res_xhigh_po_2p85_2  1500  
    sky130_asc_pnp_05v5_W3p40L3p40_1  1500  
    sky130_asc_pfet_01v8_lvt_12  1500  
    sky130_asc_pfet_01v8_lvt_6  1500  
    sky130_asc_pnp_05v5_W3p40L3p40_7  1500  
    sky130_asc_pfet_01v8_lvt_9  1500  11  
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name  Max Capacitance (pf)  
    sky130_asc_pnp_05v5_W3p40L3p40_8  0.535593  
    sky130_asc_nfet_01v8_lvt_1  0.535593  
    sky130_asc_pfet_01v8_lvt_1  0.535593  
    sky130_asc_res_xhigh_po_2p85_1  0.535593  
    sky130_asc_pfet_01v8_lvt_60  0.535593  
    sky130_asc_res_xhigh_po_2p85_2  0.535593  
    sky130_asc_pnp_05v5_W3p40L3p40_1  0.535593  
    sky130_asc_pfet_01v8_lvt_12  0.535593  
    sky130_asc_pfet_01v8_lvt_6  0.535593  
    sky130_asc_pnp_05v5_W3p40L3p40_7  0.535593  
    sky130_asc_pfet_01v8_lvt_9  0.535593  11  
# Cells in .lib with max_fanout: 0  
SDC max_cap: N/A  
SDC max_tran: N/A  
SDC max_fanout: N/A  
Default Ext. Scale Factor: 1.000  
Detail Ext. Scale Factor: 1.000  

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 390.100 um^2  
Total area of Standard cells(Subtracting Physical Cells): 390.100 um^2  
Total area of Macros: 0.000 um^2  
Total area of Blockages: 0.000 um^2  
Total area of Pad cells: 0.000 um^2  
Total area of Core: 1305.848 um^2  
Total area of Chip: 9704.307 um^2  
Effective Utilization: 3.0033e-01  
Number of Cell Rows: 2  
% Pure Gate Density #1 (Subtracting BLOCKAGES): 29.873%  
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 29.873%  
% Pure Gate Density #3 (Subtracting MACROS): 29.873%  
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 29.873%  
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 29.873%  
% Pure Gate Density #6 ((Unpreplaced Standard Inst + Unpreplaced Block Inst + Unpreplaced Black Blob Inst + Fixed Clock Inst Area) / (Free Site Area + Fixed Clock Inst Area) for insts are placed): 30.033%  
% Core Density (Counting Std Cells and MACROs): 29.873%  
% Core Density #2(Subtracting Physical Cells): 29.873%  
% Chip Density (Counting Std Cells and MACROs and IOs): 4.020%  
% Chip Density #2(Subtracting Physical Cells): 4.020%  
# Macros within 5 sites of IO pad: No  
Macro halo defined?: No  

==============================
Wire Length Distribution
==============================
Total li1 wire length: 48.9300 um  
Total met1 wire length: 114.8000 um  
Total met2 wire length: 1.3600 um  
Total met3 wire length: 0.0000 um  
Total met4 wire length: 0.0000 um  
Total met5 wire length: 0.0000 um  
Total wire length: 165.0900 um  
Average wire length/net: 11.0060 um  
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name  Area of Power Net  Routable Area  Percentage  
    li1  0.0000  1305.8480  0.0000%  
    met1  41.4540  1305.8480  3.1745%  
    met2  0.0000  1305.8480  0.0000%  
    met3  0.0000  1305.8480  0.0000%  
    met4  1040.7040  1305.8480  79.6956%  
    met5  1332.1424  1305.8480  102.0136%  For more information click here  
