// Seed: 1684465165
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    output tri id_8,
    output wor id_9
);
  assign id_6 = 'h0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4
    , id_10,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8
);
  supply1 id_11 = -1;
  logic   id_12;
  ;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_2,
      id_7,
      id_5,
      id_6,
      id_4,
      id_6,
      id_4,
      id_0
  );
endmodule
