#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: F:\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-OEEU7V0
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat May 18 14:00:23 2024
Parse module hierarchy of project 'E:/FPGA/PangoProjects/Pango_MicArray/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Open IP Compiler ...
C: Flow-2008: IP file modified: "E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.idf". 
Parse module hierarchy of project 'E:/FPGA/PangoProjects/Pango_MicArray/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/FPGA/PangoProjects/Pango_MicArray/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Parse module hierarchy of project 'E:/FPGA/PangoProjects/Pango_MicArray/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv". 
Parse module hierarchy of project 'E:/FPGA/PangoProjects/Pango_MicArray/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv". 


Process "Compile" started.
Current time: Sat May 18 14:01:33 2024
Compiling architecture definition.
Analyzing project file 'E:/FPGA/PangoProjects/Pango_MicArray/MicArray.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable SystemVerilog features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/FPGA/PangoProjects/Pango_MicArray} E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv
I: Verilog-0001: Analyzing file E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv
I: Verilog-0002: [E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv(line number: 10)] Analyzing module MEMs_microphone_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/FPGA/PangoProjects/Pango_MicArray} E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv successfully.
Executing : .rtl_analyze -include_path {E:/FPGA/PangoProjects/Pango_MicArray} E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v
I: Verilog-0001: Analyzing file E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v
I: Verilog-0002: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 20)] Analyzing module mic_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/FPGA/PangoProjects/Pango_MicArray} E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v successfully.
I: Module "MEMs_microphone_driver" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.236s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv(line number: 10)] Elaborating module MEMs_microphone_driver
I: Verilog-0004: [E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv(line number: 40)] Elaborating instance mic_pll
I: Verilog-0003: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 20)] Elaborating module mic_pll
I: Verilog-0004: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 117)] Net clkfb in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 120)] Net pfden in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 121)] Net clkout0_gate in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 122)] Net clkout0_2pad_gate in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 123)] Net clkout1_gate in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 124)] Net clkout2_gate in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 125)] Net clkout3_gate in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 126)] Net clkout4_gate in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 127)] Net clkout5_gate in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 128)] Net dyn_idiv in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 129)] Net dyn_odiv0 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 130)] Net dyn_odiv1 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 131)] Net dyn_odiv2 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 132)] Net dyn_odiv3 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 133)] Net dyn_odiv4 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 134)] Net dyn_fdiv in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 135)] Net dyn_duty0 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 136)] Net dyn_duty1 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 137)] Net dyn_duty2 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 138)] Net dyn_duty3 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v(line number: 139)] Net dyn_duty4 in mic_pll(original module mic_pll) does not have a driver, tie it to 0
I: Verilog-0004: [E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv(line number: 50)] Elaborating instance u_GTP_CLKBUFGCE
Executing : rtl-elaborate successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.045s wall, 0.031s user + 0.000s system = 0.031s CPU (69.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N184 (bmsPMUX).
I: Constant propagation done on N190 (bmsPMUX).
I: Constant propagation done on N176 (bmsPMUX).
I: Constant propagation done on N171 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat May 18 14:01:35 2024
Action compile: Peak memory pool usage is 144 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat May 18 14:01:35 2024
Compiling architecture definition.
Analyzing project file 'E:/FPGA/PangoProjects/Pango_MicArray/MicArray.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/FPGA/PangoProjects/Pango_MicArray/MicArray.fdc(line number: 36)] | Port rst_n has been placed at location K18, whose type is share pin.
W: ConstraintEditor-4019: Port 'mic0_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic_data_vld_o' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:osc_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports osc_clk
Executing : get_ports osc_clk successfully.
Executing : create_clock -name MEMs_microphone_driver|osc_clk [get_ports osc_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MEMs_microphone_driver|osc_clk [get_ports osc_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MEMs_microphone_driver|osc_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MEMs_microphone_driver|osc_clk successfully.
C: SDC-2025: Clock source 'n:mic_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins mic_pll/u_pll_e3:CLKOUT0
Executing : get_pins mic_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name mic_pll|mic_pll/u_pll_e3/CLKOUT0 [get_pins mic_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name mic_pll|mic_pll/u_pll_e3/CLKOUT0 [get_pins mic_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group mic_pll|mic_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group mic_pll|mic_pll/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on N63_eq0 (bmsREDXOR).
I: Constant propagation done on N63_mux0 (bmsWIDEMUX).
I: Constant propagation done on N63_eq1 (bmsREDXOR).
I: Constant propagation done on N63_eq2 (bmsREDXOR).
I: Constant propagation done on N63_mux2 (bmsWIDEMUX).
I: Constant propagation done on N63_eq3 (bmsREDXOR).
I: Constant propagation done on N63_eq4 (bmsREDXOR).
I: Constant propagation done on N63_mux4 (bmsWIDEMUX).
I: Constant propagation done on N63_eq5 (bmsREDXOR).
I: Constant propagation done on N68_eq0 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.029s wall, 0.000s user + 0.016s system = 0.016s CPU (53.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (187.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.024s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_CLKBUFGCE                 1 use
GTP_DFF_C                     7 uses
GTP_DFF_CE                  216 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                     74 uses
GTP_LUT5                      4 uses
GTP_LUT5CARRY                 5 uses
GTP_PLL_E3                    1 use

I/O ports: 152
GTP_INBUF                   5 uses
GTP_OUTBUF                147 uses

Mapping Summary:
Total LUTs: 88 of 42800 (0.21%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 88
Total Registers: 224 of 64200 (0.35%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 152 of 296 (51.35%)


Overview of Control Sets:

Number of unique control sets : 6

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 72
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                7
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                217
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MEMs_microphone_driver' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MEMs_microphone_driver_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock MEMs_microphone_driver|osc_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'mic0_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_data_vld_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_ch0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_ch1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_ch2_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Sat May 18 14:01:39 2024
Action synthesize: Peak memory pool usage is 267 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat May 18 14:01:39 2024
Compiling architecture definition.
Analyzing project file 'E:/FPGA/PangoProjects/Pango_MicArray/MicArray.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'MEMs_microphone_driver'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_osc_clk in design, driver pin O(instance osc_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
Converting tech operator to gate operator.
W: CompilerVal-4009: The parameter DEFAULT_VALUE value (1) is wrong.
Processing gate operator.
I: Infer CARRY group, base inst: N12_0_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N257_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N309_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N200_1_1/gateop, insts:8.
Device mapping done.
Total device mapping takes 0.11 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 2790     | 64200         | 5                  
| LUT                   | 2037     | 42800         | 5                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 18       | 134           | 14                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 152      | 296           | 52                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'MEMs_microphone_driver' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/FPGA/PangoProjects/Pango_MicArray/device_map/MEMs_microphone_driver.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:21s
Action dev_map: CPU time elapsed is 0h:0m:1s
Action dev_map: Process CPU time elapsed is 0h:0m:1s
Current time: Sat May 18 14:01:59 2024
Action dev_map: Peak memory pool usage is 267 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat May 18 14:01:59 2024
Compiling architecture definition.
Analyzing project file 'E:/FPGA/PangoProjects/Pango_MicArray/MicArray.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_sck} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mic_sck} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mic_ws} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mic_ch0_sdin} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_ch0_sdin} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_ch1_sdin} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_ch1_sdin} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_ch2_sdin} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_ch2_sdin} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {osc_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {osc_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/FPGA/PangoProjects/Pango_MicArray/device_map/MEMs_microphone_driver.pcf(line number: 9)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'mic0_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic0_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic1_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic2_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic3_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic4_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic5_data_o[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic_data_vld_o' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance mic_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 5%.
Wirelength after clock region global placement is 26899.
1st GP placement takes 1.73 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance u_GTP_CLKBUFGCE/gopclkbufgce to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_111.
Clock placement takes 0.17 sec.

Pre global placement takes 2.42 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst mic_ch0_sdin_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst mic_ch1_sdin_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst mic_ch2_sdin_ibuf/opit_1 on IOL_135_6.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_5.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst osc_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_111.
Placed fixed instance mic_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_GTP_CLKBUFGCE/gopclkbufgce on USCM_84_109.
Placed fixed instance BKCL_auto_0 on BKCL_328_184.
Placed fixed instance BKCL_auto_1 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 17583.
	4 iterations finished.
	Final slack 19128.
Super clustering done.
Design Utilization : 5%.
2nd GP placement takes 0.83 sec.

Wirelength after global placement is 21753.
Global placement takes 0.86 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 26810.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 17583.
	4 iterations finished.
	Final slack 19128.
Super clustering done.
Design Utilization : 5%.
3rd GP placement takes 1.00 sec.

Wirelength after post global placement is 23896.
Post global placement takes 1.02 sec.

Phase 4 Legalization started.
The average distance in LP is 1.406897.
Wirelength after legalization is 27901.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21034.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 27901.
Phase 5.2 DP placement started.
Legalized cost 21034.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 27901.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 21034, TNS after placement is 0.
Placement done.
Total placement takes 4.62 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 0.36 sec.
Worst slack is 21034, TNS before global route is 0.
Processing design graph takes 0.06 sec.
Total memory for routing:
	117.709818 M.
Total nets for routing : 4176.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 56 nets, it takes 0.00 sec.
Unrouted nets 133 at the end of iteration 0.
Unrouted nets 78 at the end of iteration 1.
Unrouted nets 44 at the end of iteration 2.
Unrouted nets 20 at the end of iteration 3.
Unrouted nets 10 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 5 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 3 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 3 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 5 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 5 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 4 at the end of iteration 37.
Unrouted nets 5 at the end of iteration 38.
Unrouted nets 5 at the end of iteration 39.
Unrouted nets 3 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 0 at the end of iteration 42.
Global Routing step 2 processed 216 nets, it takes 0.31 sec.
Unrouted nets 116 at the end of iteration 0.
Unrouted nets 69 at the end of iteration 1.
Unrouted nets 29 at the end of iteration 2.
Unrouted nets 17 at the end of iteration 3.
Unrouted nets 5 at the end of iteration 4.
Unrouted nets 5 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 3 processed 190 nets, it takes 0.22 sec.
Global routing takes 0.53 sec.
Total 4835 subnets.
    forward max bucket size 34248 , backward 221.
        Unrouted nets 2512 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.625000 sec.
    forward max bucket size 1647 , backward 244.
        Unrouted nets 1675 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 1549 , backward 115.
        Unrouted nets 1241 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.078125 sec.
    forward max bucket size 1547 , backward 111.
        Unrouted nets 885 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 189 , backward 105.
        Unrouted nets 597 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 117 , backward 91.
        Unrouted nets 402 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 43 , backward 53.
        Unrouted nets 295 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 34 , backward 53.
        Unrouted nets 188 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 131 , backward 80.
        Unrouted nets 131 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 157 , backward 130.
        Unrouted nets 83 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 31 , backward 19.
        Unrouted nets 44 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 46 , backward 20.
        Unrouted nets 35 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 13 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 5.
        Unrouted nets 3 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 1 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 1 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 8.
        Unrouted nets 5 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 18.
        Unrouted nets 10 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 8.
        Unrouted nets 9 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 8.
        Unrouted nets 0 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
Detailed routing takes 93 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_5/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 1.09 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.09 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 29.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.20 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 28220.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 2.45 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 507      | 6450          | 8                  
|   FF                     | 1779     | 38700         | 5                  
|   LUT                    | 1288     | 25800         | 5                  
|   LUT-FF pairs           | 1039     | 25800         | 5                  
| Use of CLMS              | 289      | 4250          | 7                  
|   FF                     | 1011     | 25500         | 4                  
|   LUT                    | 751      | 17000         | 5                  
|   LUT-FF pairs           | 579      | 17000         | 4                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 18       | 134           | 14                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 129      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 152      | 296           | 52                 
|   IOBD                   | 19       | 64            | 30                 
|   IOBR_LR                | 3        | 7             | 43                 
|   IOBR_TB                | 2        | 8             | 25                 
|   IOBS_LR                | 102      | 161           | 64                 
|   IOBS_TB                | 26       | 56            | 47                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 152      | 400           | 38                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'MEMs_microphone_driver' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:09s)
Action pnr: Real time elapsed is 0h:0m:32s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Sat May 18 14:02:30 2024
Action pnr: Peak memory pool usage is 813 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat May 18 14:02:30 2024
Compiling architecture definition.
Analyzing project file 'E:/FPGA/PangoProjects/Pango_MicArray/MicArray.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic0_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic0_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic1_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic2_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic3_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic4_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic5_data_o[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_data_vld_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_ch0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_ch1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_ch2_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat May 18 14:02:37 2024
Action report_timing: Peak memory pool usage is 735 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat May 18 14:02:38 2024
Compiling architecture definition.
Analyzing project file 'E:/FPGA/PangoProjects/Pango_MicArray/MicArray.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.062500 sec.
Generating architecture configuration.
The bitstream file is "E:/FPGA/PangoProjects/Pango_MicArray/generate_bitstream/MEMs_microphone_driver.sbit"
Generate programming file takes 2.125000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:13s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Sat May 18 14:02:50 2024
Action gen_bit_stream: Peak memory pool usage is 630 MB
Process "Generate Bitstream" done.
Process exit normally.
