// Seed: 3779127691
module automatic module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    output tri id_8,
    input tri1 id_9
    , id_17,
    input supply1 id_10,
    input uwire id_11,
    output wor id_12,
    output wor id_13,
    input wand id_14,
    output supply1 id_15
);
  wire id_18;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output wand id_2,
    input uwire id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8
);
  wire id_10;
  module_0(
      id_6, id_7, id_4, id_8, id_1, id_7, id_6, id_1, id_0, id_1, id_1, id_3, id_2, id_2, id_3, id_2
  );
  assign id_2 = 1'd0;
endmodule
