WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1265606 cumulative IPC: 3.951 (Simulation time: 00 hr 00 min 10 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1265606 cumulative IPC: 3.951 (Simulation time: 00 hr 00 min 10 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 8595371 heartbeat IPC: 1.163 cumulative IPC: 0.6821 (Simulation time: 00 hr 00 min 48 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 7329767 cumulative IPC: 0.6822 (Simulation time: 00 hr 00 min 48 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 7329767 cumulative IPC: 0.6822 (Simulation time: 00 hr 00 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_883B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6822 instructions: 5000002 cycles: 7329767
CPU 0 Branch Prediction Accuracy: 93.7% MPKI: 6.064 Average ROB Occupancy at Mispredict: 188.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.314
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.64
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.106

LLC TOTAL        ACCESS:      83084 HIT:      13017 MISS:      70067
LLC LOAD         ACCESS:      71339 HIT:       5418 MISS:      65921
LLC RFO          ACCESS:       4133 HIT:        709 MISS:       3424
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6604 HIT:       6587 MISS:         17
LLC TRANSLATION  ACCESS:       1008 HIT:        303 MISS:        705
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 375.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1023549 HIT:     995901 MISS:      27648
cpu0_DTLB LOAD         ACCESS:    1023549 HIT:     995901 MISS:      27648
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.01 cycles
cpu0_ITLB TOTAL        ACCESS:        430 HIT:        430 MISS:          0
cpu0_ITLB LOAD         ACCESS:        430 HIT:        430 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1254807 HIT:     584495 MISS:     670312
cpu0_L1D LOAD         ACCESS:    1126699 HIT:     475220 MISS:     651479
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     124782 HIT:     108262 MISS:      16520
cpu0_L1D TRANSLATION  ACCESS:       3326 HIT:       1013 MISS:       2313
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.16 cycles
cpu0_L1I TOTAL        ACCESS:        490 HIT:        490 MISS:          0
cpu0_L1I LOAD         ACCESS:        490 HIT:        490 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     111298 HIT:      34800 MISS:      76498
cpu0_L2C LOAD         ACCESS:      95988 HIT:      24649 MISS:      71339
cpu0_L2C RFO          ACCESS:       4951 HIT:        818 MISS:       4133
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       8074 HIT:       8056 MISS:         18
cpu0_L2C TRANSLATION  ACCESS:       2285 HIT:       1277 MISS:       1008
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 364.8 cycles
cpu0_STLB TOTAL        ACCESS:       9924 HIT:       6597 MISS:       3327
cpu0_STLB LOAD         ACCESS:       9924 HIT:       6597 MISS:       3327
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 120.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      39075
  ROW_BUFFER_MISS:      30944
 AVG DBUS CONGESTED CYCLE: 3.891
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        694
  FULL:       4941
