###############################################################
#  Generated by:      Cadence Innovus 17.17-s050_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sat Feb 13 12:49:03 2021
#  Design:            ExampleRocketSystem
#  Command:           defOut -selected ../outputs/ExampleRocketSystem.floorplan.innovus.macros.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ExampleRocketSystem ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.032 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1860.024 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.032 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1390.040 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1870056 1400072 ) ;

COMPONENTS 52 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_0__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1084976 902880 ) FS
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_1__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 472416 259160 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_2__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 622592 10032 ) FS
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_3__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 472416 10032 ) FS
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_4__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1585056 902880 ) S
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_5__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1585056 1153680 ) FN
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_6__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1084976 1153680 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_7__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 1322704 ) E
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_8__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 1252480 ) E
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_9__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 210672 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_10__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 10032 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_11__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 80256 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_12__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1654672 901208 ) S
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_13__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1654672 1152008 ) FN
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_14__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 839344 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_15__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 909568 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_16__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 1120392 ) E
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_17__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 280896 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_18__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 491720 ) E
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_19__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 561944 ) E
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_20__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1724288 901208 ) S
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_21__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1724288 1152008 ) FN
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_22__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 769120 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_23__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1015360 1153680 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_24__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 1050016 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_25__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 351272 ) E
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_26__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 421496 ) E
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_27__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 700720 632168 ) E
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_28__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1793904 902880 ) S
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_29__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1793904 1153680 ) FN
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_30__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 698896 ) FW
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_31__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 1163104 979792 ) FW
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 952432 252472 ) FN
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 952432 182248 ) S
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 1061568 252472 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 1061568 182248 ) FS
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 1292912 10032 ) FS
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 993320 80256 ) FN
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 993320 10032 ) S
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 1100176 10184 ) E
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 219032 710600 ) FS
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 10032 961400 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 10032 698896 ) FS
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 224808 493240 ) W
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 681568 876128 ) FN
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 681416 1140304 ) FN
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 472416 876128 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 472416 1140304 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_r0_instance SRAM1RW64x32 + FIXED ( 797544 740696 ) FS
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rr0_instance SRAM1RW64x32 + FIXED ( 1020376 769272 ) E
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrr0_instance SRAM1RW64x32 + FIXED ( 868072 740696 ) FS
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrrr0_instance SRAM1RW64x32 + FIXED ( 1020528 699048 ) E
 ;
END COMPONENTS

PINS 0 ;
END PINS

END DESIGN
