#contributor : Aaron
#name : altsyncram
#key:altsyncram
# --
Parameterized true dual-port RAM megafunction

1.You can use the altsyncram megafunction to read data from and write data to in-system memory in devices with the In-System Memory Content Editor. To use the altsyncram megafunction with the In-System Memory Content Editor, you must turn on the Allow In-System Memory Content Editor to capture and update content independently of the system clock option (that is, the ENABLE_RUNTIME_MOD and INSTANCE_NAME parameters must be enabled) when instantiating the altsyncram megafunction with the MegaWizard Plug-In Manager.

2.You can use the Assignment Editor to add, change, or delete assignments and assignment values for megafunctions.

3.Although Stratix and Stratix II devices support the use of asynchronous clear signals on input registers, if you use asynchronous clear signals in Verilog Design Files (.v) and VHDL Design Files (.vhd), the signals are emulated with extra logic around the RAM and may affect performance.

4.When you create your megafunction, you can use the MegaWizard Plug-In Manager to generate a netlist for third-party synthesis tools.

################################################################################
#parameters
################################################################################
OPERATION_MODE
 String
 Yes
 Specifies the operation of the RAM. Values are "SINGLE_PORT", "DUAL_PORT", "BIDIR_DUAL_PORT", or "ROM". If omitted, the default is "BIDIR_DUAL_PORT".
 
WIDTH_A
 Integer
 Yes
 Specifies the width of the data_a[] input port. If omitted, the default is 1.
 
WIDTHAD_A
 Integer
 Yes
 Specifies the width of the address_a[] input port. If omitted, the default is 1.
 
NUMWORDS_A
 Integer
 No
 Number of words stored in memory. If omitted, the default is 2 ^ WIDTHAD_A.
 
OUTDATA_REG_A
 String
 No
 Specifies the clock for the q_a[] output port. Values are "CLOCK0", "CLOCK1", "UNREGISTERED", or "UNUSED". If omitted, the default is "UNREGISTERED".
 
ADDRESS_ACLR_A
 String
 No
 Specifies the asynchronous clear for the address_a[] port. Values are "CLEAR0" and "NONE". If omitted, the default is "NONE". For Cyclone II, Stratix II, and Stratix III devices,  the value must be set to "NONE". However, when using a Stratix III device in ROM mode, a value of "CLEAR0" is available.
 
OUTDATA_ACLR_A
 String
 No
 Specifies the asynchronous clear for the q_a[] output port. Values are "CLEAR0", "CLEAR1", "NONE", or "UNUSED". If omitted, the default is "NONE".

Specifies the asynchronous clear parameter for the output latch in Stratix III devices when the OUTDAT_REG_A parameter is set to "UNREGISTERED" except in MLAB mode.
 
INDATA_ACLR_A
 String
 No
 Specifies the asynchronous clear for the data_a[] input port. Values are "CLEAR0", "NONE", or "UNUSED". If omitted, the default is "NONE". For Stratix III devices, the value must be set to "NONE".
 
WRCONTROL_ACLR_A
 String
 No
 Specifies the asynchronous clear for the wren_ainput port. Values are "CLEAR0", "NONE", or "UNUSED". If omitted, the default is "NONE". For Stratix III devices, the value must be set to "NONE". If the value of the RAM_BLOCK_TYPE parameter is M512 in SINGLE_PORT mode, the value must be set to "NONE".
 
BYTEENA_ACLR_A
 String
 No
 Specifies the asynchronous clear for the byteena_a[] input port. Value is "NONE". For Cyclone and Stratix devices, a value of "CLEAR0" is also allowed. For Stratix III devices, the value must be set to "NONE".
 
WIDTH_BYTEENA_A
 Integer
 No
 Specifies the width of the byteena_a[] input port. The WIDTH_BYTEENA_A parameter value must be equal to WIDTH_A / BYTE_SIZE.
 
WIDTH_B
 Integer
 No
 Specifies the width of the data_b[] input port. When the OPERATION_MODE parameter is set to "DUAL_PORT" mode, the WIDTH_B parameter is required. If omitted, the default is 1.
 
WIDTHAD_B
 Integer
 No
 Specifies the width of the address_b[] input port. If omitted, the default is 1.
 
NUMWORDS_B
 Integer
 No
 Number of words stored in memory. If omitted, the default is 2 ^ WIDTHAD_B.
 
RDCONTROL_REG_B
 String
 No
 Specifies the clock for the rden_b port during read mode. Values are "CLOCK0" and "CLOCK1". If omitted, the default is "CLOCK1".
 
ADDRESS_REG_B
 String
 No
 Specifies the clock for the address_b[] port. Values are "CLOCK0" and "CLOCK1". If omitted, the default is "CLOCK1".


 Note: ADDRESS_REG_B serves as the reference for the clock source of port B if other parameters are not specified or are different from ADDRESS_REG_B.
 
 
INDATA_REG_B
 String
 No
 Specifies the clock for the data_b[] port. Values are "CLOCK0" and "CLOCK1". If omitted, the default is "CLOCK1".
 
WRCONTROL_WRADDRESS_REG_B
 String
 No
 Specifies the clock for the wren_b and address_b[] port during write mode. Values are "CLOCK0" and "CLOCK1". If omitted, the default is "CLOCK1".
 
BYTEENA_REG_B
 String
 No
 Specifies the clock for the byteena_b[] port. Values are "CLOCK0" and "CLOCK1". If omitted, the default is "CLOCK1".
 
OUTDATA_REG_B
 String
 No
 Specifies the clock for the q_b[] port. Values are "CLOCK0", "CLOCK1", and "UNREGISTERED". If omitted, the default is "UNREGISTERED".
 
OUTDATA_ACLR_B
 String
 No
 Specifies the asynchronous clear for the q_b[] output port. Values are "CLEAR0", "CLEAR1", and "NONE". If omitted, the default is "NONE".

Specifies the asynchronous clear parameter for the output latch in Stratix III devices when the OUTDAT_REG_A parameter is set to "UNREGISTERED" except in MLAB mode.
 
RDCONTROL_ACLR_B
 String
 No
 Specifies the asynchronous clear for the rden_b input port. Values are "CLEAR0", "CLEAR1", "NONE", or "UNUSED". The default value is "NONE". For Cyclone II, Stratix II, and Stratix III devices, the value must be set to "NONE". If the value of the RAM_BLOCK_TYPE parameter is M512 in DUAL_PORT mode, the value must be set to "NONE".
 
INDATA_ACLR_B
 String
 No
 Specifies the asynchronous clear for the data_b[] input port. Values are "CLEAR0", "NONE", or "UNUSED". If omitted, the default is "NONE". For Stratix III devices, the value must be set to "NONE".
 
WRCONTROL_ACLR_B
 String
 No
 Specifies the asynchronous clear for the wren_binput port. Values are "CLEAR0", "NONE", or "UNUSED". If omitted, the default is "NONE". For Stratix III devices, the value must be set to "NONE".
 
ADDRESS_ACLR_B
 String
 No
 Specifies the asynchronous clear for the address_b[] port. Values are "CLEAR0" and "NONE". If omitted, the default is "NONE". For Cyclone II and Stratix II devices, the value must be set to "NONE". For Stratix III devices in BIDIR_DUAL_PORT mode, the value must be to "NONE".
 
BYTEENA_ACLR_B
 String
 No
 Specifies asynchronous clear for the byteena_b[] input port. Values are "CLEAR0", "CLEAR1", "NONE", or "UNUSED". If omitted, the default is "NONE". For Stratix III devices, the value must be set to "NONE".
 
WIDTH_BYTEENA_B
 Integer
 No
 Specifies the width of the byteena_b input port. The WIDTH_BYTEENA_B parameter value must be equal to WIDTH_B / BYTE_SIZE.
 
BYTE_SIZE
 Integer
 No
 Specifies the byte size for the byte-enable mode. Values are:

Device Family
 Byte Size
 
Stratix III (MLAB)
 5, 8, 9, 10
 
Stratix III (BRAM)
 8, 9
 
Arria GX, Cyclone II, Stratix II, and Stratix II GX
 1, 2, 4, 8, 9
 
Cyclone, Stratix, and Stratix GX
 8, 9
 
 
READ_DURING_WRITE_MODE_MIXED_PORTS
 String
 No
 Specifies the behavior when the read and write operations occur at different ports on the same RAM address. Values are "OLD_DATA", "NEW_DATA", and "DONT_CARE". The default value is "DONT_CARE". Values of "NEW_DATA" and "OLD_DATA" are supported only if read address and output data use write clock in MLAB mode.

A value of "OLD_DATA" is not available when the error correction code (ECC) feature is used in an M-RAM block.

Compatible parameter values:

READ_DURING_WRITE_MODE_ MIXED_PORTS
 RAM_BLOCK_TYPE
 
OLD_DATA
 M512, M4K, M9K, M144K
 
DONT_CARE
 M-RAM, M9K, M144K
 
Automatically selected
 AUTO
 
 
RAM_BLOCK_TYPE
 String
 No
 Specifies the RAM block type. Values are device family-dependent. Values are "M-RAM", "M4K", "M512K", "M9K", "M144K", "MLAB", and "AUTO". If omitted, the default is "AUTO".
 
INIT_FILE
 String
 No
 Name of the Memory Initialization File (.mif) or Hexadecimal (Intel-Format) Output File (.hexout) containing RAM initialization data ("<file name>"), or "UNUSED". The default is "UNUSED". The INIT_FILE parameter is unavailable when the RAM_BLOCK_TYPE parameter is set to M-RAM. When the OPERATION_MODE parameter is set to "DUAL_PORT", the Compiler uses only the WIDTH_B parameters to read the initialization file. For M512 and M4K memory blocks in Stratix and Stratix II devices, you can use the INIT_FILE parameter to specify Memory Initialization Files. In Stratix III device designs, you can specify the INIT_FILE parameter for all block types.
 
INIT_FILE_LAYOUT
 String
 No
 Specifies the layout port used with the initialization file. Values are "PORT_A", "PORT_B", and "UNUSED". If omitted, the default is "UNUSED". If the OPERATION_MODE is set to "DUAL_PORT" mode, the default value is "PORT_B". If the OPERATION_MODE is set to other modes, the default value is "PORT_A".
 
MAXIMUM_DEPTH
 Integer
 No
 Specifies the maximum segmented value of the RAM. The MAXIMUM_DEPTH parameter value depends on the RAM_BLOCK_TYPE parameter. If omitted, the default is 0.

You can also use the MAXIMUM_DEPTH parameter to save power in Stratix devices; however, this parameter may increase the number of logic elements (LEs) and affect design performance. The table below shows power usage settings for a 4K × 36 (M4K RAM block) design of a Stratix II EP2S15 device.

 

M4K Slice Type
 Dynamic Power
 ALUT Usage
 M4Ks
 
4K × 1 (default setting)
 136.93
 0
 36
 
2K × 2
 100.15 (73%)
 40
 36
 
1K × 4
 74.56 (55%)
 62
 36
 
512 × 9
 58.87 (43%)
 143
 32
 
256 × 18
 54.23 (40%)
 302
 32
 
128 × 36
 58.42 (43%)
 633
 32
 

 

As the RAM is sliced shallower, the dynamic power usage decreases. For a 128 deep RAM block, the power used by the extra LEs starts to outweigh the power gain achieved by shallower slices. The power usage and RAM/LE usage depends on the RAM configuration, parameter/port usage, and input vectors.

You can also use the  MAXIMUM_DEPTH parameter to reduce the total number of memory blocks used in Stratix devices (at the expense of LEs). This applies to RAMs that have widths that are multiples of 9. In the above table, the 4K × 36 RAM uses 36 M4K RAM blocks with a default slicing of 4K × 1 slices. By setting the MAXIMUM_DEPTH to 512, the 4K × 36 RAM can fit into 32 M4K blocks.
 
CLOCK_ENABLE_INPUT_A
 String
 No
 Specifies the clock enable for all port A inputs.  This parameter is available for Stratix II and Stratix III devices only. For Stratix II devices, values are "NORMAL" and "BYPASS". For Stratix III devices, values are "NORMAL", "BYPASS", and "ALTERNATE". If omitted, the default is "NORMAL".
 
CLOCK_ENABLE_OUTPUT_A
 String
 No
 Specifies the clock enable for the q_a[] output port. Values are "NORMAL" and "BYPASS". This parameter is available for Stratix II and Stratix III devices only.
 
CLOCK_ENABLE_CORE_A
 String
 No
 Specifies the clock enable for the port A source. Values are "NORMAL", and "BYPASS". If omitted, the default is the value of USE_INPUT_CLKEN. This parameter is available for Stratix III devices only.
 
READ_DURING_WRITE_MODE_PORT_A
 String
 No
 Specifies the read during write mode for port A. Values are "NEW_DATA_NO_NBE_READ", "NEW_DATA_WITH_NBE_READ"and "OLD_DATA". If omitted, the default is "NEW_DATA_NO_NBE_READ". For older devices, the available value is "NEW_DATA_WITH_NBE_READ" only. In MLAB mode, the value is "DONT_CARE".
 
CLOCK_ENABLE_INPUT_B
 String
 No
 Specifies the clock enable for all port B inputs. Values are "NORMAL", "BYPASS", or "ALTERNATE". This parameter is available for Stratix II and Stratix III devices only. For Stratix II devices, if omitted, the default is "NORMAL". For Stratix III devices the value is "ALTERNATE".
 
CLOCK_ENABLE_OUTPUT_B
 String
 No
 Specifies the clock enable for the q_b[] output port. Values are "NORMAL" and "BYPASS". This parameter is available for Stratix II and Stratix III devices only.
 
CLOCK_ENABLE_CORE_B
 String
 No
 Specifies the clock enable for the port B  source. Values are "NORMAL", "BYPASS", and "ALTERNATE". If omitted, the default is "NORMAL". This parameter is available for Stratix III devices only.
 
READ_DURING_WRITE_MODE_PORT_B
 String
 No
 Specifies the read during write mode for port B. Values are "NEW_DATA_NO_NBE_READ", "NEW_DATA_WITH_NBE_READ" and "OLD_DATA". If omitted, the default is NEW_DATA_NO_NBE_READ. For older devices, the only available value is "NEW_DATA_WITH_NBE_READ".
 
ENABLE_ECC

 
 String
 No
 Specifies whether the ECC feature is on or off. Values are "TRUE" and "FALSE". The "TRUE" value is only available for Stratix III devices where the OPERATION_MODE parameter is set to a simple "DUAL_PORT" mode. If omitted, the default is "FALSE". For the ENABLE_ECC value to be "TRUE", the value of RAM_BLOCK_TYPE must be "M144K".
 
POWER_UP_UNINITIALIZED
 String
 No
 Specifies whether to initialize memory content data to XX..X on power-up simulation. Values are "TRUE" and "FALSE". For M-RAM, the only valid value is TRUE. If omitted, the default is "FALSE".
 
IMPLEMENT_IN_LES
 String
 No
 Specifies the usage of RAM blocks. Values are "ON" and "OFF". Set the value to "ON" to implement the RAM in logic cells. If omitted, the default is "OFF".
 




altsyncram #(.address_aclr_a( "UNUSED" ),
	     .address_aclr_b( "NONE" ),
	     .address_reg_b( "CLOCK1" ),
	     .byte_size( 8 ),
	     .byteena_aclr_a( "UNUSED" ),
	     .byteena_aclr_b( "NONE" ),
	     .byteena_reg_b( "CLOCK1" ),
	     .clock_enable_core_a( "USE_INPUT_CLKEN" ),
	     .clock_enable_core_b( "USE_INPUT_CLKEN" ),
	     .clock_enable_input_a( "NORMAL" ),
	     .clock_enable_input_b( "NORMAL" ),
	     .clock_enable_output_a( "NORMAL" ),
	     .clock_enable_output_b( "NORMAL" ),
	     .intended_device_family( "unused" ),
	     .ecc_pipeline_stage_enabled( "FALSE" ),
	     .enable_ecc( "FALSE" ),
	     .implement_in_les( "OFF" ),
	     .indata_aclr_a( "UNUSED" ),
	     .indata_aclr_b( "NONE" ),
	     .indata_reg_b( "CLOCK1" ),
	     .init_file( "UNUSED" ),
	     .init_file_layout( "PORT_A" ),
	     .maximum_depth( 0 ),
	     .numwords_a( 0 ),
	     .numwords_b( 0 ),
	     .operation_mode( "BIDIR_DUAL_PORT" ),
	     .outdata_aclr_a( "NONE" ),
	     .outdata_aclr_b( "NONE" ),
	     .outdata_reg_a( "UNREGISTERED" ),
	     .outdata_reg_b( "UNREGISTERED" ),
	     .power_up_uninitialized( "FALSE" ),
	     .ram_block_type( "AUTO" ),
	     .rdcontrol_aclr_b( "NONE" ),
	     .rdcontrol_reg_b( "CLOCK1" ),
	     .read_during_write_mode_mixed_ports( "DONT_CARE" ),
	     .read_during_write_mode_port_a( "NEW_DATA_NO_NBE_READ" ),
	     .read_during_write_mode_port_b( "NEW_DATA_NO_NBE_READ" ),
	     .stratixiv_m144k_allow_dual_clocks( "ON" ),
	     .width_a( 1 ),
	     .width_b( 1 ),
	     .width_byteena_a( 1 ),
	     .width_byteena_b( 1 ),
	     .width_eccstatus( 3 ),
	     .widthad_a( 1 ),
	     .widthad_b( 1 ),
	     .wrcontrol_aclr_a( "UNUSED" ),
	     .wrcontrol_aclr_b( "NONE" ),
	     .wrcontrol_wraddress_reg_b( "CLOCK1" ),
	     .lpm_type( "altsyncram" ),
	     .lpm_hint( "unused") 
	     ) U_ALTSYNCRAM(
			    .aclr0( aclr0 ),
			    .aclr1( aclr1 ),
			    .address_a( address_a ),
			    .address_b( address_b ),
			    .addressstall_a( addressstall_a ),
			    .addressstall_b( addressstall_b ),
			    .byteena_a( byteena_a ),
			    .byteena_b( byteena_b ),
			    .clock0( clock0 ),
			    .clock1( clock1 ),
			    .clocken0( clocken0 ),
			    .clocken1( clocken1 ),
			    .clocken2( clocken2 ),
			    .clocken3( clocken3 ),
			    .data_a( data_a ),
			    .data_b( data_b ),
			    .eccstatus( eccstatus ),
			    .q_a( q_a ),
			    .q_b( q_b ),
			    .rden_a( rden_a ),
			    .rden_b( rden_b ),
			    .wren_a( wren_a ),
			    .wren_b( wren_b ) );


