#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 11 23:15:21 2024
# Process ID: 27640
# Current directory: E:/project/Experiment_6/display/display.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/project/Experiment_6/display/display.runs/synth_1/top.vds
# Journal file: E:/project/Experiment_6/display/display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.117 ; gain = 234.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/project/Experiment_6/display/display.srcs/sources_1/new/top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rom_bit_extension' [E:/project/Experiment_6/display/display.srcs/sources_1/new/rom_bit_extension.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rom0_width8_addra16' [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/rom0_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom0_width8_addra16' (2#1) [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/rom0_width8_addra16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom1_width8_addra16' [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/rom1_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom1_width8_addra16' (3#1) [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/rom1_width8_addra16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom2_width8_addra16' [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/rom2_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom2_width8_addra16' (4#1) [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/rom2_width8_addra16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom3_width8_addra16' [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/rom3_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom3_width8_addra16' (5#1) [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/rom3_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_bit_extension' (6#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/rom_bit_extension.sv:23]
INFO: [Synth 8-6157] synthesizing module 'micro_cpu' [E:/project/Experiment_6/display/display.srcs/sources_1/new/micro_cpu.sv:25]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/project/Experiment_6/display/display.srcs/sources_1/new/pc.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'pc' (7#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/pc.sv:24]
INFO: [Synth 8-6157] synthesizing module 'inst_dec' [E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv:132]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv:195]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv:278]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv:81]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv:342]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv:310]
INFO: [Synth 8-6155] done synthesizing module 'inst_dec' (8#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/project/Experiment_6/display/display.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/project/Experiment_6/display/display.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mem' [E:/project/Experiment_6/display/display.srcs/sources_1/new/mem_access.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_6/display/display.srcs/sources_1/new/mem_access.sv:53]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_6/display/display.srcs/sources_1/new/mem_access.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'mem' (11#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/mem_access.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'micro_cpu' (12#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/micro_cpu.sv:25]
INFO: [Synth 8-6157] synthesizing module 'bit_extension' [E:/project/Experiment_6/display/display.srcs/sources_1/new/W_and_R.sv:25]
INFO: [Synth 8-6157] synthesizing module 'word_extension' [E:/project/Experiment_6/display/display.srcs/sources_1/new/BRAM.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_6/display/display.srcs/sources_1/new/BRAM.sv:37]
INFO: [Synth 8-6157] synthesizing module 'width8_addra14' [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/width8_addra14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'width8_addra14' (13#1) [E:/project/Experiment_6/display/display.runs/synth_1/.Xil/Vivado-27640-Peng0v0/realtime/width8_addra14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'word_extension' (14#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/BRAM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bit_extension' (15#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/W_and_R.sv:25]
INFO: [Synth 8-6157] synthesizing module 'dis_buffer' [E:/project/Experiment_6/display/display.srcs/sources_1/new/dis_buffer.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'dis_buffer' (16#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/dis_buffer.sv:22]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/project/Experiment_6/display/display.srcs/sources_1/new/display.sv:21]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_6/display/display.srcs/sources_1/new/display.sv:44]
INFO: [Synth 8-6157] synthesizing module 'seg7' [E:/project/Experiment_6/display/display.srcs/sources_1/new/seg7.sv:22]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_6/display/display.srcs/sources_1/new/seg7.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (17#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/seg7.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (18#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/display.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [E:/project/Experiment_6/display/display.srcs/sources_1/new/top.sv:24]
WARNING: [Synth 8-3331] design alu has unconnected port inst[31]
WARNING: [Synth 8-3331] design alu has unconnected port inst[30]
WARNING: [Synth 8-3331] design alu has unconnected port inst[29]
WARNING: [Synth 8-3331] design alu has unconnected port inst[28]
WARNING: [Synth 8-3331] design alu has unconnected port inst[27]
WARNING: [Synth 8-3331] design alu has unconnected port inst[26]
WARNING: [Synth 8-3331] design alu has unconnected port inst[25]
WARNING: [Synth 8-3331] design alu has unconnected port inst[24]
WARNING: [Synth 8-3331] design alu has unconnected port inst[23]
WARNING: [Synth 8-3331] design alu has unconnected port inst[22]
WARNING: [Synth 8-3331] design alu has unconnected port inst[21]
WARNING: [Synth 8-3331] design alu has unconnected port inst[20]
WARNING: [Synth 8-3331] design alu has unconnected port inst[19]
WARNING: [Synth 8-3331] design alu has unconnected port inst[18]
WARNING: [Synth 8-3331] design alu has unconnected port inst[17]
WARNING: [Synth 8-3331] design alu has unconnected port inst[16]
WARNING: [Synth 8-3331] design rom_bit_extension has unconnected port addra[1]
WARNING: [Synth 8-3331] design rom_bit_extension has unconnected port addra[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1110.422 ; gain = 310.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1110.422 ; gain = 310.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1110.422 ; gain = 310.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1110.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/rom3_width8_addra16/rom3_width8_addra16/rom3_width8_addra16_in_context.xdc] for cell 'ROM/ROM3'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/rom3_width8_addra16/rom3_width8_addra16/rom3_width8_addra16_in_context.xdc] for cell 'ROM/ROM3'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/rom2_width8_addra16/rom2_width8_addra16/rom2_width8_addra16_in_context.xdc] for cell 'ROM/ROM2'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/rom2_width8_addra16/rom2_width8_addra16/rom2_width8_addra16_in_context.xdc] for cell 'ROM/ROM2'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/rom1_width8_addra16/rom1_width8_addra16/rom1_width8_addra16_in_context.xdc] for cell 'ROM/ROM1'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/rom1_width8_addra16/rom1_width8_addra16/rom1_width8_addra16_in_context.xdc] for cell 'ROM/ROM1'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extensionl'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extensionl'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension2'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension2'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension3'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension3'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension4'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension4'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extensionl'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extensionl'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension2'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension2'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension3'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension3'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension4'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension4'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extensionl'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extensionl'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension2'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension2'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension3'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension3'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension4'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension4'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extensionl'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extensionl'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension2'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension2'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension3'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension3'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension4'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension4'
Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/rom0_width8_addra16/rom0_width8_addra16/rom0_width8_addra16_in_context.xdc] for cell 'ROM/ROM0'
Finished Parsing XDC File [e:/project/Experiment_6/display/display.srcs/sources_1/ip/rom0_width8_addra16/rom0_width8_addra16/rom0_width8_addra16_in_context.xdc] for cell 'ROM/ROM0'
Parsing XDC File [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc:88]
Finished Parsing XDC File [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/project/Experiment_6/display/display.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/project/Experiment_6/display/display.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/project/Experiment_6/display/display.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1231.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.152 ; gain = 431.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.152 ; gain = 431.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_n. (constraint file  e:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_n. (constraint file  e:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_p. (constraint file  e:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_p. (constraint file  e:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for ROM/ROM3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/ROM2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/ROM1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extensionl/RAM_word_extension2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension2/RAM_word_extension2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension3/RAM_word_extension2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension4/RAM_word_extension2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extensionl/RAM_word_extension3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension2/RAM_word_extension3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension3/RAM_word_extension3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension4/RAM_word_extension3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extensionl/RAM_word_extension4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension2/RAM_word_extension4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension3/RAM_word_extension4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension4/RAM_word_extension4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extensionl/RAM_word_extensionl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension2/RAM_word_extensionl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension3/RAM_word_extensionl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension4/RAM_word_extensionl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/ROM0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1231.152 ; gain = 431.676
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "re_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/project/Experiment_6/display/display.srcs/sources_1/new/alu.sv:44]
INFO: [Synth 8-5546] ROM "mem_op" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1231.152 ; gain = 431.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 53    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 4     
	  10 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	  18 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module inst_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	  10 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module word_extension__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module word_extension__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module word_extension__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module word_extension 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module bit_extension 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module dis_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mem_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/project/Experiment_6/display/display.srcs/sources_1/new/alu.sv:58]
DSP Report: Generating DSP res0, operation Mode is: A*B.
DSP Report: operator res0 is absorbed into DSP res0.
DSP Report: operator res0 is absorbed into DSP res0.
DSP Report: Generating DSP res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res0 is absorbed into DSP res0.
DSP Report: operator res0 is absorbed into DSP res0.
DSP Report: Generating DSP res0, operation Mode is: A*B.
DSP Report: operator res0 is absorbed into DSP res0.
DSP Report: operator res0 is absorbed into DSP res0.
DSP Report: Generating DSP res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res0 is absorbed into DSP res0.
DSP Report: operator res0 is absorbed into DSP res0.
INFO: [Synth 8-5546] ROM "DECODE/re_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DECODE/aluop" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design alu has unconnected port inst[31]
WARNING: [Synth 8-3331] design alu has unconnected port inst[30]
WARNING: [Synth 8-3331] design alu has unconnected port inst[29]
WARNING: [Synth 8-3331] design alu has unconnected port inst[28]
WARNING: [Synth 8-3331] design alu has unconnected port inst[27]
WARNING: [Synth 8-3331] design alu has unconnected port inst[26]
WARNING: [Synth 8-3331] design alu has unconnected port inst[25]
WARNING: [Synth 8-3331] design alu has unconnected port inst[24]
WARNING: [Synth 8-3331] design alu has unconnected port inst[23]
WARNING: [Synth 8-3331] design alu has unconnected port inst[22]
WARNING: [Synth 8-3331] design alu has unconnected port inst[21]
WARNING: [Synth 8-3331] design alu has unconnected port inst[20]
WARNING: [Synth 8-3331] design alu has unconnected port inst[19]
WARNING: [Synth 8-3331] design alu has unconnected port inst[18]
WARNING: [Synth 8-3331] design alu has unconnected port inst[17]
WARNING: [Synth 8-3331] design alu has unconnected port inst[16]
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[0]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[1]' (FDS) to 'DIS/ans_reg[7]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[2]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[3]' (FDS) to 'DIS/ans_reg[7]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[4]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[5]' (FDS) to 'DIS/ans_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1231.152 ; gain = 431.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1244.707 ; gain = 445.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 1339.109 ; gain = 539.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 1437.422 ; gain = 637.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.777 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.777 ; gain = 642.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.777 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.777 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.777 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.777 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_wiz_0           |         1|
|2     |rom0_width8_addra16 |         1|
|3     |rom1_width8_addra16 |         1|
|4     |rom2_width8_addra16 |         1|
|5     |rom3_width8_addra16 |         1|
|6     |width8_addra14      |        16|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clk_wiz_0           |     1|
|2     |rom0_width8_addra16 |     1|
|3     |rom1_width8_addra16 |     1|
|4     |rom2_width8_addra16 |     1|
|5     |rom3_width8_addra16 |     1|
|6     |width8_addra14      |     1|
|7     |width8_addra14__16  |     1|
|8     |width8_addra14__17  |     1|
|9     |width8_addra14__18  |     1|
|10    |width8_addra14__19  |     1|
|11    |width8_addra14__20  |     1|
|12    |width8_addra14__21  |     1|
|13    |width8_addra14__22  |     1|
|14    |width8_addra14__23  |     1|
|15    |width8_addra14__24  |     1|
|16    |width8_addra14__25  |     1|
|17    |width8_addra14__26  |     1|
|18    |width8_addra14__27  |     1|
|19    |width8_addra14__28  |     1|
|20    |width8_addra14__29  |     1|
|21    |width8_addra14__30  |     1|
|22    |CARRY4              |    45|
|23    |DSP48E1             |     3|
|24    |LUT1                |    34|
|25    |LUT2                |   152|
|26    |LUT3                |   131|
|27    |LUT4                |   168|
|28    |LUT5                |   196|
|29    |LUT6                |  1111|
|30    |MUXF7               |   256|
|31    |MUXF8               |    91|
|32    |FDRE                |  1112|
|33    |IBUF                |     1|
|34    |OBUF                |    36|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------------+--------------------------+------+
|      |Instance               |Module                    |Cells |
+------+-----------------------+--------------------------+------+
|1     |top                    |                          |  3499|
|2     |  DIS                  |display                   |    70|
|3     |    SEG1               |seg7                      |     7|
|4     |    SEG2               |seg7_0                    |     7|
|5     |    SEG3               |seg7_1                    |     7|
|6     |    SEG4               |seg7_2                    |     7|
|7     |  DIS_BUF              |dis_buffer                |    62|
|8     |  ROM                  |rom_bit_extension         |  1141|
|9     |  bit_ext              |bit_extension             |   151|
|10    |    RAM_bit_extension2 |word_extension__xdcDup__2 |    40|
|11    |    RAM_bit_extension3 |word_extension__xdcDup__3 |    39|
|12    |    RAM_bit_extension4 |word_extension            |    39|
|13    |    RAM_bit_extensionl |word_extension__xdcDup__1 |    33|
|14    |  cpu                  |micro_cpu                 |  2035|
|15    |    ALU                |alu                       |    22|
|16    |    DECODE             |inst_dec                  |    26|
|17    |    PC                 |pc                        |    27|
|18    |    REGS               |regfile                   |  1960|
+------+-----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.777 ; gain = 642.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:14 . Memory (MB): peak = 1441.777 ; gain = 521.570
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.777 ; gain = 642.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1441.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1441.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 1441.777 ; gain = 972.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1441.777 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/project/Experiment_6/display/display.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 23:16:48 2024...
