
// Generated by Cadence Genus(TM) Synthesis Solution 18.10-p003_1
// Generated on: Dec  8 2022 13:49:33 +0530 (Dec  8 2022 08:19:33 UTC)

// Verification Directory fv/uart_top 

module rx_buffer_WORD_SIZE32_NO_OF_WORDS1(clk, reset,
     data_serial_wr_en, data_serial_in, data_parallel_rd_enable,
     data_parallel_out, buffer_full);
  input clk, reset, data_serial_wr_en, data_serial_in,
       data_parallel_rd_enable;
  output [31:0] data_parallel_out;
  output buffer_full;
  wire clk, reset, data_serial_wr_en, data_serial_in,
       data_parallel_rd_enable;
  wire [31:0] data_parallel_out;
  wire buffer_full;
  wire [6:0] buffer_full_counter;
  wire [31:0] memory;
  wire \data_parallel_out[0]_345 , \data_parallel_out[1]_346 ,
       \data_parallel_out[2]_347 , \data_parallel_out[3]_348 ,
       \data_parallel_out[4]_349 , \data_parallel_out[5]_350 ,
       \data_parallel_out[6]_351 , \data_parallel_out[7]_352 ;
  wire \data_parallel_out[8]_353 , \data_parallel_out[9]_354 ,
       \data_parallel_out[10]_355 , \data_parallel_out[11]_356 ,
       \data_parallel_out[12]_357 , \data_parallel_out[13]_358 ,
       \data_parallel_out[14]_359 , \data_parallel_out[15]_360 ;
  wire \data_parallel_out[16]_361 , \data_parallel_out[17]_362 ,
       \data_parallel_out[18]_363 , \data_parallel_out[19]_364 ,
       \data_parallel_out[20]_365 , \data_parallel_out[21]_366 ,
       \data_parallel_out[22]_367 , \data_parallel_out[23]_368 ;
  wire \data_parallel_out[24]_369 , \data_parallel_out[25]_370 ,
       \data_parallel_out[26]_371 , \data_parallel_out[27]_372 ,
       \data_parallel_out[28]_373 , \data_parallel_out[29]_374 ,
       \data_parallel_out[30]_375 , \data_parallel_out[31]_376 ;
  wire n_2, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_81, n_85, n_87, n_88, n_90, n_91;
  wire n_105, n_106, n_107, n_108, n_109, n_110, n_111, n_112;
  wire n_114, n_115, n_116, n_117, n_118, n_119, n_120, n_261;
  wire n_266, n_267, n_268, n_269, n_270, n_271, n_272, n_273;
  wire n_274, n_275, n_276, n_277, n_278, n_279, n_280, n_281;
  wire n_282, n_283, n_284, n_285, n_286, n_287, n_288, n_289;
  wire n_290, n_291, n_292, n_293, n_294, n_295, n_296, n_297;
  wire n_298, n_299, n_300, n_301, n_302, n_303, n_304, n_947;
  NOR2X1 g1149(.A (reset), .B (n_266), .Y (n_91));
  NOR2X1 g1152(.A (reset), .B (n_267), .Y (n_90));
  NOR2X1 g1154(.A (reset), .B (n_269), .Y (n_88));
  NOR2X1 g1156(.A (reset), .B (n_268), .Y (n_87));
  NOR2X1 g1158(.A (reset), .B (n_261), .Y (n_85));
  NOR2X1 g1163(.A (reset), .B (n_270), .Y (n_81));
  NOR2X1 g1234(.A (reset), .B (n_273), .Y (n_74));
  NOR2X1 g1235(.A (reset), .B (n_292), .Y (n_73));
  NOR2X1 g1236(.A (reset), .B (n_274), .Y (n_72));
  NOR2X1 g1237(.A (reset), .B (n_275), .Y (n_71));
  NOR2X1 g1238(.A (reset), .B (n_276), .Y (n_70));
  NOR2X1 g1239(.A (reset), .B (n_277), .Y (n_69));
  NOR2X1 g1240(.A (reset), .B (n_278), .Y (n_68));
  NOR2X1 g1241(.A (reset), .B (n_271), .Y (n_67));
  NOR2X1 g1242(.A (reset), .B (n_280), .Y (n_66));
  NOR2X1 g1243(.A (reset), .B (n_281), .Y (n_65));
  NOR2X1 g1244(.A (reset), .B (n_282), .Y (n_64));
  NOR2X1 g1245(.A (reset), .B (n_283), .Y (n_63));
  NOR2X1 g1246(.A (reset), .B (n_285), .Y (n_62));
  NOR2X1 g1247(.A (reset), .B (n_279), .Y (n_61));
  NOR2X1 g1248(.A (reset), .B (n_272), .Y (n_60));
  NOR2X1 g1249(.A (reset), .B (n_295), .Y (n_59));
  NOR2X1 g1250(.A (reset), .B (n_287), .Y (n_58));
  NOR2X1 g1251(.A (reset), .B (n_298), .Y (n_55));
  NOR2X1 g1252(.A (reset), .B (n_288), .Y (n_54));
  NOR2X1 g1253(.A (reset), .B (n_289), .Y (n_53));
  NOR2X1 g1254(.A (reset), .B (n_291), .Y (n_52));
  NOR2X1 g1255(.A (reset), .B (n_293), .Y (n_51));
  NOR2X1 g1256(.A (reset), .B (n_286), .Y (n_50));
  NOR2X1 g1257(.A (reset), .B (n_303), .Y (n_49));
  NOR2X1 g1258(.A (reset), .B (n_297), .Y (n_48));
  NOR2X1 g1259(.A (reset), .B (n_284), .Y (n_47));
  NOR2X1 g1260(.A (reset), .B (n_290), .Y (n_46));
  NOR2X1 g1261(.A (reset), .B (n_299), .Y (n_45));
  NOR2X1 g1262(.A (reset), .B (n_294), .Y (n_44));
  NOR2X1 g1263(.A (reset), .B (n_301), .Y (n_43));
  NOR2X1 g1264(.A (reset), .B (n_300), .Y (n_42));
  NOR2X1 g1265(.A (reset), .B (n_302), .Y (n_41));
  NOR2X1 g1266(.A (reset), .B (n_296), .Y (n_40));
  OR2X4 g1306(.A (reset), .B (n_304), .Y (n_2));
  MXI2XL g3510(.A (n_119), .B (n_120), .S0 (buffer_full_counter[4]), .Y
       (n_266));
  AOI22X1 g3511(.A0 (buffer_full_counter[4]), .A1 (n_119), .B0
       (buffer_full_counter[5]), .B1 (n_107), .Y (n_268));
  MX2X1 g3512(.A (n_117), .B (n_118), .S0 (buffer_full_counter[3]), .Y
       (n_267));
  OAI21X1 g3513(.A0 (buffer_full_counter[3]), .A1 (n_108), .B0 (n_118),
       .Y (n_120));
  MXI2XL g3514(.A (n_114), .B (n_115), .S0 (buffer_full_counter[2]), .Y
       (n_269));
  NOR2BX1 g3516(.AN (buffer_full_counter[3]), .B (n_117), .Y (n_119));
  MX2X1 g3517(.A (n_112), .B (n_110), .S0 (n_106), .Y (n_261));
  AOI2BB1X1 g3518(.A0N (buffer_full_counter[2]), .A1N (n_108), .B0
       (n_115), .Y (n_118));
  NOR2BX1 g3519(.AN (n_111), .B (buffer_full_counter[2]), .Y (n_116));
  NAND2X1 g3520(.A (buffer_full_counter[2]), .B (n_114), .Y (n_117));
  OR2X1 g3521(.A (n_109), .B (n_112), .Y (n_270));
  OAI21X1 g3522(.A0 (buffer_full_counter[1]), .A1 (n_108), .B0 (n_112),
       .Y (n_115));
  NOR2X1 g3523(.A (n_106), .B (n_110), .Y (n_114));
  NOR4BX1 g3524(.AN (buffer_full_counter[5]), .B
       (buffer_full_counter[0]), .C (buffer_full_counter[3]), .D
       (buffer_full_counter[4]), .Y (n_111));
  MX2X1 g3525(.A (buffer_full_counter[0]), .B (n_947), .S0 (n_108), .Y
       (n_112));
  MXI2X1 g3526(.A (\data_parallel_out[19]_364 ), .B (memory[19]), .S0
       (n_947), .Y (n_281));
  MXI2X1 g3527(.A (\data_parallel_out[9]_354 ), .B (memory[9]), .S0
       (n_947), .Y (n_290));
  MXI2X1 g3528(.A (\data_parallel_out[15]_360 ), .B (memory[15]), .S0
       (n_947), .Y (n_277));
  MXI2X1 g3529(.A (\data_parallel_out[29]_374 ), .B (memory[29]), .S0
       (n_947), .Y (n_291));
  MXI2X1 g3530(.A (\data_parallel_out[10]_355 ), .B (memory[10]), .S0
       (n_947), .Y (n_292));
  MXI2X1 g3531(.A (\data_parallel_out[17]_362 ), .B (memory[17]), .S0
       (n_947), .Y (n_271));
  MXI2X1 g3532(.A (\data_parallel_out[16]_361 ), .B (memory[16]), .S0
       (n_947), .Y (n_278));
  MXI2X1 g3533(.A (\data_parallel_out[30]_375 ), .B (memory[30]), .S0
       (n_947), .Y (n_293));
  MXI2X1 g3534(.A (\data_parallel_out[23]_368 ), .B (memory[23]), .S0
       (n_947), .Y (n_279));
  MXI2X1 g3535(.A (\data_parallel_out[4]_349 ), .B (memory[4]), .S0
       (n_947), .Y (n_294));
  MXI2X1 g3536(.A (\data_parallel_out[25]_370 ), .B (memory[25]), .S0
       (n_947), .Y (n_295));
  MXI2X1 g3537(.A (\data_parallel_out[18]_363 ), .B (memory[18]), .S0
       (n_947), .Y (n_280));
  MXI2X1 g3538(.A (\data_parallel_out[8]_353 ), .B (memory[8]), .S0
       (n_947), .Y (n_296));
  MXI2X1 g3539(.A (\data_parallel_out[0]_345 ), .B (memory[0]), .S0
       (n_947), .Y (n_297));
  MXI2X1 g3540(.A (\data_parallel_out[24]_369 ), .B (memory[24]), .S0
       (n_947), .Y (n_272));
  NOR2BX1 g3541(.AN (n_108), .B (buffer_full_counter[0]), .Y (n_109));
  NAND2BX1 g3542(.AN (n_108), .B (buffer_full_counter[0]), .Y (n_110));
  MXI2X1 g3543(.A (\data_parallel_out[12]_357 ), .B (memory[12]), .S0
       (n_947), .Y (n_274));
  MXI2X1 g3544(.A (\data_parallel_out[3]_348 ), .B (memory[3]), .S0
       (n_947), .Y (n_299));
  MXI2X1 g3545(.A (\data_parallel_out[5]_350 ), .B (memory[5]), .S0
       (n_947), .Y (n_300));
  MXI2X1 g3546(.A (\data_parallel_out[20]_365 ), .B (memory[20]), .S0
       (n_947), .Y (n_282));
  MXI2X1 g3547(.A (\data_parallel_out[6]_351 ), .B (memory[6]), .S0
       (n_947), .Y (n_301));
  MXI2X1 g3548(.A (\data_parallel_out[11]_356 ), .B (memory[11]), .S0
       (n_947), .Y (n_273));
  MXI2X1 g3549(.A (\data_parallel_out[21]_366 ), .B (memory[21]), .S0
       (n_947), .Y (n_283));
  MXI2X1 g3550(.A (\data_parallel_out[7]_352 ), .B (memory[7]), .S0
       (n_947), .Y (n_302));
  MXI2X1 g3551(.A (\data_parallel_out[1]_346 ), .B (memory[1]), .S0
       (n_947), .Y (n_284));
  MXI2X1 g3552(.A (\data_parallel_out[2]_347 ), .B (memory[2]), .S0
       (n_947), .Y (n_298));
  MXI2X1 g3553(.A (\data_parallel_out[22]_367 ), .B (memory[22]), .S0
       (n_947), .Y (n_285));
  MXI2X1 g3554(.A (\data_parallel_out[31]_376 ), .B (memory[31]), .S0
       (n_947), .Y (n_286));
  MXI2X1 g3555(.A (\data_parallel_out[13]_358 ), .B (memory[13]), .S0
       (n_947), .Y (n_275));
  MXI2X1 g3556(.A (\data_parallel_out[26]_371 ), .B (memory[26]), .S0
       (n_947), .Y (n_287));
  MXI2X1 g3557(.A (\data_parallel_out[27]_372 ), .B (memory[27]), .S0
       (n_947), .Y (n_288));
  MXI2X1 g3558(.A (\data_parallel_out[14]_359 ), .B (memory[14]), .S0
       (n_947), .Y (n_276));
  MXI2X1 g3559(.A (\data_parallel_out[28]_373 ), .B (memory[28]), .S0
       (n_947), .Y (n_289));
  MXI2XL g3560(.A (memory[0]), .B (memory[1]), .S0 (data_serial_wr_en),
       .Y (n_303));
  OR2X1 g3561(.A (buffer_full_counter[5]), .B (n_304), .Y (n_108));
  INVX1 g3562(.A (n_947), .Y (n_107));
  INVX1 g3563(.A (data_serial_wr_en), .Y (n_304));
  INVX1 g3564(.A (buffer_full_counter[1]), .Y (n_106));
  CLKBUFX20 drc_bufs3596(.A (n_105), .Y (buffer_full));
  DFFHQX1 \buffer_full_counter_reg[0] (.CK (clk), .D (n_81), .Q
       (buffer_full_counter[0]));
  DFFHQX1 \buffer_full_counter_reg[1] (.CK (clk), .D (n_85), .Q
       (buffer_full_counter[1]));
  DFFHQX1 \buffer_full_counter_reg[2] (.CK (clk), .D (n_88), .Q
       (buffer_full_counter[2]));
  DFFHQX1 \buffer_full_counter_reg[3] (.CK (clk), .D (n_90), .Q
       (buffer_full_counter[3]));
  DFFHQX1 \buffer_full_counter_reg[4] (.CK (clk), .D (n_91), .Q
       (buffer_full_counter[4]));
  DFFHQX1 \buffer_full_counter_reg[5] (.CK (clk), .D (n_87), .Q
       (buffer_full_counter[5]));
  DFFHQX1 \data_parallel_out_reg[0] (.CK (clk), .D (n_48), .Q
       (\data_parallel_out[0]_345 ));
  DFFHQX1 \data_parallel_out_reg[1] (.CK (clk), .D (n_47), .Q
       (\data_parallel_out[1]_346 ));
  DFFHQX1 \data_parallel_out_reg[2] (.CK (clk), .D (n_55), .Q
       (\data_parallel_out[2]_347 ));
  DFFHQX1 \data_parallel_out_reg[3] (.CK (clk), .D (n_45), .Q
       (\data_parallel_out[3]_348 ));
  DFFHQX1 \data_parallel_out_reg[4] (.CK (clk), .D (n_44), .Q
       (\data_parallel_out[4]_349 ));
  DFFHQX1 \data_parallel_out_reg[5] (.CK (clk), .D (n_42), .Q
       (\data_parallel_out[5]_350 ));
  DFFHQX1 \data_parallel_out_reg[6] (.CK (clk), .D (n_43), .Q
       (\data_parallel_out[6]_351 ));
  DFFHQX1 \data_parallel_out_reg[7] (.CK (clk), .D (n_41), .Q
       (\data_parallel_out[7]_352 ));
  DFFHQX1 \data_parallel_out_reg[8] (.CK (clk), .D (n_40), .Q
       (\data_parallel_out[8]_353 ));
  DFFHQX1 \data_parallel_out_reg[9] (.CK (clk), .D (n_46), .Q
       (\data_parallel_out[9]_354 ));
  DFFHQX1 \data_parallel_out_reg[10] (.CK (clk), .D (n_73), .Q
       (\data_parallel_out[10]_355 ));
  DFFHQX1 \data_parallel_out_reg[11] (.CK (clk), .D (n_74), .Q
       (\data_parallel_out[11]_356 ));
  DFFHQX1 \data_parallel_out_reg[12] (.CK (clk), .D (n_72), .Q
       (\data_parallel_out[12]_357 ));
  DFFHQX1 \data_parallel_out_reg[13] (.CK (clk), .D (n_71), .Q
       (\data_parallel_out[13]_358 ));
  DFFHQX1 \data_parallel_out_reg[14] (.CK (clk), .D (n_70), .Q
       (\data_parallel_out[14]_359 ));
  DFFHQX1 \data_parallel_out_reg[15] (.CK (clk), .D (n_69), .Q
       (\data_parallel_out[15]_360 ));
  DFFHQX1 \data_parallel_out_reg[16] (.CK (clk), .D (n_68), .Q
       (\data_parallel_out[16]_361 ));
  DFFHQX1 \data_parallel_out_reg[17] (.CK (clk), .D (n_67), .Q
       (\data_parallel_out[17]_362 ));
  DFFHQX1 \data_parallel_out_reg[18] (.CK (clk), .D (n_66), .Q
       (\data_parallel_out[18]_363 ));
  DFFHQX1 \data_parallel_out_reg[19] (.CK (clk), .D (n_65), .Q
       (\data_parallel_out[19]_364 ));
  DFFHQX1 \data_parallel_out_reg[20] (.CK (clk), .D (n_64), .Q
       (\data_parallel_out[20]_365 ));
  DFFHQX1 \data_parallel_out_reg[21] (.CK (clk), .D (n_63), .Q
       (\data_parallel_out[21]_366 ));
  DFFHQX1 \data_parallel_out_reg[22] (.CK (clk), .D (n_62), .Q
       (\data_parallel_out[22]_367 ));
  DFFHQX1 \data_parallel_out_reg[23] (.CK (clk), .D (n_61), .Q
       (\data_parallel_out[23]_368 ));
  DFFHQX1 \data_parallel_out_reg[24] (.CK (clk), .D (n_60), .Q
       (\data_parallel_out[24]_369 ));
  DFFHQX1 \data_parallel_out_reg[25] (.CK (clk), .D (n_59), .Q
       (\data_parallel_out[25]_370 ));
  DFFHQX1 \data_parallel_out_reg[26] (.CK (clk), .D (n_58), .Q
       (\data_parallel_out[26]_371 ));
  DFFHQX1 \data_parallel_out_reg[27] (.CK (clk), .D (n_54), .Q
       (\data_parallel_out[27]_372 ));
  DFFHQX1 \data_parallel_out_reg[28] (.CK (clk), .D (n_53), .Q
       (\data_parallel_out[28]_373 ));
  DFFHQX1 \data_parallel_out_reg[29] (.CK (clk), .D (n_52), .Q
       (\data_parallel_out[29]_374 ));
  DFFHQX1 \data_parallel_out_reg[30] (.CK (clk), .D (n_51), .Q
       (\data_parallel_out[30]_375 ));
  DFFHQX1 \data_parallel_out_reg[31] (.CK (clk), .D (n_50), .Q
       (\data_parallel_out[31]_376 ));
  DFFHQX1 \memory_reg[0] (.CK (clk), .D (n_49), .Q (memory[0]));
  SDFFQX1 \memory_reg[1] (.CK (clk), .D (memory[2]), .SI (memory[1]),
       .SE (n_2), .Q (memory[1]));
  SDFFQX1 \memory_reg[2] (.CK (clk), .D (memory[3]), .SI (memory[2]),
       .SE (n_2), .Q (memory[2]));
  SDFFQX1 \memory_reg[3] (.CK (clk), .D (memory[4]), .SI (memory[3]),
       .SE (n_2), .Q (memory[3]));
  SDFFQX1 \memory_reg[4] (.CK (clk), .D (memory[5]), .SI (memory[4]),
       .SE (n_2), .Q (memory[4]));
  SDFFQX1 \memory_reg[5] (.CK (clk), .D (memory[6]), .SI (memory[5]),
       .SE (n_2), .Q (memory[5]));
  SDFFQX1 \memory_reg[6] (.CK (clk), .D (memory[7]), .SI (memory[6]),
       .SE (n_2), .Q (memory[6]));
  SDFFQX1 \memory_reg[7] (.CK (clk), .D (memory[8]), .SI (memory[7]),
       .SE (n_2), .Q (memory[7]));
  SDFFQX1 \memory_reg[8] (.CK (clk), .D (memory[9]), .SI (memory[8]),
       .SE (n_2), .Q (memory[8]));
  SDFFQX1 \memory_reg[9] (.CK (clk), .D (memory[10]), .SI (memory[9]),
       .SE (n_2), .Q (memory[9]));
  SDFFQX1 \memory_reg[10] (.CK (clk), .D (memory[11]), .SI
       (memory[10]), .SE (n_2), .Q (memory[10]));
  SDFFQX1 \memory_reg[11] (.CK (clk), .D (memory[12]), .SI
       (memory[11]), .SE (n_2), .Q (memory[11]));
  SDFFQX1 \memory_reg[12] (.CK (clk), .D (memory[13]), .SI
       (memory[12]), .SE (n_2), .Q (memory[12]));
  SDFFQX1 \memory_reg[13] (.CK (clk), .D (memory[14]), .SI
       (memory[13]), .SE (n_2), .Q (memory[13]));
  SDFFQX1 \memory_reg[14] (.CK (clk), .D (memory[15]), .SI
       (memory[14]), .SE (n_2), .Q (memory[14]));
  SDFFQX1 \memory_reg[15] (.CK (clk), .D (memory[16]), .SI
       (memory[15]), .SE (n_2), .Q (memory[15]));
  SDFFQX1 \memory_reg[16] (.CK (clk), .D (memory[17]), .SI
       (memory[16]), .SE (n_2), .Q (memory[16]));
  SDFFQX1 \memory_reg[17] (.CK (clk), .D (memory[18]), .SI
       (memory[17]), .SE (n_2), .Q (memory[17]));
  SDFFQX1 \memory_reg[18] (.CK (clk), .D (memory[19]), .SI
       (memory[18]), .SE (n_2), .Q (memory[18]));
  SDFFQX1 \memory_reg[19] (.CK (clk), .D (memory[20]), .SI
       (memory[19]), .SE (n_2), .Q (memory[19]));
  SDFFQX1 \memory_reg[20] (.CK (clk), .D (memory[21]), .SI
       (memory[20]), .SE (n_2), .Q (memory[20]));
  SDFFQX1 \memory_reg[21] (.CK (clk), .D (memory[22]), .SI
       (memory[21]), .SE (n_2), .Q (memory[21]));
  SDFFQX1 \memory_reg[22] (.CK (clk), .D (memory[23]), .SI
       (memory[22]), .SE (n_2), .Q (memory[22]));
  SDFFQX1 \memory_reg[23] (.CK (clk), .D (memory[24]), .SI
       (memory[23]), .SE (n_2), .Q (memory[23]));
  SDFFQX1 \memory_reg[24] (.CK (clk), .D (memory[25]), .SI
       (memory[24]), .SE (n_2), .Q (memory[24]));
  SDFFQX1 \memory_reg[25] (.CK (clk), .D (memory[26]), .SI
       (memory[25]), .SE (n_2), .Q (memory[25]));
  SDFFQX1 \memory_reg[26] (.CK (clk), .D (memory[27]), .SI
       (memory[26]), .SE (n_2), .Q (memory[26]));
  SDFFQX1 \memory_reg[27] (.CK (clk), .D (memory[28]), .SI
       (memory[27]), .SE (n_2), .Q (memory[27]));
  SDFFQX1 \memory_reg[28] (.CK (clk), .D (memory[29]), .SI
       (memory[28]), .SE (n_2), .Q (memory[28]));
  SDFFQX1 \memory_reg[29] (.CK (clk), .D (memory[30]), .SI
       (memory[29]), .SE (n_2), .Q (memory[29]));
  SDFFQX1 \memory_reg[30] (.CK (clk), .D (memory[31]), .SI
       (memory[30]), .SE (n_2), .Q (memory[30]));
  SDFFQX1 \memory_reg[31] (.CK (clk), .D (data_serial_in), .SI
       (memory[31]), .SE (n_2), .Q (memory[31]));
  CLKBUFX20 drc_bufs3704(.A (\data_parallel_out[0]_345 ), .Y
       (data_parallel_out[0]));
  CLKBUFX20 drc_bufs3712(.A (\data_parallel_out[1]_346 ), .Y
       (data_parallel_out[1]));
  CLKBUFX20 drc_bufs3720(.A (\data_parallel_out[3]_348 ), .Y
       (data_parallel_out[3]));
  CLKBUFX20 drc_bufs3728(.A (\data_parallel_out[7]_352 ), .Y
       (data_parallel_out[7]));
  CLKBUFX20 drc_bufs3736(.A (\data_parallel_out[15]_360 ), .Y
       (data_parallel_out[15]));
  CLKBUFX20 drc_bufs3744(.A (\data_parallel_out[31]_376 ), .Y
       (data_parallel_out[31]));
  CLKBUFX20 drc_bufs3752(.A (\data_parallel_out[30]_375 ), .Y
       (data_parallel_out[30]));
  CLKBUFX20 drc_bufs3760(.A (\data_parallel_out[29]_374 ), .Y
       (data_parallel_out[29]));
  CLKBUFX20 drc_bufs3768(.A (\data_parallel_out[28]_373 ), .Y
       (data_parallel_out[28]));
  CLKBUFX20 drc_bufs3776(.A (\data_parallel_out[27]_372 ), .Y
       (data_parallel_out[27]));
  CLKBUFX20 drc_bufs3784(.A (\data_parallel_out[26]_371 ), .Y
       (data_parallel_out[26]));
  CLKBUFX20 drc_bufs3792(.A (\data_parallel_out[25]_370 ), .Y
       (data_parallel_out[25]));
  CLKBUFX20 drc_bufs3800(.A (\data_parallel_out[24]_369 ), .Y
       (data_parallel_out[24]));
  CLKBUFX20 drc_bufs3808(.A (\data_parallel_out[23]_368 ), .Y
       (data_parallel_out[23]));
  CLKBUFX20 drc_bufs3816(.A (\data_parallel_out[22]_367 ), .Y
       (data_parallel_out[22]));
  CLKBUFX20 drc_bufs3824(.A (\data_parallel_out[21]_366 ), .Y
       (data_parallel_out[21]));
  CLKBUFX20 drc_bufs3832(.A (\data_parallel_out[20]_365 ), .Y
       (data_parallel_out[20]));
  CLKBUFX20 drc_bufs3840(.A (\data_parallel_out[19]_364 ), .Y
       (data_parallel_out[19]));
  CLKBUFX20 drc_bufs3848(.A (\data_parallel_out[18]_363 ), .Y
       (data_parallel_out[18]));
  CLKBUFX20 drc_bufs3856(.A (\data_parallel_out[17]_362 ), .Y
       (data_parallel_out[17]));
  CLKBUFX20 drc_bufs3864(.A (\data_parallel_out[14]_359 ), .Y
       (data_parallel_out[14]));
  CLKBUFX20 drc_bufs3872(.A (\data_parallel_out[13]_358 ), .Y
       (data_parallel_out[13]));
  CLKBUFX20 drc_bufs3880(.A (\data_parallel_out[12]_357 ), .Y
       (data_parallel_out[12]));
  CLKBUFX20 drc_bufs3888(.A (\data_parallel_out[11]_356 ), .Y
       (data_parallel_out[11]));
  CLKBUFX20 drc_bufs3896(.A (\data_parallel_out[10]_355 ), .Y
       (data_parallel_out[10]));
  CLKBUFX20 drc_bufs3904(.A (\data_parallel_out[9]_354 ), .Y
       (data_parallel_out[9]));
  CLKBUFX20 drc_bufs3912(.A (\data_parallel_out[16]_361 ), .Y
       (data_parallel_out[16]));
  CLKBUFX20 drc_bufs3920(.A (\data_parallel_out[8]_353 ), .Y
       (data_parallel_out[8]));
  CLKBUFX20 drc_bufs3928(.A (\data_parallel_out[6]_351 ), .Y
       (data_parallel_out[6]));
  CLKBUFX20 drc_bufs3936(.A (\data_parallel_out[5]_350 ), .Y
       (data_parallel_out[5]));
  CLKBUFX20 drc_bufs3944(.A (\data_parallel_out[4]_349 ), .Y
       (data_parallel_out[4]));
  CLKBUFX20 drc_bufs3952(.A (\data_parallel_out[2]_347 ), .Y
       (data_parallel_out[2]));
  BUFX6 drc_buf_sp4245(.A (data_parallel_rd_enable), .Y (n_947));
  AND2X1 g4247(.A (n_106), .B (n_116), .Y (n_105));
endmodule

module
     rx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1(clk,
     reset, sampling_tick_middle, sampling_tick_end, tick_start,
     rx_data, data_out_to_buffer, data_valid_to_buffer, parity_error,
     stop_bit_error);
  input clk, reset, sampling_tick_middle, sampling_tick_end, rx_data;
  output tick_start, data_out_to_buffer, data_valid_to_buffer,
       parity_error, stop_bit_error;
  wire clk, reset, sampling_tick_middle, sampling_tick_end, rx_data;
  wire tick_start, data_out_to_buffer, data_valid_to_buffer,
       parity_error, stop_bit_error;
  wire [3:0] state;
  wire n_2, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21, n_22, n_23, n_24, n_25, n_26, n_27;
  wire n_28, n_29, n_30, n_31, n_33, n_34, n_36, n_37;
  wire n_38, n_39, n_41, n_43, n_44, n_62, n_63, n_64;
  wire n_65, n_67, n_68, n_69, n_70, n_71, n_72, parity;
  wire parity_error_220, stop_bit_error_221;
  NOR2X1 g1926(.A (reset), .B (n_62), .Y (n_44));
  NOR2X1 g1928(.A (reset), .B (n_63), .Y (n_43));
  AOI21X1 g1933(.A0 (n_72), .A1 (n_67), .B0 (reset), .Y (n_41));
  NOR2X1 g1936(.A (reset), .B (n_65), .Y (n_39));
  AOI21X1 g1939(.A0 (n_69), .A1 (n_71), .B0 (reset), .Y (n_38));
  NOR2X1 g1940(.A (reset), .B (n_31), .Y (n_37));
  NOR2X1 g1941(.A (reset), .B (n_64), .Y (n_36));
  NOR2X1 g1943(.A (reset), .B (n_70), .Y (n_34));
  NOR2X1 g1944(.A (reset), .B (n_68), .Y (n_33));
  AOI22X1 g2926(.A0 (parity_error_220), .A1 (n_30), .B0 (n_16), .B1
       (n_24), .Y (n_62));
  AOI22X1 g2927(.A0 (stop_bit_error_221), .A1 (n_29), .B0 (n_7), .B1
       (n_20), .Y (n_63));
  OAI211X1 g2928(.A0 (state[1]), .A1 (n_2), .B0 (n_10), .C0 (n_26), .Y
       (n_31));
  NAND3X1 g2929(.A (n_13), .B (n_15), .C (n_28), .Y (n_30));
  NAND2X1 g2930(.A (n_17), .B (n_25), .Y (n_29));
  AOI2BB2X1 g2931(.A0N (n_16), .A1N (n_71), .B0 (n_21), .B1 (parity),
       .Y (n_65));
  AOI22X1 g2932(.A0 (rx_data), .A1 (n_23), .B0 (data_out_to_buffer),
       .B1 (n_21), .Y (n_64));
  AOI21X1 g2933(.A0 (state[2]), .A1 (n_12), .B0 (n_27), .Y (n_67));
  NOR2BX1 g2934(.AN (n_72), .B (tick_start), .Y (n_68));
  NAND2X1 g2935(.A (n_10), .B (n_22), .Y (n_28));
  OAI211X1 g2936(.A0 (state[2]), .A1 (n_12), .B0
       (data_valid_to_buffer), .C0 (n_18), .Y (n_69));
  OAI22X1 g2937(.A0 (n_5), .A1 (n_2), .B0 (n_6), .B1 (n_15), .Y (n_27));
  AOI21X1 g2938(.A0 (state[2]), .A1 (n_17), .B0 (n_24), .Y (n_70));
  NAND3X1 g2939(.A (state[0]), .B (n_13), .C (n_2), .Y (n_26));
  MX2X1 g2940(.A (n_9), .B (n_18), .S0 (state[2]), .Y (n_25));
  INVX1 g2941(.A (n_23), .Y (n_71));
  OAI211X1 g2942(.A0 (sampling_tick_middle), .A1 (state[2]), .B0
       (state[0]), .C0 (n_14), .Y (n_22));
  NOR2X1 g2943(.A (n_5), .B (n_19), .Y (n_24));
  NOR2X1 g2944(.A (state[0]), .B (n_19), .Y (n_23));
  OAI21X1 g2945(.A0 (n_14), .A1 (n_13), .B0 (n_15), .Y (n_20));
  OR3X1 g2946(.A (state[0]), .B (state[2]), .C (n_8), .Y (n_21));
  OR3X1 g2947(.A (rx_data), .B (state[2]), .C (n_10), .Y (n_72));
  NAND2X1 g2948(.A (state[1]), .B (n_11), .Y (n_19));
  OR2X1 g2949(.A (sampling_tick_middle), .B (n_10), .Y (n_18));
  NAND3X2 g2951(.A (sampling_tick_end), .B (state[1]), .C (state[0]),
       .Y (n_17));
  XNOR2X1 g2952(.A (parity), .B (rx_data), .Y (n_16));
  NAND3X2 g2953(.A (sampling_tick_middle), .B (n_5), .C (state[2]), .Y
       (n_15));
  INVX1 g2954(.A (n_13), .Y (n_12));
  NAND2X1 g2955(.A (sampling_tick_end), .B (state[2]), .Y (n_14));
  OR2X1 g2956(.A (state[1]), .B (n_5), .Y (n_13));
  INVX1 g2958(.A (n_10), .Y (n_9));
  NOR2X1 g2959(.A (sampling_tick_middle), .B (n_6), .Y (n_8));
  NOR2BX1 g2960(.AN (sampling_tick_middle), .B (state[2]), .Y (n_11));
  OR2X1 g2961(.A (state[1]), .B (state[0]), .Y (n_10));
  INVX1 g2962(.A (rx_data), .Y (n_7));
  INVX1 g2963(.A (state[1]), .Y (n_6));
  INVX1 g2964(.A (state[0]), .Y (n_5));
  NAND2BX1 g2(.AN (n_11), .B (n_14), .Y (n_2));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_41), .Q (state[0]));
  DFFHQX1 parity_reg(.CK (clk), .D (n_39), .Q (parity));
  DFFHQX1 data_out_to_buffer_reg(.CK (clk), .D (n_36), .Q
       (data_out_to_buffer));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_37), .Q (state[1]));
  DFFHQX1 tick_start_reg(.CK (clk), .D (n_33), .Q (tick_start));
  DFFHQX1 stop_bit_error_reg(.CK (clk), .D (n_43), .Q
       (stop_bit_error_221));
  DFFQX2 \state_reg[2] (.CK (clk), .D (n_34), .Q (state[2]));
  DFFHQX1 data_valid_to_buffer_reg(.CK (clk), .D (n_38), .Q
       (data_valid_to_buffer));
  DFFHQX1 parity_error_reg(.CK (clk), .D (n_44), .Q (parity_error_220));
  CLKBUFX20 drc_bufs2976(.A (stop_bit_error_221), .Y (stop_bit_error));
  CLKBUFX20 drc_bufs2984(.A (parity_error_220), .Y (parity_error));
endmodule

module sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100(clk, reset,
     start, tick_16_8, tick_16_16);
  input clk, reset, start;
  output tick_16_8, tick_16_16;
  wire clk, reset, start;
  wire tick_16_8, tick_16_16;
  wire [10:0] counter;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_28, n_32, n_33, n_34, n_38, n_39, n_43, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_63, n_64, n_65;
  wire n_66, n_67, n_68, n_69;
  NOR3X1 g472(.A (reset), .B (n_56), .C (n_57), .Y (n_43));
  NOR3X1 g980(.A (reset), .B (n_69), .C (n_58), .Y (n_39));
  NOR3BX1 g982(.AN (n_59), .B (reset), .C (n_69), .Y (n_38));
  NOR3BX1 g987(.AN (n_60), .B (reset), .C (n_69), .Y (n_34));
  NOR2BX1 g989(.AN (n_63), .B (reset), .Y (n_33));
  NOR2X1 g991(.A (reset), .B (n_61), .Y (n_32));
  NOR2BX1 g994(.AN (n_64), .B (reset), .Y (n_28));
  NOR3BX1 g1001(.AN (n_65), .B (reset), .C (n_69), .Y (n_22));
  NOR2X1 g1008(.A (reset), .B (n_66), .Y (n_17));
  NOR3BX1 g1009(.AN (n_67), .B (reset), .C (n_69), .Y (n_16));
  NOR3BX1 g1014(.AN (n_68), .B (reset), .C (n_69), .Y (n_11));
  NOR3X1 g1020(.A (reset), .B (counter[0]), .C (n_69), .Y (n_5));
  OR2X1 g1362(.A (n_20), .B (n_23), .Y (n_57));
  AOI31X1 g1363(.A0 (counter[6]), .A1 (counter[5]), .A2 (n_21), .B0
       (counter[7]), .Y (n_23));
  OR3X1 g1364(.A (counter[2]), .B (counter[4]), .C (counter[3]), .Y
       (n_21));
  NAND2X1 g1365(.A (counter[9]), .B (counter[8]), .Y (n_20));
  INVX1 g1366(.A (start), .Y (n_56));
  XNOR2X1 g2075(.A (counter[9]), .B (n_19), .Y (n_58));
  ADDHX1 g2076(.A (counter[8]), .B (n_15), .CO (n_19), .S (n_59));
  NAND2BX1 g2077(.AN (n_69), .B (n_18), .Y (n_61));
  ADDHX1 g2078(.A (counter[7]), .B (n_14), .CO (n_15), .S (n_18));
  ADDHX1 g2079(.A (counter[6]), .B (n_12), .CO (n_14), .S (n_60));
  NOR2BX1 g2080(.AN (n_13), .B (n_69), .Y (n_63));
  ADDHX1 g2081(.A (counter[5]), .B (n_9), .CO (n_12), .S (n_13));
  NOR2BX1 g2082(.AN (n_10), .B (n_69), .Y (n_64));
  ADDHX1 g2083(.A (counter[4]), .B (n_8), .CO (n_9), .S (n_10));
  OA22X1 g2084(.A0 (counter[6]), .A1 (n_7), .B0 (n_0), .B1 (n_57), .Y
       (n_66));
  ADDHX1 g2085(.A (counter[3]), .B (n_4), .CO (n_8), .S (n_65));
  NAND3BX1 g2086(.AN (counter[3]), .B (counter[5]), .C (n_6), .Y (n_7));
  NOR4BX1 g2087(.AN (counter[1]), .B (counter[0]), .C (counter[2]), .D
       (n_3), .Y (n_6));
  ADDHX1 g2088(.A (counter[2]), .B (n_2), .CO (n_4), .S (n_67));
  NAND3BX1 g2089(.AN (n_1), .B (counter[4]), .C (counter[7]), .Y (n_3));
  ADDHX1 g2090(.A (counter[1]), .B (counter[0]), .CO (n_2), .S (n_68));
  NAND3BX1 g2091(.AN (counter[9]), .B (counter[8]), .C (start), .Y
       (n_1));
  DFFQXL tick_16_16_reg(.CK (clk), .D (n_43), .Q (tick_16_16));
  NAND2BX1 g2093(.AN (n_56), .B (tick_16_8), .Y (n_0));
  NAND2X4 g2094(.A (start), .B (n_57), .Y (n_69));
  DFFHQX1 \counter_reg[2] (.CK (clk), .D (n_16), .Q (counter[2]));
  DFFHQX1 \counter_reg[1] (.CK (clk), .D (n_11), .Q (counter[1]));
  DFFHQX1 \counter_reg[0] (.CK (clk), .D (n_5), .Q (counter[0]));
  DFFHQX1 \counter_reg[8] (.CK (clk), .D (n_38), .Q (counter[8]));
  DFFHQX1 \counter_reg[3] (.CK (clk), .D (n_22), .Q (counter[3]));
  DFFHQX1 \counter_reg[4] (.CK (clk), .D (n_28), .Q (counter[4]));
  DFFHQX1 \counter_reg[5] (.CK (clk), .D (n_33), .Q (counter[5]));
  DFFHQX1 \counter_reg[6] (.CK (clk), .D (n_34), .Q (counter[6]));
  DFFHQX1 \counter_reg[7] (.CK (clk), .D (n_32), .Q (counter[7]));
  DFFHQX1 \counter_reg[9] (.CK (clk), .D (n_39), .Q (counter[9]));
  DFFHQX1 tick_16_8_reg(.CK (clk), .D (n_17), .Q (tick_16_8));
endmodule

module
     rx_wrapper_NO_OF_WORS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100(clk,
     reset, rx_data, data_parallel_out, data_parallel_rd_enable,
     rx_buffer_full, parity_error, stop_bit_error);
  input clk, reset, rx_data, data_parallel_rd_enable;
  output [31:0] data_parallel_out;
  output rx_buffer_full, parity_error, stop_bit_error;
  wire clk, reset, rx_data, data_parallel_rd_enable;
  wire [31:0] data_parallel_out;
  wire rx_buffer_full, parity_error, stop_bit_error;
  wire data_out_to_buffer, data_valid_to_buffer, sampling_tick_end,
       sampling_tick_middle, tick_start;
  rx_buffer_WORD_SIZE32_NO_OF_WORDS1 ins_rx_buffer(.clk (clk), .reset
       (reset), .data_serial_wr_en (data_valid_to_buffer),
       .data_serial_in (data_out_to_buffer), .data_parallel_rd_enable
       (data_parallel_rd_enable), .data_parallel_out
       (data_parallel_out), .buffer_full (rx_buffer_full));
  rx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1
       ins_rx_fsm(.clk (clk), .reset (reset), .sampling_tick_middle
       (sampling_tick_middle), .sampling_tick_end (sampling_tick_end),
       .tick_start (tick_start), .rx_data (rx_data),
       .data_out_to_buffer (data_out_to_buffer), .data_valid_to_buffer
       (data_valid_to_buffer), .parity_error (parity_error),
       .stop_bit_error (stop_bit_error));
  sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100
       ins_sampling_tick_generator(.clk (clk), .reset (reset), .start
       (tick_start), .tick_16_8 (sampling_tick_middle), .tick_16_16
       (sampling_tick_end));
endmodule

module sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_1(clk, reset,
     start, tick_16_8, tick_16_16);
  input clk, reset, start;
  output tick_16_8, tick_16_16;
  wire clk, reset, start;
  wire tick_16_8, tick_16_16;
  wire [10:0] counter;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_26, n_27, n_28, n_29, n_32, n_36, n_37;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_63;
  wire n_64, n_65, n_66;
  NOR3X1 g1027(.A (reset), .B (n_66), .C (n_55), .Y (n_37));
  NOR3BX1 g1028(.AN (n_56), .B (reset), .C (n_66), .Y (n_36));
  NOR3BX1 g1032(.AN (n_57), .B (reset), .C (n_66), .Y (n_32));
  NOR3X1 g1036(.A (reset), .B (n_58), .C (n_66), .Y (n_29));
  NOR3BX1 g1039(.AN (start), .B (reset), .C (n_60), .Y (n_28));
  NOR3BX1 g1040(.AN (n_59), .B (reset), .C (n_66), .Y (n_27));
  NOR3BX1 g1041(.AN (n_61), .B (reset), .C (n_66), .Y (n_26));
  NOR3BX1 g1048(.AN (n_63), .B (reset), .C (n_66), .Y (n_18));
  NOR3X1 g1054(.A (reset), .B (counter[0]), .C (n_66), .Y (n_14));
  NOR3BX1 g1055(.AN (n_65), .B (reset), .C (n_66), .Y (n_13));
  NOR3BX1 g1056(.AN (n_64), .B (reset), .C (n_66), .Y (n_12));
  NOR2X1 g1539(.A (counter[9]), .B (n_24), .Y (n_55));
  ADDHX1 g1540(.A (counter[8]), .B (n_23), .CO (n_24), .S (n_56));
  ADDHX1 g1541(.A (counter[7]), .B (n_22), .CO (n_23), .S (n_57));
  OAI21X1 g1542(.A0 (counter[5]), .A1 (n_21), .B0 (n_20), .Y (n_58));
  ADDHX1 g1543(.A (counter[6]), .B (n_19), .CO (n_22), .S (n_59));
  ADDHX1 g1544(.A (counter[4]), .B (n_16), .CO (n_21), .S (n_61));
  MXI2XL g1545(.A (tick_16_8), .B (n_17), .S0 (n_15), .Y (n_60));
  INVX1 g1546(.A (n_19), .Y (n_20));
  NOR2BX1 g1547(.AN (n_16), .B (n_1), .Y (n_19));
  NAND2X4 g1548(.A (start), .B (n_15), .Y (n_66));
  NOR3BX1 g1549(.AN (counter[8]), .B (counter[6]), .C (n_11), .Y
       (n_17));
  ADDHX1 g1550(.A (counter[3]), .B (n_8), .CO (n_16), .S (n_63));
  NAND3BX2 g1551(.AN (n_10), .B (counter[9]), .C (counter[8]), .Y
       (n_15));
  NAND2BX1 g1552(.AN (n_9), .B (counter[7]), .Y (n_11));
  AOI21X1 g1553(.A0 (counter[6]), .A1 (n_5), .B0 (counter[7]), .Y
       (n_10));
  NAND3BX1 g1554(.AN (n_1), .B (n_6), .C (n_2), .Y (n_9));
  ADDHX1 g1555(.A (counter[2]), .B (n_4), .CO (n_8), .S (n_64));
  INVX1 g1556(.A (n_7), .Y (n_65));
  ADDHX1 g1557(.A (counter[1]), .B (n_0), .CO (n_6), .S (n_7));
  OAI2BB1X1 g1558(.A0N (counter[5]), .A1N (n_3), .B0 (n_1), .Y (n_5));
  AND2X1 g1559(.A (counter[0]), .B (counter[1]), .Y (n_4));
  INVX1 g1560(.A (n_2), .Y (n_3));
  NOR2X1 g1561(.A (counter[3]), .B (counter[2]), .Y (n_2));
  NAND2X1 g1562(.A (counter[4]), .B (counter[5]), .Y (n_1));
  INVX1 g1563(.A (counter[0]), .Y (n_0));
  DFFHQX1 \counter_reg[2] (.CK (clk), .D (n_12), .Q (counter[2]));
  DFFHQX1 \counter_reg[1] (.CK (clk), .D (n_13), .Q (counter[1]));
  DFFHQX1 \counter_reg[0] (.CK (clk), .D (n_14), .Q (counter[0]));
  DFFHQX1 \counter_reg[8] (.CK (clk), .D (n_36), .Q (counter[8]));
  DFFHQX1 \counter_reg[3] (.CK (clk), .D (n_18), .Q (counter[3]));
  DFFHQX1 \counter_reg[4] (.CK (clk), .D (n_26), .Q (counter[4]));
  DFFHQX1 \counter_reg[5] (.CK (clk), .D (n_29), .Q (counter[5]));
  DFFHQX1 \counter_reg[6] (.CK (clk), .D (n_27), .Q (counter[6]));
  DFFHQX1 \counter_reg[7] (.CK (clk), .D (n_32), .Q (counter[7]));
  DFFHQX1 \counter_reg[9] (.CK (clk), .D (n_37), .Q (counter[9]));
  DFFHQX1 tick_16_8_reg(.CK (clk), .D (n_28), .Q (tick_16_8));
endmodule

module tx_buffer_WORD_SIZE32_NO_OF_WORDS1(clk, reset, data_parallel_in,
     data_parallel_wr_enable, data_serial_rd_enable, data_serial_out,
     empty);
  input clk, reset, data_parallel_wr_enable, data_serial_rd_enable;
  input [31:0] data_parallel_in;
  output data_serial_out, empty;
  wire clk, reset, data_parallel_wr_enable, data_serial_rd_enable;
  wire [31:0] data_parallel_in;
  wire data_serial_out, empty;
  wire [6:0] buffer_empty_counter;
  wire [31:0] memory;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_29, n_47, n_48, n_49, n_50, n_51, n_52, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  wire n_71, n_72, n_73, n_74, n_75, n_76, n_77, n_79;
  wire n_82, n_83, n_88, n_92, n_96, n_97, n_98, n_100;
  wire n_101, n_183, n_184, n_185, n_186, n_187, n_189, n_190;
  wire n_191, n_192, n_193, n_194, n_195, n_196, n_197, n_198;
  wire n_199, n_200, n_201, n_202, n_203, n_204, n_205, n_206;
  wire n_207, n_208, n_209, n_210, n_211, n_212, n_213, n_214;
  wire n_215, n_216, n_217, n_218, n_219, n_220, n_221, n_222;
  wire n_223;
  INVX2 drc_bufs2421(.A (n_1), .Y (n_0));
  INVX1 drc_bufs2422(.A (n_11), .Y (n_1));
  NOR2X1 g2271(.A (reset), .B (n_23), .Y (n_101));
  NAND2BX1 g2273(.AN (data_parallel_wr_enable), .B (n_97), .Y (n_100));
  NOR2X1 g2276(.A (reset), .B (n_183), .Y (n_98));
  AOI221X1 g2277(.A0 (data_serial_rd_enable), .A1 (n_185), .B0
       (buffer_empty_counter[5]), .B1 (n_186), .C0 (reset), .Y (n_97));
  NOR2X1 g2278(.A (reset), .B (n_184), .Y (n_96));
  NOR2X1 g2284(.A (reset), .B (n_187), .Y (n_92));
  NOR2X1 g2290(.A (reset), .B (n_16), .Y (n_88));
  NOR2X1 g2312(.A (reset), .B (n_189), .Y (n_83));
  AO22X1 g2313(.A0 (n_29), .A1 (memory[31]), .B0
       (data_parallel_in[31]), .B1 (n_221), .Y (n_82));
  OAI2BB1X1 g2329(.A0N (n_11), .A1N (memory[19]), .B0 (n_197), .Y
       (n_79));
  OAI2BB1X1 g2331(.A0N (n_0), .A1N (memory[14]), .B0 (n_191), .Y
       (n_77));
  OAI2BB1X1 g2332(.A0N (n_0), .A1N (memory[15]), .B0 (n_192), .Y
       (n_76));
  OAI2BB1X1 g2333(.A0N (n_11), .A1N (memory[16]), .B0 (n_193), .Y
       (n_75));
  OAI2BB1X1 g2334(.A0N (n_0), .A1N (memory[17]), .B0 (n_194), .Y
       (n_74));
  OAI2BB1X1 g2335(.A0N (n_11), .A1N (memory[18]), .B0 (n_196), .Y
       (n_73));
  OAI2BB1X1 g2336(.A0N (n_0), .A1N (memory[25]), .B0 (n_204), .Y
       (n_72));
  OAI2BB1X1 g2337(.A0N (n_11), .A1N (memory[20]), .B0 (n_198), .Y
       (n_71));
  OAI2BB1X1 g2338(.A0N (n_0), .A1N (memory[21]), .B0 (n_200), .Y
       (n_70));
  OAI2BB1X1 g2339(.A0N (n_11), .A1N (memory[22]), .B0 (n_219), .Y
       (n_69));
  OAI2BB1X1 g2340(.A0N (n_0), .A1N (memory[0]), .B0 (n_201), .Y (n_68));
  OAI2BB1X1 g2341(.A0N (n_11), .A1N (memory[23]), .B0 (n_202), .Y
       (n_67));
  OAI2BB1X1 g2342(.A0N (n_0), .A1N (memory[24]), .B0 (n_190), .Y
       (n_66));
  OAI2BB1X1 g2343(.A0N (n_11), .A1N (memory[1]), .B0 (n_203), .Y
       (n_65));
  OAI2BB1X1 g2346(.A0N (n_11), .A1N (memory[6]), .B0 (n_211), .Y
       (n_64));
  OAI2BB1X1 g2347(.A0N (n_11), .A1N (memory[2]), .B0 (n_207), .Y
       (n_63));
  OAI2BB1X1 g2348(.A0N (n_0), .A1N (memory[27]), .B0 (n_206), .Y
       (n_62));
  OAI2BB1X1 g2349(.A0N (n_11), .A1N (memory[3]), .B0 (n_209), .Y
       (n_61));
  OAI2BB1X1 g2350(.A0N (n_0), .A1N (memory[28]), .B0 (n_217), .Y
       (n_60));
  OAI2BB1X1 g2351(.A0N (n_11), .A1N (memory[29]), .B0 (n_195), .Y
       (n_59));
  OAI2BB1X1 g2352(.A0N (n_0), .A1N (memory[30]), .B0 (n_208), .Y
       (n_58));
  OAI2BB1X1 g2353(.A0N (n_11), .A1N (memory[4]), .B0 (n_199), .Y
       (n_57));
  OAI2BB1X1 g2354(.A0N (n_0), .A1N (memory[5]), .B0 (n_210), .Y (n_56));
  OAI2BB1X1 g2355(.A0N (n_11), .A1N (memory[26]), .B0 (n_205), .Y
       (n_55));
  OAI2BB1X1 g2356(.A0N (n_0), .A1N (memory[7]), .B0 (n_212), .Y (n_54));
  OAI2BB1X1 g2357(.A0N (n_11), .A1N (memory[8]), .B0 (n_213), .Y
       (n_52));
  OAI2BB1X1 g2358(.A0N (n_0), .A1N (memory[9]), .B0 (n_214), .Y (n_51));
  OAI2BB1X1 g2359(.A0N (n_11), .A1N (memory[10]), .B0 (n_215), .Y
       (n_50));
  OAI2BB1X1 g2360(.A0N (n_0), .A1N (memory[11]), .B0 (n_216), .Y
       (n_49));
  OAI2BB1X1 g2361(.A0N (n_0), .A1N (memory[12]), .B0 (n_218), .Y
       (n_48));
  OAI2BB1X1 g2362(.A0N (n_0), .A1N (memory[13]), .B0 (n_220), .Y
       (n_47));
  OAI21X1 g2379(.A0 (reset), .A1 (n_223), .B0 (n_1), .Y (n_29));
  NOR2X4 g2399(.A (reset), .B (n_222), .Y (n_11));
  NOR2BX1 g2402(.AN (data_serial_out), .B (reset), .Y (n_7));
  NAND3BX1 g4584(.AN (data_parallel_wr_enable), .B
       (buffer_empty_counter[6]), .C (n_22), .Y (n_23));
  MXI2XL g4585(.A (n_18), .B (n_20), .S0 (buffer_empty_counter[4]), .Y
       (n_183));
  NAND2X1 g4586(.A (n_185), .B (n_222), .Y (n_22));
  NOR2BX1 g4587(.AN (n_21), .B (n_18), .Y (n_184));
  NOR2X1 g4589(.A (buffer_empty_counter[5]), .B (n_19), .Y (n_185));
  OAI211X1 g4590(.A0 (n_13), .A1 (n_4), .B0 (buffer_empty_counter[3]),
       .C0 (n_3), .Y (n_21));
  AOI21X1 g4591(.A0 (n_17), .A1 (n_222), .B0 (data_parallel_wr_enable),
       .Y (n_20));
  MXI2XL g4592(.A (n_14), .B (n_15), .S0 (buffer_empty_counter[2]), .Y
       (n_187));
  NAND2BX1 g4594(.AN (buffer_empty_counter[4]), .B (n_17), .Y (n_19));
  AND2X1 g4595(.A (n_5), .B (n_17), .Y (n_18));
  NOR2X1 g4596(.A (buffer_empty_counter[3]), .B (n_13), .Y (n_17));
  AOI31X1 g4597(.A0 (buffer_empty_counter[1]), .A1 (n_3), .A2 (n_8),
       .B0 (n_14), .Y (n_16));
  AOI21X1 g4598(.A0 (n_12), .A1 (n_222), .B0 (data_parallel_wr_enable),
       .Y (n_15));
  AND2X1 g4599(.A (n_5), .B (n_12), .Y (n_14));
  MXI2XL g4600(.A (n_10), .B (n_4), .S0 (buffer_empty_counter[0]), .Y
       (n_189));
  NAND2BX1 g4601(.AN (buffer_empty_counter[2]), .B (n_12), .Y (n_13));
  NOR3X2 g4602(.A (buffer_empty_counter[0]), .B
       (buffer_empty_counter[1]), .C (empty), .Y (n_12));
  NOR2BX1 g4603(.AN (n_5), .B (empty), .Y (n_10));
  NOR2BX2 g4604(.AN (n_9), .B (buffer_empty_counter[0]), .Y (empty));
  NOR4X1 g4605(.A (buffer_empty_counter[3]), .B
       (buffer_empty_counter[4]), .C (buffer_empty_counter[2]), .D
       (n_6), .Y (n_9));
  AOI22X1 g4606(.A0 (data_parallel_in[18]), .A1 (n_221), .B0
       (memory[19]), .B1 (data_serial_rd_enable), .Y (n_196));
  AOI22X1 g4607(.A0 (data_parallel_in[17]), .A1 (n_221), .B0
       (memory[18]), .B1 (data_serial_rd_enable), .Y (n_194));
  AOI22X1 g4608(.A0 (data_parallel_in[30]), .A1 (n_221), .B0
       (memory[31]), .B1 (data_serial_rd_enable), .Y (n_208));
  AOI22X1 g4609(.A0 (data_parallel_in[3]), .A1 (n_221), .B0
       (memory[4]), .B1 (data_serial_rd_enable), .Y (n_209));
  AOI22X1 g4610(.A0 (data_parallel_in[29]), .A1 (n_221), .B0
       (memory[30]), .B1 (data_serial_rd_enable), .Y (n_195));
  AOI22X1 g4611(.A0 (data_parallel_in[5]), .A1 (n_221), .B0
       (memory[6]), .B1 (data_serial_rd_enable), .Y (n_210));
  AOI22X1 g4612(.A0 (data_parallel_in[6]), .A1 (n_221), .B0
       (memory[7]), .B1 (data_serial_rd_enable), .Y (n_211));
  AOI22X1 g4613(.A0 (data_parallel_in[2]), .A1 (n_221), .B0
       (memory[3]), .B1 (data_serial_rd_enable), .Y (n_207));
  AOI22X1 g4614(.A0 (data_parallel_in[7]), .A1 (n_221), .B0
       (memory[8]), .B1 (data_serial_rd_enable), .Y (n_212));
  AOI22X1 g4615(.A0 (data_parallel_in[19]), .A1 (n_221), .B0
       (memory[20]), .B1 (data_serial_rd_enable), .Y (n_197));
  AOI22X1 g4616(.A0 (data_parallel_in[8]), .A1 (n_221), .B0
       (memory[9]), .B1 (data_serial_rd_enable), .Y (n_213));
  AOI22X1 g4617(.A0 (data_parallel_in[9]), .A1 (n_221), .B0
       (memory[10]), .B1 (data_serial_rd_enable), .Y (n_214));
  AOI22X1 g4618(.A0 (data_parallel_in[10]), .A1 (n_221), .B0
       (memory[11]), .B1 (data_serial_rd_enable), .Y (n_215));
  AOI22X1 g4619(.A0 (data_parallel_in[20]), .A1 (n_221), .B0
       (memory[21]), .B1 (data_serial_rd_enable), .Y (n_198));
  AOI22X1 g4620(.A0 (data_parallel_in[24]), .A1 (n_221), .B0
       (memory[25]), .B1 (data_serial_rd_enable), .Y (n_190));
  AOI22X1 g4621(.A0 (data_parallel_in[27]), .A1 (n_221), .B0
       (memory[28]), .B1 (data_serial_rd_enable), .Y (n_206));
  AOI22X1 g4622(.A0 (data_parallel_in[4]), .A1 (n_221), .B0
       (memory[5]), .B1 (data_serial_rd_enable), .Y (n_199));
  AOI22X1 g4623(.A0 (data_parallel_in[28]), .A1 (n_221), .B0
       (memory[29]), .B1 (data_serial_rd_enable), .Y (n_217));
  AOI22X1 g4624(.A0 (data_parallel_in[12]), .A1 (n_221), .B0
       (memory[13]), .B1 (data_serial_rd_enable), .Y (n_218));
  AOI22X1 g4625(.A0 (data_parallel_in[22]), .A1 (n_221), .B0
       (memory[23]), .B1 (data_serial_rd_enable), .Y (n_219));
  AOI22X1 g4626(.A0 (data_parallel_in[21]), .A1 (n_221), .B0
       (memory[22]), .B1 (data_serial_rd_enable), .Y (n_200));
  AOI22X1 g4627(.A0 (data_parallel_in[13]), .A1 (n_221), .B0
       (memory[14]), .B1 (data_serial_rd_enable), .Y (n_220));
  AOI22X1 g4628(.A0 (data_parallel_in[0]), .A1 (n_221), .B0
       (memory[1]), .B1 (data_serial_rd_enable), .Y (n_201));
  AOI22X1 g4629(.A0 (data_parallel_in[14]), .A1 (n_221), .B0
       (memory[15]), .B1 (data_serial_rd_enable), .Y (n_191));
  AOI22X1 g4630(.A0 (data_parallel_in[23]), .A1 (n_221), .B0
       (memory[24]), .B1 (data_serial_rd_enable), .Y (n_202));
  AOI22X1 g4631(.A0 (data_parallel_in[1]), .A1 (n_221), .B0
       (memory[2]), .B1 (data_serial_rd_enable), .Y (n_203));
  AOI22X1 g4632(.A0 (data_parallel_in[15]), .A1 (n_221), .B0
       (memory[16]), .B1 (data_serial_rd_enable), .Y (n_192));
  AOI22X1 g4633(.A0 (data_parallel_in[25]), .A1 (n_221), .B0
       (memory[26]), .B1 (data_serial_rd_enable), .Y (n_204));
  AOI22X1 g4634(.A0 (data_parallel_in[26]), .A1 (n_221), .B0
       (memory[27]), .B1 (data_serial_rd_enable), .Y (n_205));
  AOI22X1 g4635(.A0 (data_parallel_in[16]), .A1 (n_221), .B0
       (memory[17]), .B1 (data_serial_rd_enable), .Y (n_193));
  AOI22X1 g4636(.A0 (data_parallel_in[11]), .A1 (n_221), .B0
       (memory[12]), .B1 (data_serial_rd_enable), .Y (n_216));
  OR2X1 g4637(.A (buffer_empty_counter[0]), .B (n_4), .Y (n_8));
  OR3X1 g4638(.A (buffer_empty_counter[6]), .B
       (buffer_empty_counter[1]), .C (buffer_empty_counter[5]), .Y
       (n_6));
  NOR2X1 g4639(.A (n_223), .B (data_parallel_wr_enable), .Y (n_5));
  INVX1 g4640(.A (n_4), .Y (n_222));
  AND2X1 g4641(.A (n_3), .B (n_223), .Y (n_4));
  AND2X4 g4642(.A (n_223), .B (data_parallel_wr_enable), .Y (n_221));
  INVX1 g4643(.A (data_serial_rd_enable), .Y (n_223));
  INVX1 g4644(.A (data_parallel_wr_enable), .Y (n_3));
  NAND2BX1 g2(.AN (n_19), .B (data_serial_rd_enable), .Y (n_186));
  DFFHQX1 data_serial_out_reg(.CK (clk), .D (n_2), .Q
       (data_serial_out));
  AO22X1 g3141(.A0 (n_7), .A1 (n_223), .B0 (memory[0]), .B1
       (data_serial_rd_enable), .Y (n_2));
  DFFHQX1 \memory_reg[4] (.CK (clk), .D (n_57), .Q (memory[4]));
  DFFHQX1 \buffer_empty_counter_reg[4] (.CK (clk), .D (n_98), .Q
       (buffer_empty_counter[4]));
  DFFHQX1 \buffer_empty_counter_reg[5] (.CK (clk), .D (n_100), .Q
       (buffer_empty_counter[5]));
  DFFHQX1 \buffer_empty_counter_reg[6] (.CK (clk), .D (n_101), .Q
       (buffer_empty_counter[6]));
  DFFHQX1 \memory_reg[11] (.CK (clk), .D (n_49), .Q (memory[11]));
  DFFHQX1 \memory_reg[1] (.CK (clk), .D (n_65), .Q (memory[1]));
  DFFHQX1 \memory_reg[24] (.CK (clk), .D (n_66), .Q (memory[24]));
  DFFHQX1 \memory_reg[2] (.CK (clk), .D (n_63), .Q (memory[2]));
  DFFHQX1 \memory_reg[3] (.CK (clk), .D (n_61), .Q (memory[3]));
  DFFHQX1 \buffer_empty_counter_reg[0] (.CK (clk), .D (n_83), .Q
       (buffer_empty_counter[0]));
  DFFHQX1 \memory_reg[20] (.CK (clk), .D (n_71), .Q (memory[20]));
  DFFHQX1 \memory_reg[5] (.CK (clk), .D (n_56), .Q (memory[5]));
  DFFHQX1 \memory_reg[6] (.CK (clk), .D (n_64), .Q (memory[6]));
  DFFHQX1 \memory_reg[7] (.CK (clk), .D (n_54), .Q (memory[7]));
  DFFHQX1 \memory_reg[16] (.CK (clk), .D (n_75), .Q (memory[16]));
  DFFHQX1 \memory_reg[8] (.CK (clk), .D (n_52), .Q (memory[8]));
  DFFHQX1 \memory_reg[9] (.CK (clk), .D (n_51), .Q (memory[9]));
  DFFHQX1 \memory_reg[10] (.CK (clk), .D (n_50), .Q (memory[10]));
  DFFHQX1 \memory_reg[0] (.CK (clk), .D (n_68), .Q (memory[0]));
  DFFHQX1 \memory_reg[12] (.CK (clk), .D (n_48), .Q (memory[12]));
  DFFHQX1 \memory_reg[13] (.CK (clk), .D (n_47), .Q (memory[13]));
  DFFHQX1 \memory_reg[14] (.CK (clk), .D (n_77), .Q (memory[14]));
  DFFHQX1 \memory_reg[15] (.CK (clk), .D (n_76), .Q (memory[15]));
  DFFHQX1 \memory_reg[17] (.CK (clk), .D (n_74), .Q (memory[17]));
  DFFHQX1 \memory_reg[18] (.CK (clk), .D (n_73), .Q (memory[18]));
  DFFHQX1 \memory_reg[19] (.CK (clk), .D (n_79), .Q (memory[19]));
  DFFHQX1 \memory_reg[21] (.CK (clk), .D (n_70), .Q (memory[21]));
  DFFHQX1 \memory_reg[22] (.CK (clk), .D (n_69), .Q (memory[22]));
  DFFHQX1 \memory_reg[23] (.CK (clk), .D (n_67), .Q (memory[23]));
  DFFHQX1 \memory_reg[25] (.CK (clk), .D (n_72), .Q (memory[25]));
  DFFHQX1 \memory_reg[26] (.CK (clk), .D (n_55), .Q (memory[26]));
  DFFHQX1 \memory_reg[27] (.CK (clk), .D (n_62), .Q (memory[27]));
  DFFHQX1 \memory_reg[28] (.CK (clk), .D (n_60), .Q (memory[28]));
  DFFHQX1 \memory_reg[29] (.CK (clk), .D (n_59), .Q (memory[29]));
  DFFHQX1 \memory_reg[30] (.CK (clk), .D (n_58), .Q (memory[30]));
  DFFHQX1 \memory_reg[31] (.CK (clk), .D (n_82), .Q (memory[31]));
  DFFHQX1 \buffer_empty_counter_reg[1] (.CK (clk), .D (n_88), .Q
       (buffer_empty_counter[1]));
  DFFHQX1 \buffer_empty_counter_reg[2] (.CK (clk), .D (n_92), .Q
       (buffer_empty_counter[2]));
  DFFHQX1 \buffer_empty_counter_reg[3] (.CK (clk), .D (n_96), .Q
       (buffer_empty_counter[3]));
endmodule

module
     tx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1(clk,
     reset, empty, sampling_tick_middle, sampling_tick_end, tick_start,
     data_parallel_wr_enable, tx_busy, tx_data, buffer_rd_enable,
     buffer_data);
  input clk, reset, empty, sampling_tick_middle, sampling_tick_end,
       data_parallel_wr_enable, buffer_data;
  output tick_start, tx_busy, tx_data, buffer_rd_enable;
  wire clk, reset, empty, sampling_tick_middle, sampling_tick_end,
       data_parallel_wr_enable, buffer_data;
  wire tick_start, tx_busy, tx_data, buffer_rd_enable;
  wire [3:0] state;
  wire delay_data_parallel_wr_enable, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_40, n_45, n_48, n_50, n_51;
  wire n_52, n_53, n_55, n_56, n_57, n_58, n_64, n_65;
  wire n_66, n_67, n_68, n_69, n_70, n_71, n_72, n_73;
  wire n_74, n_75, n_76, n_77, n_78, n_79, n_80, parity;
  wire tem_buffer_data, tx_busy_218;
  NOR2X1 g1426(.A (reset), .B (n_64), .Y (n_58));
  NAND3X1 g1432(.A (n_45), .B (n_79), .C (n_70), .Y (n_57));
  AOI21X1 g1433(.A0 (n_68), .A1 (n_66), .B0 (reset), .Y (n_56));
  NOR2X1 g1434(.A (reset), .B (n_65), .Y (n_55));
  NOR2BX1 g1436(.AN (n_67), .B (reset), .Y (n_53));
  AOI31X1 g1437(.A0 (n_76), .A1 (n_75), .A2 (n_70), .B0 (reset), .Y
       (n_52));
  AOI2BB1X1 g1439(.A0N (n_27), .A1N (n_71), .B0 (reset), .Y (n_51));
  AOI21X1 g1440(.A0 (n_80), .A1 (n_72), .B0 (reset), .Y (n_50));
  AOI21X1 g1442(.A0 (n_77), .A1 (n_73), .B0 (reset), .Y (n_48));
  NOR3BX1 g1446(.AN (n_69), .B (reset), .C (n_74), .Y (n_45));
  AOI21X1 g1449(.A0 (n_78), .A1 (n_75), .B0 (reset), .Y (n_40));
  INVX1 g1837(.A (n_80), .Y (n_27));
  NAND2X1 g2771(.A (n_17), .B (n_26), .Y (n_65));
  OAI2BB1X1 g2772(.A0N (n_11), .A1N (n_25), .B0 (n_24), .Y (n_64));
  NAND2BX1 g2773(.AN (n_25), .B (tem_buffer_data), .Y (n_66));
  AOI222X1 g2774(.A0 (state[0]), .A1 (n_5), .B0 (n_3), .B1 (n_22), .C0
       (n_20), .C1 (empty), .Y (n_26));
  NAND3X2 g2775(.A (n_17), .B (n_79), .C (n_23), .Y (n_25));
  NAND2BX1 g2776(.AN (parity), .B (n_68), .Y (n_24));
  NAND2X1 g2777(.A (n_17), .B (n_21), .Y (n_67));
  NAND2BX1 g2778(.AN (n_79), .B (delay_data_parallel_wr_enable), .Y
       (n_75));
  NAND2X1 g2779(.A (tick_start), .B (n_79), .Y (n_76));
  NAND2BX1 g2780(.AN (n_18), .B (n_6), .Y (n_73));
  NAND2X1 g2781(.A (tx_busy_218), .B (n_79), .Y (n_78));
  NAND2BX1 g2782(.AN (n_17), .B (buffer_data), .Y (n_68));
  NAND2BX1 g2783(.AN (empty), .B (n_20), .Y (n_23));
  OAI21X1 g2784(.A0 (tx_data), .A1 (n_14), .B0 (n_19), .Y (n_69));
  OAI2BB1X1 g2785(.A0N (state[1]), .A1N (n_12), .B0 (n_18), .Y (n_71));
  OAI211X1 g2786(.A0 (delay_data_parallel_wr_enable), .A1 (n_9), .B0
       (n_4), .C0 (n_13), .Y (n_22));
  NOR3BX1 g2787(.AN (n_15), .B (parity), .C (n_6), .Y (n_74));
  OAI211X1 g2788(.A0 (state[3]), .A1 (n_8), .B0 (n_7), .C0 (n_9), .Y
       (n_72));
  AOI21X1 g2789(.A0 (state[1]), .A1 (n_10), .B0 (n_16), .Y (n_21));
  OAI31X1 g2790(.A0 (state[2]), .A1 (state[3]), .A2 (n_2), .B0
       (buffer_rd_enable), .Y (n_77));
  OAI2BB1X1 g2791(.A0N (tem_buffer_data), .A1N (n_10), .B0 (n_15), .Y
       (n_19));
  NOR3BX1 g2792(.AN (state[3]), .B (state[1]), .C (n_7), .Y (n_20));
  OAI22X1 g2793(.A0 (state[1]), .A1 (n_6), .B0 (n_4), .B1 (n_5), .Y
       (n_16));
  OAI2BB1X1 g2794(.A0N (n_3), .A1N (n_4), .B0 (n_15), .Y (n_18));
  OR3X1 g2795(.A (state[3]), .B (n_2), .C (n_7), .Y (n_17));
  OR3X1 g2796(.A (state[0]), .B (state[2]), .C (n_9), .Y (n_79));
  AND2X1 g2797(.A (n_10), .B (n_5), .Y (n_14));
  AND2X1 g2798(.A (n_5), .B (n_2), .Y (n_15));
  OAI2BB1X1 g2799(.A0N (sampling_tick_middle), .A1N (n_2), .B0
       (state[3]), .Y (n_13));
  OAI21X1 g2800(.A0 (sampling_tick_middle), .A1 (n_4), .B0 (state[0]),
       .Y (n_12));
  OAI2BB1X1 g2801(.A0N (parity), .A1N (buffer_data), .B0 (state[1]), .Y
       (n_11));
  AND2X1 g2802(.A (sampling_tick_middle), .B (state[0]), .Y (n_8));
  DFFHQX1 delay_data_parallel_wr_enable_reg(.CK (clk), .D
       (data_parallel_wr_enable), .Q (delay_data_parallel_wr_enable));
  NOR2X1 g2804(.A (state[0]), .B (n_4), .Y (n_10));
  OR2X1 g2805(.A (state[3]), .B (state[1]), .Y (n_9));
  NAND2X1 g2806(.A (state[3]), .B (state[1]), .Y (n_80));
  NAND2X1 g2807(.A (state[0]), .B (n_4), .Y (n_7));
  NAND2X1 g2808(.A (state[0]), .B (state[2]), .Y (n_6));
  NOR2BX1 g2809(.AN (sampling_tick_middle), .B (state[3]), .Y (n_5));
  INVX1 g2810(.A (state[2]), .Y (n_4));
  INVX1 g2811(.A (state[0]), .Y (n_3));
  INVX1 g2812(.A (state[1]), .Y (n_2));
  BUFX2 drc_bufs2816(.A (n_23), .Y (n_70));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_55), .Q (state[0]));
  DFFHQX1 parity_reg(.CK (clk), .D (n_58), .Q (parity));
  DFFHQX4 buffer_rd_enable_reg(.CK (clk), .D (n_48), .Q
       (buffer_rd_enable));
  DFFHQX1 tick_start_reg(.CK (clk), .D (n_52), .Q (tick_start));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_51), .Q (state[1]));
  DFFHQX1 tem_buffer_data_reg(.CK (clk), .D (n_56), .Q
       (tem_buffer_data));
  DFFHQX1 \state_reg[3] (.CK (clk), .D (n_50), .Q (state[3]));
  DFFHQX1 \state_reg[2] (.CK (clk), .D (n_53), .Q (state[2]));
  DFFHQX1 tx_busy_reg(.CK (clk), .D (n_40), .Q (tx_busy_218));
  DFFHQX1 tx_data_reg(.CK (clk), .D (n_57), .Q (tx_data));
  CLKBUFX20 drc_bufs2824(.A (tx_busy_218), .Y (tx_busy));
endmodule

module
     tx_wrapper_NO_OF_WORDS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100(clk,
     reset, data_parallel_in, data_parallel_wr_enable, tx_busy,
     tx_data);
  input clk, reset, data_parallel_wr_enable;
  input [31:0] data_parallel_in;
  output tx_busy, tx_data;
  wire clk, reset, data_parallel_wr_enable;
  wire [31:0] data_parallel_in;
  wire tx_busy, tx_data;
  wire UNCONNECTED_HIER_Z, data_serial_out, data_serial_rd_enable,
       empty, sampling_tick_end, sampling_tick_middle, tick_start;
  sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_1
       ins_sampling_tick_generator(.clk (clk), .reset (reset), .start
       (tick_start), .tick_16_8 (sampling_tick_middle), .tick_16_16
       (sampling_tick_end));
  tx_buffer_WORD_SIZE32_NO_OF_WORDS1 ins_tx_buffer(.clk (clk), .reset
       (reset), .data_parallel_in (data_parallel_in),
       .data_parallel_wr_enable (data_parallel_wr_enable),
       .data_serial_rd_enable (data_serial_rd_enable), .data_serial_out
       (data_serial_out), .empty (empty));
  tx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1
       ins_tx_fsm(.clk (clk), .reset (reset), .empty (empty),
       .sampling_tick_middle (sampling_tick_middle), .sampling_tick_end
       (UNCONNECTED_HIER_Z), .tick_start (tick_start),
       .data_parallel_wr_enable (data_parallel_wr_enable), .tx_busy
       (tx_busy), .tx_data (tx_data), .buffer_rd_enable
       (data_serial_rd_enable), .buffer_data (data_serial_out));
endmodule

module
     uart_transceiver_CLOCK_IN_MHZ100_TX_WORD_LENGTH32_TX_NO_OF_WORDS1_RX_WORD_LENGTH32_RX_NO_OF_WORDS1(clk,
     reset, uart_hw_rx_pin, uart_hw_tx_pin, tx_parallel_data_in,
     tx_data_wr_enable_in, tx_busy_out, rx_full, rx_parallel_data_out,
     rx_data_rd_enable_in, rx_parity_error, rx_stop_bit_error);
  input clk, reset, uart_hw_rx_pin, tx_data_wr_enable_in,
       rx_data_rd_enable_in;
  input [31:0] tx_parallel_data_in;
  output uart_hw_tx_pin, tx_busy_out, rx_full, rx_parity_error,
       rx_stop_bit_error;
  output [31:0] rx_parallel_data_out;
  wire clk, reset, uart_hw_rx_pin, tx_data_wr_enable_in,
       rx_data_rd_enable_in;
  wire [31:0] tx_parallel_data_in;
  wire uart_hw_tx_pin, tx_busy_out, rx_full, rx_parity_error,
       rx_stop_bit_error;
  wire [31:0] rx_parallel_data_out;
  rx_wrapper_NO_OF_WORS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100
       ins_rx_wrapper(.clk (clk), .reset (reset), .rx_data
       (uart_hw_rx_pin), .data_parallel_out (rx_parallel_data_out),
       .data_parallel_rd_enable (rx_data_rd_enable_in), .rx_buffer_full
       (rx_full), .parity_error (rx_parity_error), .stop_bit_error
       (rx_stop_bit_error));
  tx_wrapper_NO_OF_WORDS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100
       ins_tx_wrapper(.clk (clk), .reset (reset), .data_parallel_in
       (tx_parallel_data_in), .data_parallel_wr_enable
       (tx_data_wr_enable_in), .tx_busy (tx_busy_out), .tx_data
       (uart_hw_tx_pin));
endmodule

module rx_buffer_WORD_SIZE32_NO_OF_WORDS1_1(clk, reset,
     data_serial_wr_en, data_serial_in, data_parallel_rd_enable,
     data_parallel_out, buffer_full);
  input clk, reset, data_serial_wr_en, data_serial_in,
       data_parallel_rd_enable;
  output [31:0] data_parallel_out;
  output buffer_full;
  wire clk, reset, data_serial_wr_en, data_serial_in,
       data_parallel_rd_enable;
  wire [31:0] data_parallel_out;
  wire buffer_full;
  wire [6:0] buffer_full_counter;
  wire [31:0] memory;
  wire \data_parallel_out[0]_345 , \data_parallel_out[1]_346 ,
       \data_parallel_out[2]_347 , \data_parallel_out[3]_348 ,
       \data_parallel_out[4]_349 , \data_parallel_out[5]_350 ,
       \data_parallel_out[6]_351 , \data_parallel_out[7]_352 ;
  wire \data_parallel_out[8]_353 , \data_parallel_out[9]_354 ,
       \data_parallel_out[10]_355 , \data_parallel_out[11]_356 ,
       \data_parallel_out[12]_357 , \data_parallel_out[13]_358 ,
       \data_parallel_out[14]_359 , \data_parallel_out[15]_360 ;
  wire \data_parallel_out[16]_361 , \data_parallel_out[17]_362 ,
       \data_parallel_out[18]_363 , \data_parallel_out[19]_364 ,
       \data_parallel_out[20]_365 , \data_parallel_out[21]_366 ,
       \data_parallel_out[22]_367 , \data_parallel_out[23]_368 ;
  wire \data_parallel_out[24]_369 , \data_parallel_out[25]_370 ,
       \data_parallel_out[26]_371 , \data_parallel_out[27]_372 ,
       \data_parallel_out[28]_373 , \data_parallel_out[29]_374 ,
       \data_parallel_out[30]_375 , \data_parallel_out[31]_376 ;
  wire n_2, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_81, n_85, n_87, n_88, n_90, n_91;
  wire n_105, n_106, n_107, n_108, n_109, n_110, n_111, n_112;
  wire n_114, n_115, n_116, n_117, n_118, n_119, n_120, n_261;
  wire n_266, n_267, n_268, n_269, n_270, n_271, n_272, n_273;
  wire n_274, n_275, n_276, n_277, n_278, n_279, n_280, n_281;
  wire n_282, n_283, n_284, n_285, n_286, n_287, n_288, n_289;
  wire n_290, n_291, n_292, n_293, n_294, n_295, n_296, n_297;
  wire n_298, n_299, n_300, n_301, n_302, n_303, n_304, n_947;
  NOR2X1 g1149(.A (reset), .B (n_266), .Y (n_91));
  NOR2X1 g1152(.A (reset), .B (n_267), .Y (n_90));
  NOR2X1 g1154(.A (reset), .B (n_269), .Y (n_88));
  NOR2X1 g1156(.A (reset), .B (n_268), .Y (n_87));
  NOR2X1 g1158(.A (reset), .B (n_261), .Y (n_85));
  NOR2X1 g1163(.A (reset), .B (n_270), .Y (n_81));
  NOR2X1 g1234(.A (reset), .B (n_273), .Y (n_74));
  NOR2X1 g1235(.A (reset), .B (n_292), .Y (n_73));
  NOR2X1 g1236(.A (reset), .B (n_274), .Y (n_72));
  NOR2X1 g1237(.A (reset), .B (n_275), .Y (n_71));
  NOR2X1 g1238(.A (reset), .B (n_276), .Y (n_70));
  NOR2X1 g1239(.A (reset), .B (n_277), .Y (n_69));
  NOR2X1 g1240(.A (reset), .B (n_278), .Y (n_68));
  NOR2X1 g1241(.A (reset), .B (n_271), .Y (n_67));
  NOR2X1 g1242(.A (reset), .B (n_280), .Y (n_66));
  NOR2X1 g1243(.A (reset), .B (n_281), .Y (n_65));
  NOR2X1 g1244(.A (reset), .B (n_282), .Y (n_64));
  NOR2X1 g1245(.A (reset), .B (n_283), .Y (n_63));
  NOR2X1 g1246(.A (reset), .B (n_285), .Y (n_62));
  NOR2X1 g1247(.A (reset), .B (n_279), .Y (n_61));
  NOR2X1 g1248(.A (reset), .B (n_272), .Y (n_60));
  NOR2X1 g1249(.A (reset), .B (n_295), .Y (n_59));
  NOR2X1 g1250(.A (reset), .B (n_287), .Y (n_58));
  NOR2X1 g1251(.A (reset), .B (n_298), .Y (n_55));
  NOR2X1 g1252(.A (reset), .B (n_288), .Y (n_54));
  NOR2X1 g1253(.A (reset), .B (n_289), .Y (n_53));
  NOR2X1 g1254(.A (reset), .B (n_291), .Y (n_52));
  NOR2X1 g1255(.A (reset), .B (n_293), .Y (n_51));
  NOR2X1 g1256(.A (reset), .B (n_286), .Y (n_50));
  NOR2X1 g1257(.A (reset), .B (n_303), .Y (n_49));
  NOR2X1 g1258(.A (reset), .B (n_297), .Y (n_48));
  NOR2X1 g1259(.A (reset), .B (n_284), .Y (n_47));
  NOR2X1 g1260(.A (reset), .B (n_290), .Y (n_46));
  NOR2X1 g1261(.A (reset), .B (n_299), .Y (n_45));
  NOR2X1 g1262(.A (reset), .B (n_294), .Y (n_44));
  NOR2X1 g1263(.A (reset), .B (n_301), .Y (n_43));
  NOR2X1 g1264(.A (reset), .B (n_300), .Y (n_42));
  NOR2X1 g1265(.A (reset), .B (n_302), .Y (n_41));
  NOR2X1 g1266(.A (reset), .B (n_296), .Y (n_40));
  OR2X4 g1306(.A (reset), .B (n_304), .Y (n_2));
  MXI2XL g3510(.A (n_119), .B (n_120), .S0 (buffer_full_counter[4]), .Y
       (n_266));
  AOI22X1 g3511(.A0 (buffer_full_counter[4]), .A1 (n_119), .B0
       (buffer_full_counter[5]), .B1 (n_107), .Y (n_268));
  MX2X1 g3512(.A (n_117), .B (n_118), .S0 (buffer_full_counter[3]), .Y
       (n_267));
  OAI21X1 g3513(.A0 (buffer_full_counter[3]), .A1 (n_108), .B0 (n_118),
       .Y (n_120));
  MXI2XL g3514(.A (n_114), .B (n_115), .S0 (buffer_full_counter[2]), .Y
       (n_269));
  NOR2BX1 g3516(.AN (buffer_full_counter[3]), .B (n_117), .Y (n_119));
  MX2X1 g3517(.A (n_112), .B (n_110), .S0 (n_106), .Y (n_261));
  AOI2BB1X1 g3518(.A0N (buffer_full_counter[2]), .A1N (n_108), .B0
       (n_115), .Y (n_118));
  NOR2BX1 g3519(.AN (n_111), .B (buffer_full_counter[2]), .Y (n_116));
  NAND2X1 g3520(.A (buffer_full_counter[2]), .B (n_114), .Y (n_117));
  OR2X1 g3521(.A (n_109), .B (n_112), .Y (n_270));
  OAI21X1 g3522(.A0 (buffer_full_counter[1]), .A1 (n_108), .B0 (n_112),
       .Y (n_115));
  NOR2X1 g3523(.A (n_106), .B (n_110), .Y (n_114));
  NOR4BX1 g3524(.AN (buffer_full_counter[5]), .B
       (buffer_full_counter[0]), .C (buffer_full_counter[3]), .D
       (buffer_full_counter[4]), .Y (n_111));
  MX2X1 g3525(.A (buffer_full_counter[0]), .B (n_947), .S0 (n_108), .Y
       (n_112));
  MXI2X1 g3526(.A (\data_parallel_out[19]_364 ), .B (memory[19]), .S0
       (n_947), .Y (n_281));
  MXI2X1 g3527(.A (\data_parallel_out[9]_354 ), .B (memory[9]), .S0
       (n_947), .Y (n_290));
  MXI2X1 g3528(.A (\data_parallel_out[15]_360 ), .B (memory[15]), .S0
       (n_947), .Y (n_277));
  MXI2X1 g3529(.A (\data_parallel_out[29]_374 ), .B (memory[29]), .S0
       (n_947), .Y (n_291));
  MXI2X1 g3530(.A (\data_parallel_out[10]_355 ), .B (memory[10]), .S0
       (n_947), .Y (n_292));
  MXI2X1 g3531(.A (\data_parallel_out[17]_362 ), .B (memory[17]), .S0
       (n_947), .Y (n_271));
  MXI2X1 g3532(.A (\data_parallel_out[16]_361 ), .B (memory[16]), .S0
       (n_947), .Y (n_278));
  MXI2X1 g3533(.A (\data_parallel_out[30]_375 ), .B (memory[30]), .S0
       (n_947), .Y (n_293));
  MXI2X1 g3534(.A (\data_parallel_out[23]_368 ), .B (memory[23]), .S0
       (n_947), .Y (n_279));
  MXI2X1 g3535(.A (\data_parallel_out[4]_349 ), .B (memory[4]), .S0
       (n_947), .Y (n_294));
  MXI2X1 g3536(.A (\data_parallel_out[25]_370 ), .B (memory[25]), .S0
       (n_947), .Y (n_295));
  MXI2X1 g3537(.A (\data_parallel_out[18]_363 ), .B (memory[18]), .S0
       (n_947), .Y (n_280));
  MXI2X1 g3538(.A (\data_parallel_out[8]_353 ), .B (memory[8]), .S0
       (n_947), .Y (n_296));
  MXI2X1 g3539(.A (\data_parallel_out[0]_345 ), .B (memory[0]), .S0
       (n_947), .Y (n_297));
  MXI2X1 g3540(.A (\data_parallel_out[24]_369 ), .B (memory[24]), .S0
       (n_947), .Y (n_272));
  NOR2BX1 g3541(.AN (n_108), .B (buffer_full_counter[0]), .Y (n_109));
  NAND2BX1 g3542(.AN (n_108), .B (buffer_full_counter[0]), .Y (n_110));
  MXI2X1 g3543(.A (\data_parallel_out[12]_357 ), .B (memory[12]), .S0
       (n_947), .Y (n_274));
  MXI2X1 g3544(.A (\data_parallel_out[3]_348 ), .B (memory[3]), .S0
       (n_947), .Y (n_299));
  MXI2X1 g3545(.A (\data_parallel_out[5]_350 ), .B (memory[5]), .S0
       (n_947), .Y (n_300));
  MXI2X1 g3546(.A (\data_parallel_out[20]_365 ), .B (memory[20]), .S0
       (n_947), .Y (n_282));
  MXI2X1 g3547(.A (\data_parallel_out[6]_351 ), .B (memory[6]), .S0
       (n_947), .Y (n_301));
  MXI2X1 g3548(.A (\data_parallel_out[11]_356 ), .B (memory[11]), .S0
       (n_947), .Y (n_273));
  MXI2X1 g3549(.A (\data_parallel_out[21]_366 ), .B (memory[21]), .S0
       (n_947), .Y (n_283));
  MXI2X1 g3550(.A (\data_parallel_out[7]_352 ), .B (memory[7]), .S0
       (n_947), .Y (n_302));
  MXI2X1 g3551(.A (\data_parallel_out[1]_346 ), .B (memory[1]), .S0
       (n_947), .Y (n_284));
  MXI2X1 g3552(.A (\data_parallel_out[2]_347 ), .B (memory[2]), .S0
       (n_947), .Y (n_298));
  MXI2X1 g3553(.A (\data_parallel_out[22]_367 ), .B (memory[22]), .S0
       (n_947), .Y (n_285));
  MXI2X1 g3554(.A (\data_parallel_out[31]_376 ), .B (memory[31]), .S0
       (n_947), .Y (n_286));
  MXI2X1 g3555(.A (\data_parallel_out[13]_358 ), .B (memory[13]), .S0
       (n_947), .Y (n_275));
  MXI2X1 g3556(.A (\data_parallel_out[26]_371 ), .B (memory[26]), .S0
       (n_947), .Y (n_287));
  MXI2X1 g3557(.A (\data_parallel_out[27]_372 ), .B (memory[27]), .S0
       (n_947), .Y (n_288));
  MXI2X1 g3558(.A (\data_parallel_out[14]_359 ), .B (memory[14]), .S0
       (n_947), .Y (n_276));
  MXI2X1 g3559(.A (\data_parallel_out[28]_373 ), .B (memory[28]), .S0
       (n_947), .Y (n_289));
  MXI2XL g3560(.A (memory[0]), .B (memory[1]), .S0 (data_serial_wr_en),
       .Y (n_303));
  OR2X1 g3561(.A (buffer_full_counter[5]), .B (n_304), .Y (n_108));
  INVX1 g3562(.A (n_947), .Y (n_107));
  INVX1 g3563(.A (data_serial_wr_en), .Y (n_304));
  INVX1 g3564(.A (buffer_full_counter[1]), .Y (n_106));
  CLKBUFX20 drc_bufs3596(.A (n_105), .Y (buffer_full));
  DFFHQX1 \buffer_full_counter_reg[0] (.CK (clk), .D (n_81), .Q
       (buffer_full_counter[0]));
  DFFHQX1 \buffer_full_counter_reg[1] (.CK (clk), .D (n_85), .Q
       (buffer_full_counter[1]));
  DFFHQX1 \buffer_full_counter_reg[2] (.CK (clk), .D (n_88), .Q
       (buffer_full_counter[2]));
  DFFHQX1 \buffer_full_counter_reg[3] (.CK (clk), .D (n_90), .Q
       (buffer_full_counter[3]));
  DFFHQX1 \buffer_full_counter_reg[4] (.CK (clk), .D (n_91), .Q
       (buffer_full_counter[4]));
  DFFHQX1 \buffer_full_counter_reg[5] (.CK (clk), .D (n_87), .Q
       (buffer_full_counter[5]));
  DFFHQX1 \data_parallel_out_reg[0] (.CK (clk), .D (n_48), .Q
       (\data_parallel_out[0]_345 ));
  DFFHQX1 \data_parallel_out_reg[1] (.CK (clk), .D (n_47), .Q
       (\data_parallel_out[1]_346 ));
  DFFHQX1 \data_parallel_out_reg[2] (.CK (clk), .D (n_55), .Q
       (\data_parallel_out[2]_347 ));
  DFFHQX1 \data_parallel_out_reg[3] (.CK (clk), .D (n_45), .Q
       (\data_parallel_out[3]_348 ));
  DFFHQX1 \data_parallel_out_reg[4] (.CK (clk), .D (n_44), .Q
       (\data_parallel_out[4]_349 ));
  DFFHQX1 \data_parallel_out_reg[5] (.CK (clk), .D (n_42), .Q
       (\data_parallel_out[5]_350 ));
  DFFHQX1 \data_parallel_out_reg[6] (.CK (clk), .D (n_43), .Q
       (\data_parallel_out[6]_351 ));
  DFFHQX1 \data_parallel_out_reg[7] (.CK (clk), .D (n_41), .Q
       (\data_parallel_out[7]_352 ));
  DFFHQX1 \data_parallel_out_reg[8] (.CK (clk), .D (n_40), .Q
       (\data_parallel_out[8]_353 ));
  DFFHQX1 \data_parallel_out_reg[9] (.CK (clk), .D (n_46), .Q
       (\data_parallel_out[9]_354 ));
  DFFHQX1 \data_parallel_out_reg[10] (.CK (clk), .D (n_73), .Q
       (\data_parallel_out[10]_355 ));
  DFFHQX1 \data_parallel_out_reg[11] (.CK (clk), .D (n_74), .Q
       (\data_parallel_out[11]_356 ));
  DFFHQX1 \data_parallel_out_reg[12] (.CK (clk), .D (n_72), .Q
       (\data_parallel_out[12]_357 ));
  DFFHQX1 \data_parallel_out_reg[13] (.CK (clk), .D (n_71), .Q
       (\data_parallel_out[13]_358 ));
  DFFHQX1 \data_parallel_out_reg[14] (.CK (clk), .D (n_70), .Q
       (\data_parallel_out[14]_359 ));
  DFFHQX1 \data_parallel_out_reg[15] (.CK (clk), .D (n_69), .Q
       (\data_parallel_out[15]_360 ));
  DFFHQX1 \data_parallel_out_reg[16] (.CK (clk), .D (n_68), .Q
       (\data_parallel_out[16]_361 ));
  DFFHQX1 \data_parallel_out_reg[17] (.CK (clk), .D (n_67), .Q
       (\data_parallel_out[17]_362 ));
  DFFHQX1 \data_parallel_out_reg[18] (.CK (clk), .D (n_66), .Q
       (\data_parallel_out[18]_363 ));
  DFFHQX1 \data_parallel_out_reg[19] (.CK (clk), .D (n_65), .Q
       (\data_parallel_out[19]_364 ));
  DFFHQX1 \data_parallel_out_reg[20] (.CK (clk), .D (n_64), .Q
       (\data_parallel_out[20]_365 ));
  DFFHQX1 \data_parallel_out_reg[21] (.CK (clk), .D (n_63), .Q
       (\data_parallel_out[21]_366 ));
  DFFHQX1 \data_parallel_out_reg[22] (.CK (clk), .D (n_62), .Q
       (\data_parallel_out[22]_367 ));
  DFFHQX1 \data_parallel_out_reg[23] (.CK (clk), .D (n_61), .Q
       (\data_parallel_out[23]_368 ));
  DFFHQX1 \data_parallel_out_reg[24] (.CK (clk), .D (n_60), .Q
       (\data_parallel_out[24]_369 ));
  DFFHQX1 \data_parallel_out_reg[25] (.CK (clk), .D (n_59), .Q
       (\data_parallel_out[25]_370 ));
  DFFHQX1 \data_parallel_out_reg[26] (.CK (clk), .D (n_58), .Q
       (\data_parallel_out[26]_371 ));
  DFFHQX1 \data_parallel_out_reg[27] (.CK (clk), .D (n_54), .Q
       (\data_parallel_out[27]_372 ));
  DFFHQX1 \data_parallel_out_reg[28] (.CK (clk), .D (n_53), .Q
       (\data_parallel_out[28]_373 ));
  DFFHQX1 \data_parallel_out_reg[29] (.CK (clk), .D (n_52), .Q
       (\data_parallel_out[29]_374 ));
  DFFHQX1 \data_parallel_out_reg[30] (.CK (clk), .D (n_51), .Q
       (\data_parallel_out[30]_375 ));
  DFFHQX1 \data_parallel_out_reg[31] (.CK (clk), .D (n_50), .Q
       (\data_parallel_out[31]_376 ));
  DFFHQX1 \memory_reg[0] (.CK (clk), .D (n_49), .Q (memory[0]));
  SDFFQX1 \memory_reg[1] (.CK (clk), .D (memory[2]), .SI (memory[1]),
       .SE (n_2), .Q (memory[1]));
  SDFFQX1 \memory_reg[2] (.CK (clk), .D (memory[3]), .SI (memory[2]),
       .SE (n_2), .Q (memory[2]));
  SDFFQX1 \memory_reg[3] (.CK (clk), .D (memory[4]), .SI (memory[3]),
       .SE (n_2), .Q (memory[3]));
  SDFFQX1 \memory_reg[4] (.CK (clk), .D (memory[5]), .SI (memory[4]),
       .SE (n_2), .Q (memory[4]));
  SDFFQX1 \memory_reg[5] (.CK (clk), .D (memory[6]), .SI (memory[5]),
       .SE (n_2), .Q (memory[5]));
  SDFFQX1 \memory_reg[6] (.CK (clk), .D (memory[7]), .SI (memory[6]),
       .SE (n_2), .Q (memory[6]));
  SDFFQX1 \memory_reg[7] (.CK (clk), .D (memory[8]), .SI (memory[7]),
       .SE (n_2), .Q (memory[7]));
  SDFFQX1 \memory_reg[8] (.CK (clk), .D (memory[9]), .SI (memory[8]),
       .SE (n_2), .Q (memory[8]));
  SDFFQX1 \memory_reg[9] (.CK (clk), .D (memory[10]), .SI (memory[9]),
       .SE (n_2), .Q (memory[9]));
  SDFFQX1 \memory_reg[10] (.CK (clk), .D (memory[11]), .SI
       (memory[10]), .SE (n_2), .Q (memory[10]));
  SDFFQX1 \memory_reg[11] (.CK (clk), .D (memory[12]), .SI
       (memory[11]), .SE (n_2), .Q (memory[11]));
  SDFFQX1 \memory_reg[12] (.CK (clk), .D (memory[13]), .SI
       (memory[12]), .SE (n_2), .Q (memory[12]));
  SDFFQX1 \memory_reg[13] (.CK (clk), .D (memory[14]), .SI
       (memory[13]), .SE (n_2), .Q (memory[13]));
  SDFFQX1 \memory_reg[14] (.CK (clk), .D (memory[15]), .SI
       (memory[14]), .SE (n_2), .Q (memory[14]));
  SDFFQX1 \memory_reg[15] (.CK (clk), .D (memory[16]), .SI
       (memory[15]), .SE (n_2), .Q (memory[15]));
  SDFFQX1 \memory_reg[16] (.CK (clk), .D (memory[17]), .SI
       (memory[16]), .SE (n_2), .Q (memory[16]));
  SDFFQX1 \memory_reg[17] (.CK (clk), .D (memory[18]), .SI
       (memory[17]), .SE (n_2), .Q (memory[17]));
  SDFFQX1 \memory_reg[18] (.CK (clk), .D (memory[19]), .SI
       (memory[18]), .SE (n_2), .Q (memory[18]));
  SDFFQX1 \memory_reg[19] (.CK (clk), .D (memory[20]), .SI
       (memory[19]), .SE (n_2), .Q (memory[19]));
  SDFFQX1 \memory_reg[20] (.CK (clk), .D (memory[21]), .SI
       (memory[20]), .SE (n_2), .Q (memory[20]));
  SDFFQX1 \memory_reg[21] (.CK (clk), .D (memory[22]), .SI
       (memory[21]), .SE (n_2), .Q (memory[21]));
  SDFFQX1 \memory_reg[22] (.CK (clk), .D (memory[23]), .SI
       (memory[22]), .SE (n_2), .Q (memory[22]));
  SDFFQX1 \memory_reg[23] (.CK (clk), .D (memory[24]), .SI
       (memory[23]), .SE (n_2), .Q (memory[23]));
  SDFFQX1 \memory_reg[24] (.CK (clk), .D (memory[25]), .SI
       (memory[24]), .SE (n_2), .Q (memory[24]));
  SDFFQX1 \memory_reg[25] (.CK (clk), .D (memory[26]), .SI
       (memory[25]), .SE (n_2), .Q (memory[25]));
  SDFFQX1 \memory_reg[26] (.CK (clk), .D (memory[27]), .SI
       (memory[26]), .SE (n_2), .Q (memory[26]));
  SDFFQX1 \memory_reg[27] (.CK (clk), .D (memory[28]), .SI
       (memory[27]), .SE (n_2), .Q (memory[27]));
  SDFFQX1 \memory_reg[28] (.CK (clk), .D (memory[29]), .SI
       (memory[28]), .SE (n_2), .Q (memory[28]));
  SDFFQX1 \memory_reg[29] (.CK (clk), .D (memory[30]), .SI
       (memory[29]), .SE (n_2), .Q (memory[29]));
  SDFFQX1 \memory_reg[30] (.CK (clk), .D (memory[31]), .SI
       (memory[30]), .SE (n_2), .Q (memory[30]));
  SDFFQX1 \memory_reg[31] (.CK (clk), .D (data_serial_in), .SI
       (memory[31]), .SE (n_2), .Q (memory[31]));
  CLKBUFX20 drc_bufs3704(.A (\data_parallel_out[29]_374 ), .Y
       (data_parallel_out[29]));
  CLKBUFX20 drc_bufs3712(.A (\data_parallel_out[28]_373 ), .Y
       (data_parallel_out[28]));
  CLKBUFX20 drc_bufs3720(.A (\data_parallel_out[27]_372 ), .Y
       (data_parallel_out[27]));
  CLKBUFX20 drc_bufs3728(.A (\data_parallel_out[26]_371 ), .Y
       (data_parallel_out[26]));
  CLKBUFX20 drc_bufs3736(.A (\data_parallel_out[25]_370 ), .Y
       (data_parallel_out[25]));
  CLKBUFX20 drc_bufs3744(.A (\data_parallel_out[24]_369 ), .Y
       (data_parallel_out[24]));
  CLKBUFX20 drc_bufs3752(.A (\data_parallel_out[23]_368 ), .Y
       (data_parallel_out[23]));
  CLKBUFX20 drc_bufs3760(.A (\data_parallel_out[22]_367 ), .Y
       (data_parallel_out[22]));
  CLKBUFX20 drc_bufs3768(.A (\data_parallel_out[21]_366 ), .Y
       (data_parallel_out[21]));
  CLKBUFX20 drc_bufs3776(.A (\data_parallel_out[20]_365 ), .Y
       (data_parallel_out[20]));
  CLKBUFX20 drc_bufs3784(.A (\data_parallel_out[19]_364 ), .Y
       (data_parallel_out[19]));
  CLKBUFX20 drc_bufs3792(.A (\data_parallel_out[18]_363 ), .Y
       (data_parallel_out[18]));
  CLKBUFX20 drc_bufs3800(.A (\data_parallel_out[17]_362 ), .Y
       (data_parallel_out[17]));
  CLKBUFX20 drc_bufs3808(.A (\data_parallel_out[16]_361 ), .Y
       (data_parallel_out[16]));
  CLKBUFX20 drc_bufs3816(.A (\data_parallel_out[15]_360 ), .Y
       (data_parallel_out[15]));
  CLKBUFX20 drc_bufs3824(.A (\data_parallel_out[14]_359 ), .Y
       (data_parallel_out[14]));
  CLKBUFX20 drc_bufs3832(.A (\data_parallel_out[13]_358 ), .Y
       (data_parallel_out[13]));
  CLKBUFX20 drc_bufs3840(.A (\data_parallel_out[12]_357 ), .Y
       (data_parallel_out[12]));
  CLKBUFX20 drc_bufs3848(.A (\data_parallel_out[11]_356 ), .Y
       (data_parallel_out[11]));
  CLKBUFX20 drc_bufs3856(.A (\data_parallel_out[10]_355 ), .Y
       (data_parallel_out[10]));
  CLKBUFX20 drc_bufs3864(.A (\data_parallel_out[9]_354 ), .Y
       (data_parallel_out[9]));
  CLKBUFX20 drc_bufs3872(.A (\data_parallel_out[8]_353 ), .Y
       (data_parallel_out[8]));
  CLKBUFX20 drc_bufs3880(.A (\data_parallel_out[7]_352 ), .Y
       (data_parallel_out[7]));
  CLKBUFX20 drc_bufs3888(.A (\data_parallel_out[6]_351 ), .Y
       (data_parallel_out[6]));
  CLKBUFX20 drc_bufs3896(.A (\data_parallel_out[5]_350 ), .Y
       (data_parallel_out[5]));
  CLKBUFX20 drc_bufs3904(.A (\data_parallel_out[4]_349 ), .Y
       (data_parallel_out[4]));
  CLKBUFX20 drc_bufs3912(.A (\data_parallel_out[3]_348 ), .Y
       (data_parallel_out[3]));
  CLKBUFX20 drc_bufs3920(.A (\data_parallel_out[2]_347 ), .Y
       (data_parallel_out[2]));
  CLKBUFX20 drc_bufs3928(.A (\data_parallel_out[1]_346 ), .Y
       (data_parallel_out[1]));
  CLKBUFX20 drc_bufs3936(.A (\data_parallel_out[0]_345 ), .Y
       (data_parallel_out[0]));
  CLKBUFX20 drc_bufs3944(.A (\data_parallel_out[30]_375 ), .Y
       (data_parallel_out[30]));
  CLKBUFX20 drc_bufs3952(.A (\data_parallel_out[31]_376 ), .Y
       (data_parallel_out[31]));
  BUFX6 drc_buf_sp4245(.A (data_parallel_rd_enable), .Y (n_947));
  AND2X1 g4247(.A (n_106), .B (n_116), .Y (n_105));
endmodule

module
     rx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_1(clk,
     reset, sampling_tick_middle, sampling_tick_end, tick_start,
     rx_data, data_out_to_buffer, data_valid_to_buffer, parity_error,
     stop_bit_error);
  input clk, reset, sampling_tick_middle, sampling_tick_end, rx_data;
  output tick_start, data_out_to_buffer, data_valid_to_buffer,
       parity_error, stop_bit_error;
  wire clk, reset, sampling_tick_middle, sampling_tick_end, rx_data;
  wire tick_start, data_out_to_buffer, data_valid_to_buffer,
       parity_error, stop_bit_error;
  wire [3:0] state;
  wire n_2, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21, n_22, n_23, n_24, n_25, n_26, n_27;
  wire n_28, n_29, n_30, n_31, n_33, n_34, n_36, n_37;
  wire n_38, n_39, n_41, n_43, n_44, n_62, n_63, n_64;
  wire n_65, n_67, n_68, n_69, n_70, n_71, n_72, parity;
  wire parity_error_220, stop_bit_error_221;
  NOR2X1 g1926(.A (reset), .B (n_62), .Y (n_44));
  NOR2X1 g1928(.A (reset), .B (n_63), .Y (n_43));
  AOI21X1 g1933(.A0 (n_72), .A1 (n_67), .B0 (reset), .Y (n_41));
  NOR2X1 g1936(.A (reset), .B (n_65), .Y (n_39));
  AOI21X1 g1939(.A0 (n_69), .A1 (n_71), .B0 (reset), .Y (n_38));
  NOR2X1 g1940(.A (reset), .B (n_31), .Y (n_37));
  NOR2X1 g1941(.A (reset), .B (n_64), .Y (n_36));
  NOR2X1 g1943(.A (reset), .B (n_70), .Y (n_34));
  NOR2X1 g1944(.A (reset), .B (n_68), .Y (n_33));
  AOI22X1 g2926(.A0 (parity_error_220), .A1 (n_30), .B0 (n_16), .B1
       (n_24), .Y (n_62));
  AOI22X1 g2927(.A0 (stop_bit_error_221), .A1 (n_29), .B0 (n_7), .B1
       (n_20), .Y (n_63));
  OAI211X1 g2928(.A0 (state[1]), .A1 (n_2), .B0 (n_10), .C0 (n_26), .Y
       (n_31));
  NAND3X1 g2929(.A (n_13), .B (n_15), .C (n_28), .Y (n_30));
  NAND2X1 g2930(.A (n_17), .B (n_25), .Y (n_29));
  AOI2BB2X1 g2931(.A0N (n_16), .A1N (n_71), .B0 (n_21), .B1 (parity),
       .Y (n_65));
  AOI22X1 g2932(.A0 (rx_data), .A1 (n_23), .B0 (data_out_to_buffer),
       .B1 (n_21), .Y (n_64));
  AOI21X1 g2933(.A0 (state[2]), .A1 (n_12), .B0 (n_27), .Y (n_67));
  NOR2BX1 g2934(.AN (n_72), .B (tick_start), .Y (n_68));
  NAND2X1 g2935(.A (n_10), .B (n_22), .Y (n_28));
  OAI211X1 g2936(.A0 (state[2]), .A1 (n_12), .B0
       (data_valid_to_buffer), .C0 (n_18), .Y (n_69));
  OAI22X1 g2937(.A0 (n_5), .A1 (n_2), .B0 (n_6), .B1 (n_15), .Y (n_27));
  AOI21X1 g2938(.A0 (state[2]), .A1 (n_17), .B0 (n_24), .Y (n_70));
  NAND3X1 g2939(.A (state[0]), .B (n_13), .C (n_2), .Y (n_26));
  MX2X1 g2940(.A (n_9), .B (n_18), .S0 (state[2]), .Y (n_25));
  INVX1 g2941(.A (n_23), .Y (n_71));
  OAI211X1 g2942(.A0 (sampling_tick_middle), .A1 (state[2]), .B0
       (state[0]), .C0 (n_14), .Y (n_22));
  NOR2X1 g2943(.A (n_5), .B (n_19), .Y (n_24));
  NOR2X1 g2944(.A (state[0]), .B (n_19), .Y (n_23));
  OAI21X1 g2945(.A0 (n_14), .A1 (n_13), .B0 (n_15), .Y (n_20));
  OR3X1 g2946(.A (state[0]), .B (state[2]), .C (n_8), .Y (n_21));
  OR3X1 g2947(.A (rx_data), .B (state[2]), .C (n_10), .Y (n_72));
  NAND2X1 g2948(.A (state[1]), .B (n_11), .Y (n_19));
  OR2X1 g2949(.A (sampling_tick_middle), .B (n_10), .Y (n_18));
  NAND3X2 g2951(.A (sampling_tick_end), .B (state[1]), .C (state[0]),
       .Y (n_17));
  XNOR2X1 g2952(.A (parity), .B (rx_data), .Y (n_16));
  NAND3X2 g2953(.A (sampling_tick_middle), .B (n_5), .C (state[2]), .Y
       (n_15));
  INVX1 g2954(.A (n_13), .Y (n_12));
  NAND2X1 g2955(.A (sampling_tick_end), .B (state[2]), .Y (n_14));
  OR2X1 g2956(.A (state[1]), .B (n_5), .Y (n_13));
  INVX1 g2958(.A (n_10), .Y (n_9));
  NOR2X1 g2959(.A (sampling_tick_middle), .B (n_6), .Y (n_8));
  NOR2BX1 g2960(.AN (sampling_tick_middle), .B (state[2]), .Y (n_11));
  OR2X1 g2961(.A (state[1]), .B (state[0]), .Y (n_10));
  INVX1 g2962(.A (rx_data), .Y (n_7));
  INVX1 g2963(.A (state[1]), .Y (n_6));
  INVX1 g2964(.A (state[0]), .Y (n_5));
  NAND2BX1 g2(.AN (n_11), .B (n_14), .Y (n_2));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_41), .Q (state[0]));
  DFFHQX1 parity_reg(.CK (clk), .D (n_39), .Q (parity));
  DFFHQX1 data_out_to_buffer_reg(.CK (clk), .D (n_36), .Q
       (data_out_to_buffer));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_37), .Q (state[1]));
  DFFHQX1 tick_start_reg(.CK (clk), .D (n_33), .Q (tick_start));
  DFFHQX1 stop_bit_error_reg(.CK (clk), .D (n_43), .Q
       (stop_bit_error_221));
  DFFQX2 \state_reg[2] (.CK (clk), .D (n_34), .Q (state[2]));
  DFFHQX1 data_valid_to_buffer_reg(.CK (clk), .D (n_38), .Q
       (data_valid_to_buffer));
  DFFHQX1 parity_error_reg(.CK (clk), .D (n_44), .Q (parity_error_220));
  CLKBUFX20 drc_bufs2976(.A (stop_bit_error_221), .Y (stop_bit_error));
  CLKBUFX20 drc_bufs2984(.A (parity_error_220), .Y (parity_error));
endmodule

module sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_2(clk, reset,
     start, tick_16_8, tick_16_16);
  input clk, reset, start;
  output tick_16_8, tick_16_16;
  wire clk, reset, start;
  wire tick_16_8, tick_16_16;
  wire [10:0] counter;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_28, n_32, n_33, n_34, n_38, n_39, n_43, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_63, n_64, n_65;
  wire n_66, n_67, n_68, n_69;
  NOR3X1 g472(.A (reset), .B (n_56), .C (n_57), .Y (n_43));
  NOR3X1 g980(.A (reset), .B (n_69), .C (n_58), .Y (n_39));
  NOR3BX1 g982(.AN (n_59), .B (reset), .C (n_69), .Y (n_38));
  NOR3BX1 g987(.AN (n_60), .B (reset), .C (n_69), .Y (n_34));
  NOR2BX1 g989(.AN (n_63), .B (reset), .Y (n_33));
  NOR2X1 g991(.A (reset), .B (n_61), .Y (n_32));
  NOR2BX1 g994(.AN (n_64), .B (reset), .Y (n_28));
  NOR3BX1 g1001(.AN (n_65), .B (reset), .C (n_69), .Y (n_22));
  NOR2X1 g1008(.A (reset), .B (n_66), .Y (n_17));
  NOR3BX1 g1009(.AN (n_67), .B (reset), .C (n_69), .Y (n_16));
  NOR3BX1 g1014(.AN (n_68), .B (reset), .C (n_69), .Y (n_11));
  NOR3X1 g1020(.A (reset), .B (counter[0]), .C (n_69), .Y (n_5));
  OR2X1 g1362(.A (n_20), .B (n_23), .Y (n_57));
  AOI31X1 g1363(.A0 (counter[6]), .A1 (counter[5]), .A2 (n_21), .B0
       (counter[7]), .Y (n_23));
  OR3X1 g1364(.A (counter[2]), .B (counter[4]), .C (counter[3]), .Y
       (n_21));
  NAND2X1 g1365(.A (counter[9]), .B (counter[8]), .Y (n_20));
  INVX1 g1366(.A (start), .Y (n_56));
  XNOR2X1 g2075(.A (counter[9]), .B (n_19), .Y (n_58));
  ADDHX1 g2076(.A (counter[8]), .B (n_15), .CO (n_19), .S (n_59));
  NAND2BX1 g2077(.AN (n_69), .B (n_18), .Y (n_61));
  ADDHX1 g2078(.A (counter[7]), .B (n_14), .CO (n_15), .S (n_18));
  ADDHX1 g2079(.A (counter[6]), .B (n_12), .CO (n_14), .S (n_60));
  NOR2BX1 g2080(.AN (n_13), .B (n_69), .Y (n_63));
  ADDHX1 g2081(.A (counter[5]), .B (n_9), .CO (n_12), .S (n_13));
  NOR2BX1 g2082(.AN (n_10), .B (n_69), .Y (n_64));
  ADDHX1 g2083(.A (counter[4]), .B (n_8), .CO (n_9), .S (n_10));
  OA22X1 g2084(.A0 (counter[6]), .A1 (n_7), .B0 (n_0), .B1 (n_57), .Y
       (n_66));
  ADDHX1 g2085(.A (counter[3]), .B (n_4), .CO (n_8), .S (n_65));
  NAND3BX1 g2086(.AN (counter[3]), .B (counter[5]), .C (n_6), .Y (n_7));
  NOR4BX1 g2087(.AN (counter[1]), .B (counter[0]), .C (counter[2]), .D
       (n_3), .Y (n_6));
  ADDHX1 g2088(.A (counter[2]), .B (n_2), .CO (n_4), .S (n_67));
  NAND3BX1 g2089(.AN (n_1), .B (counter[4]), .C (counter[7]), .Y (n_3));
  ADDHX1 g2090(.A (counter[1]), .B (counter[0]), .CO (n_2), .S (n_68));
  NAND3BX1 g2091(.AN (counter[9]), .B (counter[8]), .C (start), .Y
       (n_1));
  DFFQXL tick_16_16_reg(.CK (clk), .D (n_43), .Q (tick_16_16));
  NAND2BX1 g2093(.AN (n_56), .B (tick_16_8), .Y (n_0));
  NAND2X4 g2094(.A (start), .B (n_57), .Y (n_69));
  DFFHQX1 \counter_reg[2] (.CK (clk), .D (n_16), .Q (counter[2]));
  DFFHQX1 \counter_reg[1] (.CK (clk), .D (n_11), .Q (counter[1]));
  DFFHQX1 \counter_reg[0] (.CK (clk), .D (n_5), .Q (counter[0]));
  DFFHQX1 \counter_reg[8] (.CK (clk), .D (n_38), .Q (counter[8]));
  DFFHQX1 \counter_reg[3] (.CK (clk), .D (n_22), .Q (counter[3]));
  DFFHQX1 \counter_reg[4] (.CK (clk), .D (n_28), .Q (counter[4]));
  DFFHQX1 \counter_reg[5] (.CK (clk), .D (n_33), .Q (counter[5]));
  DFFHQX1 \counter_reg[6] (.CK (clk), .D (n_34), .Q (counter[6]));
  DFFHQX1 \counter_reg[7] (.CK (clk), .D (n_32), .Q (counter[7]));
  DFFHQX1 \counter_reg[9] (.CK (clk), .D (n_39), .Q (counter[9]));
  DFFHQX1 tick_16_8_reg(.CK (clk), .D (n_17), .Q (tick_16_8));
endmodule

module
     rx_wrapper_NO_OF_WORS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100_1(clk,
     reset, rx_data, data_parallel_out, data_parallel_rd_enable,
     rx_buffer_full, parity_error, stop_bit_error);
  input clk, reset, rx_data, data_parallel_rd_enable;
  output [31:0] data_parallel_out;
  output rx_buffer_full, parity_error, stop_bit_error;
  wire clk, reset, rx_data, data_parallel_rd_enable;
  wire [31:0] data_parallel_out;
  wire rx_buffer_full, parity_error, stop_bit_error;
  wire data_out_to_buffer, data_valid_to_buffer, sampling_tick_end,
       sampling_tick_middle, tick_start;
  rx_buffer_WORD_SIZE32_NO_OF_WORDS1_1 ins_rx_buffer(.clk (clk), .reset
       (reset), .data_serial_wr_en (data_valid_to_buffer),
       .data_serial_in (data_out_to_buffer), .data_parallel_rd_enable
       (data_parallel_rd_enable), .data_parallel_out
       (data_parallel_out), .buffer_full (rx_buffer_full));
  rx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_1
       ins_rx_fsm(.clk (clk), .reset (reset), .sampling_tick_middle
       (sampling_tick_middle), .sampling_tick_end (sampling_tick_end),
       .tick_start (tick_start), .rx_data (rx_data),
       .data_out_to_buffer (data_out_to_buffer), .data_valid_to_buffer
       (data_valid_to_buffer), .parity_error (parity_error),
       .stop_bit_error (stop_bit_error));
  sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_2
       ins_sampling_tick_generator(.clk (clk), .reset (reset), .start
       (tick_start), .tick_16_8 (sampling_tick_middle), .tick_16_16
       (sampling_tick_end));
endmodule

module sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_3(clk, reset,
     start, tick_16_8, tick_16_16);
  input clk, reset, start;
  output tick_16_8, tick_16_16;
  wire clk, reset, start;
  wire tick_16_8, tick_16_16;
  wire [10:0] counter;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_26, n_27, n_28, n_29, n_32, n_36, n_37;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_63;
  wire n_64, n_65, n_66;
  NOR3X1 g1027(.A (reset), .B (n_66), .C (n_55), .Y (n_37));
  NOR3BX1 g1028(.AN (n_56), .B (reset), .C (n_66), .Y (n_36));
  NOR3BX1 g1032(.AN (n_57), .B (reset), .C (n_66), .Y (n_32));
  NOR3X1 g1036(.A (reset), .B (n_58), .C (n_66), .Y (n_29));
  NOR3BX1 g1039(.AN (start), .B (reset), .C (n_60), .Y (n_28));
  NOR3BX1 g1040(.AN (n_59), .B (reset), .C (n_66), .Y (n_27));
  NOR3BX1 g1041(.AN (n_61), .B (reset), .C (n_66), .Y (n_26));
  NOR3BX1 g1048(.AN (n_63), .B (reset), .C (n_66), .Y (n_18));
  NOR3X1 g1054(.A (reset), .B (counter[0]), .C (n_66), .Y (n_14));
  NOR3BX1 g1055(.AN (n_65), .B (reset), .C (n_66), .Y (n_13));
  NOR3BX1 g1056(.AN (n_64), .B (reset), .C (n_66), .Y (n_12));
  NOR2X1 g1539(.A (counter[9]), .B (n_24), .Y (n_55));
  ADDHX1 g1540(.A (counter[8]), .B (n_23), .CO (n_24), .S (n_56));
  ADDHX1 g1541(.A (counter[7]), .B (n_22), .CO (n_23), .S (n_57));
  OAI21X1 g1542(.A0 (counter[5]), .A1 (n_21), .B0 (n_20), .Y (n_58));
  ADDHX1 g1543(.A (counter[6]), .B (n_19), .CO (n_22), .S (n_59));
  ADDHX1 g1544(.A (counter[4]), .B (n_16), .CO (n_21), .S (n_61));
  MXI2XL g1545(.A (tick_16_8), .B (n_17), .S0 (n_15), .Y (n_60));
  INVX1 g1546(.A (n_19), .Y (n_20));
  NOR2BX1 g1547(.AN (n_16), .B (n_1), .Y (n_19));
  NAND2X4 g1548(.A (start), .B (n_15), .Y (n_66));
  NOR3BX1 g1549(.AN (counter[8]), .B (counter[6]), .C (n_11), .Y
       (n_17));
  ADDHX1 g1550(.A (counter[3]), .B (n_8), .CO (n_16), .S (n_63));
  NAND3BX2 g1551(.AN (n_10), .B (counter[9]), .C (counter[8]), .Y
       (n_15));
  NAND2BX1 g1552(.AN (n_9), .B (counter[7]), .Y (n_11));
  AOI21X1 g1553(.A0 (counter[6]), .A1 (n_5), .B0 (counter[7]), .Y
       (n_10));
  NAND3BX1 g1554(.AN (n_1), .B (n_6), .C (n_2), .Y (n_9));
  ADDHX1 g1555(.A (counter[2]), .B (n_4), .CO (n_8), .S (n_64));
  INVX1 g1556(.A (n_7), .Y (n_65));
  ADDHX1 g1557(.A (counter[1]), .B (n_0), .CO (n_6), .S (n_7));
  OAI2BB1X1 g1558(.A0N (counter[5]), .A1N (n_3), .B0 (n_1), .Y (n_5));
  AND2X1 g1559(.A (counter[0]), .B (counter[1]), .Y (n_4));
  INVX1 g1560(.A (n_2), .Y (n_3));
  NOR2X1 g1561(.A (counter[3]), .B (counter[2]), .Y (n_2));
  NAND2X1 g1562(.A (counter[4]), .B (counter[5]), .Y (n_1));
  INVX1 g1563(.A (counter[0]), .Y (n_0));
  DFFHQX1 \counter_reg[2] (.CK (clk), .D (n_12), .Q (counter[2]));
  DFFHQX1 \counter_reg[1] (.CK (clk), .D (n_13), .Q (counter[1]));
  DFFHQX1 \counter_reg[0] (.CK (clk), .D (n_14), .Q (counter[0]));
  DFFHQX1 \counter_reg[8] (.CK (clk), .D (n_36), .Q (counter[8]));
  DFFHQX1 \counter_reg[3] (.CK (clk), .D (n_18), .Q (counter[3]));
  DFFHQX1 \counter_reg[4] (.CK (clk), .D (n_26), .Q (counter[4]));
  DFFHQX1 \counter_reg[5] (.CK (clk), .D (n_29), .Q (counter[5]));
  DFFHQX1 \counter_reg[6] (.CK (clk), .D (n_27), .Q (counter[6]));
  DFFHQX1 \counter_reg[7] (.CK (clk), .D (n_32), .Q (counter[7]));
  DFFHQX1 \counter_reg[9] (.CK (clk), .D (n_37), .Q (counter[9]));
  DFFHQX1 tick_16_8_reg(.CK (clk), .D (n_28), .Q (tick_16_8));
endmodule

module tx_buffer_WORD_SIZE32_NO_OF_WORDS1_1(clk, reset,
     data_parallel_in, data_parallel_wr_enable, data_serial_rd_enable,
     data_serial_out, empty);
  input clk, reset, data_parallel_wr_enable, data_serial_rd_enable;
  input [31:0] data_parallel_in;
  output data_serial_out, empty;
  wire clk, reset, data_parallel_wr_enable, data_serial_rd_enable;
  wire [31:0] data_parallel_in;
  wire data_serial_out, empty;
  wire [6:0] buffer_empty_counter;
  wire [31:0] memory;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_29, n_47, n_48, n_49, n_50, n_51, n_52, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  wire n_71, n_72, n_73, n_74, n_75, n_76, n_77, n_79;
  wire n_82, n_83, n_88, n_92, n_96, n_97, n_98, n_100;
  wire n_101, n_183, n_184, n_185, n_186, n_187, n_189, n_190;
  wire n_191, n_192, n_193, n_194, n_195, n_196, n_197, n_198;
  wire n_199, n_200, n_201, n_202, n_203, n_204, n_205, n_206;
  wire n_207, n_208, n_209, n_210, n_211, n_212, n_213, n_214;
  wire n_215, n_216, n_217, n_218, n_219, n_220, n_221, n_222;
  wire n_223;
  INVX2 drc_bufs2421(.A (n_1), .Y (n_0));
  INVX1 drc_bufs2422(.A (n_11), .Y (n_1));
  NOR2X1 g2271(.A (reset), .B (n_23), .Y (n_101));
  NAND2BX1 g2273(.AN (data_parallel_wr_enable), .B (n_97), .Y (n_100));
  NOR2X1 g2276(.A (reset), .B (n_183), .Y (n_98));
  AOI221X1 g2277(.A0 (data_serial_rd_enable), .A1 (n_185), .B0
       (buffer_empty_counter[5]), .B1 (n_186), .C0 (reset), .Y (n_97));
  NOR2X1 g2278(.A (reset), .B (n_184), .Y (n_96));
  NOR2X1 g2284(.A (reset), .B (n_187), .Y (n_92));
  NOR2X1 g2290(.A (reset), .B (n_16), .Y (n_88));
  NOR2X1 g2312(.A (reset), .B (n_189), .Y (n_83));
  AO22X1 g2313(.A0 (n_29), .A1 (memory[31]), .B0
       (data_parallel_in[31]), .B1 (n_221), .Y (n_82));
  OAI2BB1X1 g2329(.A0N (n_11), .A1N (memory[19]), .B0 (n_197), .Y
       (n_79));
  OAI2BB1X1 g2331(.A0N (n_0), .A1N (memory[14]), .B0 (n_191), .Y
       (n_77));
  OAI2BB1X1 g2332(.A0N (n_0), .A1N (memory[15]), .B0 (n_192), .Y
       (n_76));
  OAI2BB1X1 g2333(.A0N (n_11), .A1N (memory[16]), .B0 (n_193), .Y
       (n_75));
  OAI2BB1X1 g2334(.A0N (n_0), .A1N (memory[17]), .B0 (n_194), .Y
       (n_74));
  OAI2BB1X1 g2335(.A0N (n_11), .A1N (memory[18]), .B0 (n_196), .Y
       (n_73));
  OAI2BB1X1 g2336(.A0N (n_0), .A1N (memory[25]), .B0 (n_204), .Y
       (n_72));
  OAI2BB1X1 g2337(.A0N (n_11), .A1N (memory[20]), .B0 (n_198), .Y
       (n_71));
  OAI2BB1X1 g2338(.A0N (n_0), .A1N (memory[21]), .B0 (n_200), .Y
       (n_70));
  OAI2BB1X1 g2339(.A0N (n_11), .A1N (memory[22]), .B0 (n_219), .Y
       (n_69));
  OAI2BB1X1 g2340(.A0N (n_0), .A1N (memory[0]), .B0 (n_201), .Y (n_68));
  OAI2BB1X1 g2341(.A0N (n_11), .A1N (memory[23]), .B0 (n_202), .Y
       (n_67));
  OAI2BB1X1 g2342(.A0N (n_0), .A1N (memory[24]), .B0 (n_190), .Y
       (n_66));
  OAI2BB1X1 g2343(.A0N (n_11), .A1N (memory[1]), .B0 (n_203), .Y
       (n_65));
  OAI2BB1X1 g2346(.A0N (n_11), .A1N (memory[6]), .B0 (n_211), .Y
       (n_64));
  OAI2BB1X1 g2347(.A0N (n_11), .A1N (memory[2]), .B0 (n_207), .Y
       (n_63));
  OAI2BB1X1 g2348(.A0N (n_0), .A1N (memory[27]), .B0 (n_206), .Y
       (n_62));
  OAI2BB1X1 g2349(.A0N (n_11), .A1N (memory[3]), .B0 (n_209), .Y
       (n_61));
  OAI2BB1X1 g2350(.A0N (n_0), .A1N (memory[28]), .B0 (n_217), .Y
       (n_60));
  OAI2BB1X1 g2351(.A0N (n_11), .A1N (memory[29]), .B0 (n_195), .Y
       (n_59));
  OAI2BB1X1 g2352(.A0N (n_0), .A1N (memory[30]), .B0 (n_208), .Y
       (n_58));
  OAI2BB1X1 g2353(.A0N (n_11), .A1N (memory[4]), .B0 (n_199), .Y
       (n_57));
  OAI2BB1X1 g2354(.A0N (n_0), .A1N (memory[5]), .B0 (n_210), .Y (n_56));
  OAI2BB1X1 g2355(.A0N (n_11), .A1N (memory[26]), .B0 (n_205), .Y
       (n_55));
  OAI2BB1X1 g2356(.A0N (n_0), .A1N (memory[7]), .B0 (n_212), .Y (n_54));
  OAI2BB1X1 g2357(.A0N (n_11), .A1N (memory[8]), .B0 (n_213), .Y
       (n_52));
  OAI2BB1X1 g2358(.A0N (n_0), .A1N (memory[9]), .B0 (n_214), .Y (n_51));
  OAI2BB1X1 g2359(.A0N (n_11), .A1N (memory[10]), .B0 (n_215), .Y
       (n_50));
  OAI2BB1X1 g2360(.A0N (n_0), .A1N (memory[11]), .B0 (n_216), .Y
       (n_49));
  OAI2BB1X1 g2361(.A0N (n_0), .A1N (memory[12]), .B0 (n_218), .Y
       (n_48));
  OAI2BB1X1 g2362(.A0N (n_0), .A1N (memory[13]), .B0 (n_220), .Y
       (n_47));
  OAI21X1 g2379(.A0 (reset), .A1 (n_223), .B0 (n_1), .Y (n_29));
  NOR2X4 g2399(.A (reset), .B (n_222), .Y (n_11));
  NOR2BX1 g2402(.AN (data_serial_out), .B (reset), .Y (n_7));
  NAND3BX1 g4584(.AN (data_parallel_wr_enable), .B
       (buffer_empty_counter[6]), .C (n_22), .Y (n_23));
  MXI2XL g4585(.A (n_18), .B (n_20), .S0 (buffer_empty_counter[4]), .Y
       (n_183));
  NAND2X1 g4586(.A (n_185), .B (n_222), .Y (n_22));
  NOR2BX1 g4587(.AN (n_21), .B (n_18), .Y (n_184));
  NOR2X1 g4589(.A (buffer_empty_counter[5]), .B (n_19), .Y (n_185));
  OAI211X1 g4590(.A0 (n_13), .A1 (n_4), .B0 (buffer_empty_counter[3]),
       .C0 (n_3), .Y (n_21));
  AOI21X1 g4591(.A0 (n_17), .A1 (n_222), .B0 (data_parallel_wr_enable),
       .Y (n_20));
  MXI2XL g4592(.A (n_14), .B (n_15), .S0 (buffer_empty_counter[2]), .Y
       (n_187));
  NAND2BX1 g4594(.AN (buffer_empty_counter[4]), .B (n_17), .Y (n_19));
  AND2X1 g4595(.A (n_5), .B (n_17), .Y (n_18));
  NOR2X1 g4596(.A (buffer_empty_counter[3]), .B (n_13), .Y (n_17));
  AOI31X1 g4597(.A0 (buffer_empty_counter[1]), .A1 (n_3), .A2 (n_8),
       .B0 (n_14), .Y (n_16));
  AOI21X1 g4598(.A0 (n_12), .A1 (n_222), .B0 (data_parallel_wr_enable),
       .Y (n_15));
  AND2X1 g4599(.A (n_5), .B (n_12), .Y (n_14));
  MXI2XL g4600(.A (n_10), .B (n_4), .S0 (buffer_empty_counter[0]), .Y
       (n_189));
  NAND2BX1 g4601(.AN (buffer_empty_counter[2]), .B (n_12), .Y (n_13));
  NOR3X2 g4602(.A (buffer_empty_counter[0]), .B
       (buffer_empty_counter[1]), .C (empty), .Y (n_12));
  NOR2BX1 g4603(.AN (n_5), .B (empty), .Y (n_10));
  NOR2BX2 g4604(.AN (n_9), .B (buffer_empty_counter[0]), .Y (empty));
  NOR4X1 g4605(.A (buffer_empty_counter[3]), .B
       (buffer_empty_counter[4]), .C (buffer_empty_counter[2]), .D
       (n_6), .Y (n_9));
  AOI22X1 g4606(.A0 (data_parallel_in[18]), .A1 (n_221), .B0
       (memory[19]), .B1 (data_serial_rd_enable), .Y (n_196));
  AOI22X1 g4607(.A0 (data_parallel_in[17]), .A1 (n_221), .B0
       (memory[18]), .B1 (data_serial_rd_enable), .Y (n_194));
  AOI22X1 g4608(.A0 (data_parallel_in[30]), .A1 (n_221), .B0
       (memory[31]), .B1 (data_serial_rd_enable), .Y (n_208));
  AOI22X1 g4609(.A0 (data_parallel_in[3]), .A1 (n_221), .B0
       (memory[4]), .B1 (data_serial_rd_enable), .Y (n_209));
  AOI22X1 g4610(.A0 (data_parallel_in[29]), .A1 (n_221), .B0
       (memory[30]), .B1 (data_serial_rd_enable), .Y (n_195));
  AOI22X1 g4611(.A0 (data_parallel_in[5]), .A1 (n_221), .B0
       (memory[6]), .B1 (data_serial_rd_enable), .Y (n_210));
  AOI22X1 g4612(.A0 (data_parallel_in[6]), .A1 (n_221), .B0
       (memory[7]), .B1 (data_serial_rd_enable), .Y (n_211));
  AOI22X1 g4613(.A0 (data_parallel_in[2]), .A1 (n_221), .B0
       (memory[3]), .B1 (data_serial_rd_enable), .Y (n_207));
  AOI22X1 g4614(.A0 (data_parallel_in[7]), .A1 (n_221), .B0
       (memory[8]), .B1 (data_serial_rd_enable), .Y (n_212));
  AOI22X1 g4615(.A0 (data_parallel_in[19]), .A1 (n_221), .B0
       (memory[20]), .B1 (data_serial_rd_enable), .Y (n_197));
  AOI22X1 g4616(.A0 (data_parallel_in[8]), .A1 (n_221), .B0
       (memory[9]), .B1 (data_serial_rd_enable), .Y (n_213));
  AOI22X1 g4617(.A0 (data_parallel_in[9]), .A1 (n_221), .B0
       (memory[10]), .B1 (data_serial_rd_enable), .Y (n_214));
  AOI22X1 g4618(.A0 (data_parallel_in[10]), .A1 (n_221), .B0
       (memory[11]), .B1 (data_serial_rd_enable), .Y (n_215));
  AOI22X1 g4619(.A0 (data_parallel_in[20]), .A1 (n_221), .B0
       (memory[21]), .B1 (data_serial_rd_enable), .Y (n_198));
  AOI22X1 g4620(.A0 (data_parallel_in[24]), .A1 (n_221), .B0
       (memory[25]), .B1 (data_serial_rd_enable), .Y (n_190));
  AOI22X1 g4621(.A0 (data_parallel_in[27]), .A1 (n_221), .B0
       (memory[28]), .B1 (data_serial_rd_enable), .Y (n_206));
  AOI22X1 g4622(.A0 (data_parallel_in[4]), .A1 (n_221), .B0
       (memory[5]), .B1 (data_serial_rd_enable), .Y (n_199));
  AOI22X1 g4623(.A0 (data_parallel_in[28]), .A1 (n_221), .B0
       (memory[29]), .B1 (data_serial_rd_enable), .Y (n_217));
  AOI22X1 g4624(.A0 (data_parallel_in[12]), .A1 (n_221), .B0
       (memory[13]), .B1 (data_serial_rd_enable), .Y (n_218));
  AOI22X1 g4625(.A0 (data_parallel_in[22]), .A1 (n_221), .B0
       (memory[23]), .B1 (data_serial_rd_enable), .Y (n_219));
  AOI22X1 g4626(.A0 (data_parallel_in[21]), .A1 (n_221), .B0
       (memory[22]), .B1 (data_serial_rd_enable), .Y (n_200));
  AOI22X1 g4627(.A0 (data_parallel_in[13]), .A1 (n_221), .B0
       (memory[14]), .B1 (data_serial_rd_enable), .Y (n_220));
  AOI22X1 g4628(.A0 (data_parallel_in[0]), .A1 (n_221), .B0
       (memory[1]), .B1 (data_serial_rd_enable), .Y (n_201));
  AOI22X1 g4629(.A0 (data_parallel_in[14]), .A1 (n_221), .B0
       (memory[15]), .B1 (data_serial_rd_enable), .Y (n_191));
  AOI22X1 g4630(.A0 (data_parallel_in[23]), .A1 (n_221), .B0
       (memory[24]), .B1 (data_serial_rd_enable), .Y (n_202));
  AOI22X1 g4631(.A0 (data_parallel_in[1]), .A1 (n_221), .B0
       (memory[2]), .B1 (data_serial_rd_enable), .Y (n_203));
  AOI22X1 g4632(.A0 (data_parallel_in[15]), .A1 (n_221), .B0
       (memory[16]), .B1 (data_serial_rd_enable), .Y (n_192));
  AOI22X1 g4633(.A0 (data_parallel_in[25]), .A1 (n_221), .B0
       (memory[26]), .B1 (data_serial_rd_enable), .Y (n_204));
  AOI22X1 g4634(.A0 (data_parallel_in[26]), .A1 (n_221), .B0
       (memory[27]), .B1 (data_serial_rd_enable), .Y (n_205));
  AOI22X1 g4635(.A0 (data_parallel_in[16]), .A1 (n_221), .B0
       (memory[17]), .B1 (data_serial_rd_enable), .Y (n_193));
  AOI22X1 g4636(.A0 (data_parallel_in[11]), .A1 (n_221), .B0
       (memory[12]), .B1 (data_serial_rd_enable), .Y (n_216));
  OR2X1 g4637(.A (buffer_empty_counter[0]), .B (n_4), .Y (n_8));
  OR3X1 g4638(.A (buffer_empty_counter[6]), .B
       (buffer_empty_counter[1]), .C (buffer_empty_counter[5]), .Y
       (n_6));
  NOR2X1 g4639(.A (n_223), .B (data_parallel_wr_enable), .Y (n_5));
  INVX1 g4640(.A (n_4), .Y (n_222));
  AND2X1 g4641(.A (n_3), .B (n_223), .Y (n_4));
  AND2X4 g4642(.A (n_223), .B (data_parallel_wr_enable), .Y (n_221));
  INVX1 g4643(.A (data_serial_rd_enable), .Y (n_223));
  INVX1 g4644(.A (data_parallel_wr_enable), .Y (n_3));
  NAND2BX1 g2(.AN (n_19), .B (data_serial_rd_enable), .Y (n_186));
  DFFHQX1 data_serial_out_reg(.CK (clk), .D (n_2), .Q
       (data_serial_out));
  AO22X1 g3141(.A0 (n_7), .A1 (n_223), .B0 (memory[0]), .B1
       (data_serial_rd_enable), .Y (n_2));
  DFFHQX1 \memory_reg[4] (.CK (clk), .D (n_57), .Q (memory[4]));
  DFFHQX1 \buffer_empty_counter_reg[4] (.CK (clk), .D (n_98), .Q
       (buffer_empty_counter[4]));
  DFFHQX1 \buffer_empty_counter_reg[5] (.CK (clk), .D (n_100), .Q
       (buffer_empty_counter[5]));
  DFFHQX1 \buffer_empty_counter_reg[6] (.CK (clk), .D (n_101), .Q
       (buffer_empty_counter[6]));
  DFFHQX1 \memory_reg[11] (.CK (clk), .D (n_49), .Q (memory[11]));
  DFFHQX1 \memory_reg[1] (.CK (clk), .D (n_65), .Q (memory[1]));
  DFFHQX1 \memory_reg[24] (.CK (clk), .D (n_66), .Q (memory[24]));
  DFFHQX1 \memory_reg[2] (.CK (clk), .D (n_63), .Q (memory[2]));
  DFFHQX1 \memory_reg[3] (.CK (clk), .D (n_61), .Q (memory[3]));
  DFFHQX1 \buffer_empty_counter_reg[0] (.CK (clk), .D (n_83), .Q
       (buffer_empty_counter[0]));
  DFFHQX1 \memory_reg[20] (.CK (clk), .D (n_71), .Q (memory[20]));
  DFFHQX1 \memory_reg[5] (.CK (clk), .D (n_56), .Q (memory[5]));
  DFFHQX1 \memory_reg[6] (.CK (clk), .D (n_64), .Q (memory[6]));
  DFFHQX1 \memory_reg[7] (.CK (clk), .D (n_54), .Q (memory[7]));
  DFFHQX1 \memory_reg[16] (.CK (clk), .D (n_75), .Q (memory[16]));
  DFFHQX1 \memory_reg[8] (.CK (clk), .D (n_52), .Q (memory[8]));
  DFFHQX1 \memory_reg[9] (.CK (clk), .D (n_51), .Q (memory[9]));
  DFFHQX1 \memory_reg[10] (.CK (clk), .D (n_50), .Q (memory[10]));
  DFFHQX1 \memory_reg[0] (.CK (clk), .D (n_68), .Q (memory[0]));
  DFFHQX1 \memory_reg[12] (.CK (clk), .D (n_48), .Q (memory[12]));
  DFFHQX1 \memory_reg[13] (.CK (clk), .D (n_47), .Q (memory[13]));
  DFFHQX1 \memory_reg[14] (.CK (clk), .D (n_77), .Q (memory[14]));
  DFFHQX1 \memory_reg[15] (.CK (clk), .D (n_76), .Q (memory[15]));
  DFFHQX1 \memory_reg[17] (.CK (clk), .D (n_74), .Q (memory[17]));
  DFFHQX1 \memory_reg[18] (.CK (clk), .D (n_73), .Q (memory[18]));
  DFFHQX1 \memory_reg[19] (.CK (clk), .D (n_79), .Q (memory[19]));
  DFFHQX1 \memory_reg[21] (.CK (clk), .D (n_70), .Q (memory[21]));
  DFFHQX1 \memory_reg[22] (.CK (clk), .D (n_69), .Q (memory[22]));
  DFFHQX1 \memory_reg[23] (.CK (clk), .D (n_67), .Q (memory[23]));
  DFFHQX1 \memory_reg[25] (.CK (clk), .D (n_72), .Q (memory[25]));
  DFFHQX1 \memory_reg[26] (.CK (clk), .D (n_55), .Q (memory[26]));
  DFFHQX1 \memory_reg[27] (.CK (clk), .D (n_62), .Q (memory[27]));
  DFFHQX1 \memory_reg[28] (.CK (clk), .D (n_60), .Q (memory[28]));
  DFFHQX1 \memory_reg[29] (.CK (clk), .D (n_59), .Q (memory[29]));
  DFFHQX1 \memory_reg[30] (.CK (clk), .D (n_58), .Q (memory[30]));
  DFFHQX1 \memory_reg[31] (.CK (clk), .D (n_82), .Q (memory[31]));
  DFFHQX1 \buffer_empty_counter_reg[1] (.CK (clk), .D (n_88), .Q
       (buffer_empty_counter[1]));
  DFFHQX1 \buffer_empty_counter_reg[2] (.CK (clk), .D (n_92), .Q
       (buffer_empty_counter[2]));
  DFFHQX1 \buffer_empty_counter_reg[3] (.CK (clk), .D (n_96), .Q
       (buffer_empty_counter[3]));
endmodule

module
     tx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_1(clk,
     reset, empty, sampling_tick_middle, sampling_tick_end, tick_start,
     data_parallel_wr_enable, tx_busy, tx_data, buffer_rd_enable,
     buffer_data);
  input clk, reset, empty, sampling_tick_middle, sampling_tick_end,
       data_parallel_wr_enable, buffer_data;
  output tick_start, tx_busy, tx_data, buffer_rd_enable;
  wire clk, reset, empty, sampling_tick_middle, sampling_tick_end,
       data_parallel_wr_enable, buffer_data;
  wire tick_start, tx_busy, tx_data, buffer_rd_enable;
  wire [3:0] state;
  wire delay_data_parallel_wr_enable, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_40, n_45, n_48, n_50, n_51;
  wire n_52, n_53, n_55, n_56, n_57, n_58, n_64, n_65;
  wire n_66, n_67, n_68, n_69, n_70, n_71, n_72, n_73;
  wire n_74, n_75, n_76, n_77, n_78, n_79, n_80, parity;
  wire tem_buffer_data, tx_busy_218;
  NOR2X1 g1426(.A (reset), .B (n_64), .Y (n_58));
  NAND3X1 g1432(.A (n_45), .B (n_79), .C (n_70), .Y (n_57));
  AOI21X1 g1433(.A0 (n_68), .A1 (n_66), .B0 (reset), .Y (n_56));
  NOR2X1 g1434(.A (reset), .B (n_65), .Y (n_55));
  NOR2BX1 g1436(.AN (n_67), .B (reset), .Y (n_53));
  AOI31X1 g1437(.A0 (n_76), .A1 (n_75), .A2 (n_70), .B0 (reset), .Y
       (n_52));
  AOI2BB1X1 g1439(.A0N (n_27), .A1N (n_71), .B0 (reset), .Y (n_51));
  AOI21X1 g1440(.A0 (n_80), .A1 (n_72), .B0 (reset), .Y (n_50));
  AOI21X1 g1442(.A0 (n_77), .A1 (n_73), .B0 (reset), .Y (n_48));
  NOR3BX1 g1446(.AN (n_69), .B (reset), .C (n_74), .Y (n_45));
  AOI21X1 g1449(.A0 (n_78), .A1 (n_75), .B0 (reset), .Y (n_40));
  INVX1 g1837(.A (n_80), .Y (n_27));
  NAND2X1 g2771(.A (n_17), .B (n_26), .Y (n_65));
  OAI2BB1X1 g2772(.A0N (n_11), .A1N (n_25), .B0 (n_24), .Y (n_64));
  NAND2BX1 g2773(.AN (n_25), .B (tem_buffer_data), .Y (n_66));
  AOI222X1 g2774(.A0 (state[0]), .A1 (n_5), .B0 (n_3), .B1 (n_22), .C0
       (n_20), .C1 (empty), .Y (n_26));
  NAND3X2 g2775(.A (n_17), .B (n_79), .C (n_23), .Y (n_25));
  NAND2BX1 g2776(.AN (parity), .B (n_68), .Y (n_24));
  NAND2X1 g2777(.A (n_17), .B (n_21), .Y (n_67));
  NAND2BX1 g2778(.AN (n_79), .B (delay_data_parallel_wr_enable), .Y
       (n_75));
  NAND2X1 g2779(.A (tick_start), .B (n_79), .Y (n_76));
  NAND2BX1 g2780(.AN (n_18), .B (n_6), .Y (n_73));
  NAND2X1 g2781(.A (tx_busy_218), .B (n_79), .Y (n_78));
  NAND2BX1 g2782(.AN (n_17), .B (buffer_data), .Y (n_68));
  NAND2BX1 g2783(.AN (empty), .B (n_20), .Y (n_23));
  OAI21X1 g2784(.A0 (tx_data), .A1 (n_14), .B0 (n_19), .Y (n_69));
  OAI2BB1X1 g2785(.A0N (state[1]), .A1N (n_12), .B0 (n_18), .Y (n_71));
  OAI211X1 g2786(.A0 (delay_data_parallel_wr_enable), .A1 (n_9), .B0
       (n_4), .C0 (n_13), .Y (n_22));
  NOR3BX1 g2787(.AN (n_15), .B (parity), .C (n_6), .Y (n_74));
  OAI211X1 g2788(.A0 (state[3]), .A1 (n_8), .B0 (n_7), .C0 (n_9), .Y
       (n_72));
  AOI21X1 g2789(.A0 (state[1]), .A1 (n_10), .B0 (n_16), .Y (n_21));
  OAI31X1 g2790(.A0 (state[2]), .A1 (state[3]), .A2 (n_2), .B0
       (buffer_rd_enable), .Y (n_77));
  OAI2BB1X1 g2791(.A0N (tem_buffer_data), .A1N (n_10), .B0 (n_15), .Y
       (n_19));
  NOR3BX1 g2792(.AN (state[3]), .B (state[1]), .C (n_7), .Y (n_20));
  OAI22X1 g2793(.A0 (state[1]), .A1 (n_6), .B0 (n_4), .B1 (n_5), .Y
       (n_16));
  OAI2BB1X1 g2794(.A0N (n_3), .A1N (n_4), .B0 (n_15), .Y (n_18));
  OR3X1 g2795(.A (state[3]), .B (n_2), .C (n_7), .Y (n_17));
  OR3X1 g2796(.A (state[0]), .B (state[2]), .C (n_9), .Y (n_79));
  AND2X1 g2797(.A (n_10), .B (n_5), .Y (n_14));
  AND2X1 g2798(.A (n_5), .B (n_2), .Y (n_15));
  OAI2BB1X1 g2799(.A0N (sampling_tick_middle), .A1N (n_2), .B0
       (state[3]), .Y (n_13));
  OAI21X1 g2800(.A0 (sampling_tick_middle), .A1 (n_4), .B0 (state[0]),
       .Y (n_12));
  OAI2BB1X1 g2801(.A0N (parity), .A1N (buffer_data), .B0 (state[1]), .Y
       (n_11));
  AND2X1 g2802(.A (sampling_tick_middle), .B (state[0]), .Y (n_8));
  DFFHQX1 delay_data_parallel_wr_enable_reg(.CK (clk), .D
       (data_parallel_wr_enable), .Q (delay_data_parallel_wr_enable));
  NOR2X1 g2804(.A (state[0]), .B (n_4), .Y (n_10));
  OR2X1 g2805(.A (state[3]), .B (state[1]), .Y (n_9));
  NAND2X1 g2806(.A (state[3]), .B (state[1]), .Y (n_80));
  NAND2X1 g2807(.A (state[0]), .B (n_4), .Y (n_7));
  NAND2X1 g2808(.A (state[0]), .B (state[2]), .Y (n_6));
  NOR2BX1 g2809(.AN (sampling_tick_middle), .B (state[3]), .Y (n_5));
  INVX1 g2810(.A (state[2]), .Y (n_4));
  INVX1 g2811(.A (state[0]), .Y (n_3));
  INVX1 g2812(.A (state[1]), .Y (n_2));
  BUFX2 drc_bufs2816(.A (n_23), .Y (n_70));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_55), .Q (state[0]));
  DFFHQX1 parity_reg(.CK (clk), .D (n_58), .Q (parity));
  DFFHQX4 buffer_rd_enable_reg(.CK (clk), .D (n_48), .Q
       (buffer_rd_enable));
  DFFHQX1 tick_start_reg(.CK (clk), .D (n_52), .Q (tick_start));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_51), .Q (state[1]));
  DFFHQX1 tem_buffer_data_reg(.CK (clk), .D (n_56), .Q
       (tem_buffer_data));
  DFFHQX1 \state_reg[3] (.CK (clk), .D (n_50), .Q (state[3]));
  DFFHQX1 \state_reg[2] (.CK (clk), .D (n_53), .Q (state[2]));
  DFFHQX1 tx_busy_reg(.CK (clk), .D (n_40), .Q (tx_busy_218));
  DFFHQX1 tx_data_reg(.CK (clk), .D (n_57), .Q (tx_data));
  CLKBUFX20 drc_bufs2824(.A (tx_busy_218), .Y (tx_busy));
endmodule

module
     tx_wrapper_NO_OF_WORDS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100_1(clk,
     reset, data_parallel_in, data_parallel_wr_enable, tx_busy,
     tx_data);
  input clk, reset, data_parallel_wr_enable;
  input [31:0] data_parallel_in;
  output tx_busy, tx_data;
  wire clk, reset, data_parallel_wr_enable;
  wire [31:0] data_parallel_in;
  wire tx_busy, tx_data;
  wire UNCONNECTED_HIER_Z0, data_serial_out, data_serial_rd_enable,
       empty, sampling_tick_end, sampling_tick_middle, tick_start;
  sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_3
       ins_sampling_tick_generator(.clk (clk), .reset (reset), .start
       (tick_start), .tick_16_8 (sampling_tick_middle), .tick_16_16
       (sampling_tick_end));
  tx_buffer_WORD_SIZE32_NO_OF_WORDS1_1 ins_tx_buffer(.clk (clk), .reset
       (reset), .data_parallel_in (data_parallel_in),
       .data_parallel_wr_enable (data_parallel_wr_enable),
       .data_serial_rd_enable (data_serial_rd_enable), .data_serial_out
       (data_serial_out), .empty (empty));
  tx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_1
       ins_tx_fsm(.clk (clk), .reset (reset), .empty (empty),
       .sampling_tick_middle (sampling_tick_middle), .sampling_tick_end
       (UNCONNECTED_HIER_Z0), .tick_start (tick_start),
       .data_parallel_wr_enable (data_parallel_wr_enable), .tx_busy
       (tx_busy), .tx_data (tx_data), .buffer_rd_enable
       (data_serial_rd_enable), .buffer_data (data_serial_out));
endmodule

module
     uart_transceiver_CLOCK_IN_MHZ100_TX_WORD_LENGTH32_TX_NO_OF_WORDS1_RX_WORD_LENGTH32_RX_NO_OF_WORDS1_1(clk,
     reset, uart_hw_rx_pin, uart_hw_tx_pin, tx_parallel_data_in,
     tx_data_wr_enable_in, tx_busy_out, rx_full, rx_parallel_data_out,
     rx_data_rd_enable_in, rx_parity_error, rx_stop_bit_error);
  input clk, reset, uart_hw_rx_pin, tx_data_wr_enable_in,
       rx_data_rd_enable_in;
  input [31:0] tx_parallel_data_in;
  output uart_hw_tx_pin, tx_busy_out, rx_full, rx_parity_error,
       rx_stop_bit_error;
  output [31:0] rx_parallel_data_out;
  wire clk, reset, uart_hw_rx_pin, tx_data_wr_enable_in,
       rx_data_rd_enable_in;
  wire [31:0] tx_parallel_data_in;
  wire uart_hw_tx_pin, tx_busy_out, rx_full, rx_parity_error,
       rx_stop_bit_error;
  wire [31:0] rx_parallel_data_out;
  rx_wrapper_NO_OF_WORS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100_1
       ins_rx_wrapper(.clk (clk), .reset (reset), .rx_data
       (uart_hw_rx_pin), .data_parallel_out (rx_parallel_data_out),
       .data_parallel_rd_enable (rx_data_rd_enable_in), .rx_buffer_full
       (rx_full), .parity_error (rx_parity_error), .stop_bit_error
       (rx_stop_bit_error));
  tx_wrapper_NO_OF_WORDS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100_1
       ins_tx_wrapper(.clk (clk), .reset (reset), .data_parallel_in
       (tx_parallel_data_in), .data_parallel_wr_enable
       (tx_data_wr_enable_in), .tx_busy (tx_busy_out), .tx_data
       (uart_hw_tx_pin));
endmodule

module uart_top(clk_a, reset_a, tx_parallel_data_in_a,
     tx_data_wr_enable_in_a, tx_busy_out_a, rx_full_a,
     rx_parallel_data_out_a, rx_data_rd_enable_in_a, rx_parity_error_a,
     rx_stop_bit_error_a, clk_b, reset_b, tx_parallel_data_in_b,
     tx_data_wr_enable_in_b, tx_busy_out_b, rx_full_b,
     rx_parallel_data_out_b, rx_data_rd_enable_in_b, rx_parity_error_b,
     rx_stop_bit_error_b);
  input clk_a, reset_a, tx_data_wr_enable_in_a, rx_data_rd_enable_in_a,
       clk_b, reset_b, tx_data_wr_enable_in_b, rx_data_rd_enable_in_b;
  input [31:0] tx_parallel_data_in_a, tx_parallel_data_in_b;
  output tx_busy_out_a, rx_full_a, rx_parity_error_a,
       rx_stop_bit_error_a, tx_busy_out_b, rx_full_b,
       rx_parity_error_b, rx_stop_bit_error_b;
  output [31:0] rx_parallel_data_out_a, rx_parallel_data_out_b;
  wire clk_a, reset_a, tx_data_wr_enable_in_a, rx_data_rd_enable_in_a,
       clk_b, reset_b, tx_data_wr_enable_in_b, rx_data_rd_enable_in_b;
  wire [31:0] tx_parallel_data_in_a, tx_parallel_data_in_b;
  wire tx_busy_out_a, rx_full_a, rx_parity_error_a,
       rx_stop_bit_error_a, tx_busy_out_b, rx_full_b,
       rx_parity_error_b, rx_stop_bit_error_b;
  wire [31:0] rx_parallel_data_out_a, rx_parallel_data_out_b;
  wire w_a_tx_b_rx, w_b_tx_a_rx;
  uart_transceiver_CLOCK_IN_MHZ100_TX_WORD_LENGTH32_TX_NO_OF_WORDS1_RX_WORD_LENGTH32_RX_NO_OF_WORDS1
       ins_uart_transceiver_A(.clk (clk_a), .reset (reset_a),
       .uart_hw_rx_pin (w_b_tx_a_rx), .uart_hw_tx_pin (w_a_tx_b_rx),
       .tx_parallel_data_in (tx_parallel_data_in_a),
       .tx_data_wr_enable_in (tx_data_wr_enable_in_a), .tx_busy_out
       (tx_busy_out_a), .rx_full (rx_full_a), .rx_parallel_data_out
       (rx_parallel_data_out_a), .rx_data_rd_enable_in
       (rx_data_rd_enable_in_a), .rx_parity_error (rx_parity_error_a),
       .rx_stop_bit_error (rx_stop_bit_error_a));
  uart_transceiver_CLOCK_IN_MHZ100_TX_WORD_LENGTH32_TX_NO_OF_WORDS1_RX_WORD_LENGTH32_RX_NO_OF_WORDS1_1
       ins_uart_transceiver_B(.clk (clk_b), .reset (reset_b),
       .uart_hw_rx_pin (w_a_tx_b_rx), .uart_hw_tx_pin (w_b_tx_a_rx),
       .tx_parallel_data_in (tx_parallel_data_in_b),
       .tx_data_wr_enable_in (tx_data_wr_enable_in_b), .tx_busy_out
       (tx_busy_out_b), .rx_full (rx_full_b), .rx_parallel_data_out
       (rx_parallel_data_out_b), .rx_data_rd_enable_in
       (rx_data_rd_enable_in_b), .rx_parity_error (rx_parity_error_b),
       .rx_stop_bit_error (rx_stop_bit_error_b));
endmodule

