# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"stage1_tb_time_synth.v" \
"../../../../../at_home.srcs/sim_1/new/stage1_tb.v" \

# Do not sort compile order
nosort
