
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/abhidan/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/70c9ba78-42ab-40bf-9001-73a733334b73/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.dcp' for cell 'design_1_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/vga_b_RnM'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/design_1_xlslice_0_1.dcp' for cell 'design_1_i/vga_g_RnM'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/design_1_xlslice_1_0.dcp' for cell 'design_1_i/vga_r_RnM'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for /mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf but preserved for implementation. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf:276]
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2272.836 ; gain = 508.586 ; free physical = 2806 ; free virtual = 5106
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA10'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA7'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA8'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA9'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB10'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB7'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB8'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB9'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OTG_VBUSOC'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO0'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO1'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO2'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO3'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PUDC_B'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OTG_RESETN'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW0'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW3'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW4'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW5'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW6'. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:243]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc:243]
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/constrs_1/imports/41ae117b-7960-45f9-925c-acf598b79618/zedboard_master_XDC_RevC_D_v3.xdc]
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Sourcing Tcl File [/mnt/70c9ba78-42ab-40bf-9001-73a733334b73/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/mnt/70c9ba78-42ab-40bf-9001-73a733334b73/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/mnt/70c9ba78-42ab-40bf-9001-73a733334b73/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/mnt/70c9ba78-42ab-40bf-9001-73a733334b73/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/mnt/70c9ba78-42ab-40bf-9001-73a733334b73/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/70c9ba78-42ab-40bf-9001-73a733334b73/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:02:14 . Memory (MB): peak = 2425.910 ; gain = 1021.164 ; free physical = 2791 ; free virtual = 5109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5098

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 158418de9

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2768 ; free virtual = 5096

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 135d7dcea

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2775 ; free virtual = 5103
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14843d0d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5101
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 226 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1604bbdda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5101
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 607 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1604bbdda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5101
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19535f43d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5101
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19535f43d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5101
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5101
Ending Logic Optimization Task | Checksum: 19535f43d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.910 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5101

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-1.151 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 10
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 16e411a21

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2745 ; free virtual = 5079
Ending Power Optimization Task | Checksum: 16e411a21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2629.066 ; gain = 203.156 ; free physical = 2753 ; free virtual = 5086

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17418d3d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2753 ; free virtual = 5090
Ending Final Cleanup Task | Checksum: 17418d3d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2753 ; free virtual = 5090
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.066 ; gain = 203.156 ; free physical = 2753 ; free virtual = 5090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2747 ; free virtual = 5087
INFO: [Common 17-1381] The checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2747 ; free virtual = 5087
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2733 ; free virtual = 5075
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2733 ; free virtual = 5076
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ecefcc5c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2733 ; free virtual = 5076
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2734 ; free virtual = 5077

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ae77bf35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2729 ; free virtual = 5074

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2165ece05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2716 ; free virtual = 5061

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2165ece05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2716 ; free virtual = 5061
Phase 1 Placer Initialization | Checksum: 2165ece05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2713 ; free virtual = 5062

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 263a57f5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2706 ; free virtual = 5057

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2690 ; free virtual = 5043

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f9cd9694

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2690 ; free virtual = 5043
Phase 2 Global Placement | Checksum: 13b6ccfe7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2692 ; free virtual = 5045

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13b6ccfe7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2692 ; free virtual = 5045

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 186653c48

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5043

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 174826c3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5043

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19bc6333a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5043

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19bc6333a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5043

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18074de68

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5042

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: da5fe885

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2687 ; free virtual = 5040

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12e9bba3d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2687 ; free virtual = 5041

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12e9bba3d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2687 ; free virtual = 5041

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 241f65998

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2686 ; free virtual = 5040
Phase 3 Detail Placement | Checksum: 241f65998

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2686 ; free virtual = 5040

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fd1b7037

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fd1b7037

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2685 ; free virtual = 5039
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.547. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c71a2841

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2685 ; free virtual = 5039
Phase 4.1 Post Commit Optimization | Checksum: 1c71a2841

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2685 ; free virtual = 5039

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c71a2841

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2685 ; free virtual = 5039

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c71a2841

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2685 ; free virtual = 5039

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ce7b7af5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2685 ; free virtual = 5039
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce7b7af5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2685 ; free virtual = 5039
Ending Placer Task | Checksum: 16f8faefc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2698 ; free virtual = 5052
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2698 ; free virtual = 5052
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5052
INFO: [Common 17-1381] The checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2679 ; free virtual = 5036
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2692 ; free virtual = 5049
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2691 ; free virtual = 5048
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: ac7dee47 ConstDB: 0 ShapeSum: c311c0b5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10bbd3822

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2544 ; free virtual = 4910
Post Restoration Checksum: NetGraph: a89e72e5 NumContArr: 631ec53d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10bbd3822

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2545 ; free virtual = 4910

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10bbd3822

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2520 ; free virtual = 4886

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10bbd3822

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2520 ; free virtual = 4886
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a8692b54

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2511 ; free virtual = 4878
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.452  | TNS=0.000  | WHS=-0.195 | THS=-53.548|

Phase 2 Router Initialization | Checksum: 1bfbb7539

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2510 ; free virtual = 4877

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21bc5ccff

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2510 ; free virtual = 4877

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 645
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.388  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a0f5d4de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2506 ; free virtual = 4874
Phase 4 Rip-up And Reroute | Checksum: 1a0f5d4de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2506 ; free virtual = 4874

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c2516fd4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2507 ; free virtual = 4874
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.388  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c2516fd4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2507 ; free virtual = 4874

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c2516fd4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2507 ; free virtual = 4874
Phase 5 Delay and Skew Optimization | Checksum: 1c2516fd4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2507 ; free virtual = 4874

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14c4f682a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2506 ; free virtual = 4873
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.388  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1298a5217

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2506 ; free virtual = 4873
Phase 6 Post Hold Fix | Checksum: 1298a5217

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2506 ; free virtual = 4873

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.01683 %
  Global Horizontal Routing Utilization  = 1.15314 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 196cf96c8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2507 ; free virtual = 4874

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 196cf96c8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2506 ; free virtual = 4873

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18b25e4e2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2507 ; free virtual = 4874

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.388  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18b25e4e2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2507 ; free virtual = 4874
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2534 ; free virtual = 4901

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2534 ; free virtual = 4901
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2521 ; free virtual = 4899
INFO: [Common 17-1381] The checkpoint '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2531 ; free virtual = 4902
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2522 ; free virtual = 4892
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2629.066 ; gain = 0.000 ; free physical = 2496 ; free virtual = 4867
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp2_reg_690_reg input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp2_reg_690_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_207_cast_reg_695_reg input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_207_cast_reg_695_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_62_reg_685_reg input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_62_reg_685_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_705_reg input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_705_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp4_reg_715_reg multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp4_reg_715_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_62_reg_685_reg multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_62_reg_685_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_705_reg multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_705_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_67_reg_710_reg multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_67_reg_710_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_23_reg_453_reg multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_23_reg_453_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_8_reg_417_reg multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_8_reg_417_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/mnt/41ae117b-7960-45f9-925c-acf598b79618/tpg_vdma.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Nov  7 10:38:00 2018. For additional details about this file, please refer to the WebTalk help file at /mnt/70c9ba78-42ab-40bf-9001-73a733334b73/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 117 Warnings, 100 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2900.371 ; gain = 271.305 ; free physical = 2445 ; free virtual = 4831
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 10:38:00 2018...
