{"Source Block": ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@59:69@HdlIdDef", "  output [31:0] m_axis_phase_data,\n\n  output reg overflow\n);\n\nreg [1:0] data_counter = 'h00;\n\nreg [31:0] phase_hold = 'h00;\nreg [23:0] sample_hold = 'h00;\nreg sample_hold_valid = 1'b0;\nreg conv_done_d1 = 1'b0;\n"], "Clone Blocks": [["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@62:72", ");\n\nreg [1:0] data_counter = 'h00;\n\nreg [31:0] phase_hold = 'h00;\nreg [23:0] sample_hold = 'h00;\nreg sample_hold_valid = 1'b0;\nreg conv_done_d1 = 1'b0;\n\nreg synced = 1'b0;\nwire sync;\n"], ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@61:71", "  output reg overflow\n);\n\nreg [1:0] data_counter = 'h00;\n\nreg [31:0] phase_hold = 'h00;\nreg [23:0] sample_hold = 'h00;\nreg sample_hold_valid = 1'b0;\nreg conv_done_d1 = 1'b0;\n\nreg synced = 1'b0;\n"], ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@63:73", "\nreg [1:0] data_counter = 'h00;\n\nreg [31:0] phase_hold = 'h00;\nreg [23:0] sample_hold = 'h00;\nreg sample_hold_valid = 1'b0;\nreg conv_done_d1 = 1'b0;\n\nreg synced = 1'b0;\nwire sync;\n\n"]], "Diff Content": {"Delete": [[64, "reg [1:0] data_counter = 'h00;\n"]], "Add": []}}