$date
	Tue Dec  6 11:31:08 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bsc_testbench $end
$var wire 1 ! bit_clk $end
$var wire 4 " bitProgress [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % rst $end
$var wire 1 ! bit_clk $end
$var reg 4 & bitProgress [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
x$
0#
bx "
x!
$end
#5
0!
b0 "
b0 &
0$
0%
1#
#10
0#
#15
1$
1#
#20
0#
#25
b1 "
b1 &
1#
#30
0#
#35
b10 "
b10 &
1#
#40
0#
#45
b11 "
b11 &
1#
#50
0#
#55
b100 "
b100 &
1#
#60
0#
#65
b101 "
b101 &
1#
#70
0#
#75
b110 "
b110 &
1#
#80
0#
#85
1!
b111 "
b111 &
1#
#90
0#
#95
0!
b1000 "
b1000 &
1#
#100
0#
#105
b1001 "
b1001 &
1#
#110
0#
#115
b1010 "
b1010 &
1#
#120
0#
#125
b1011 "
b1011 &
1#
#130
0#
#135
b1100 "
b1100 &
1#
#140
0#
#145
b1101 "
b1101 &
1#
#150
0#
#155
b1110 "
b1110 &
1#
#160
0#
#165
b1111 "
b1111 &
1#
#170
0#
#175
b0 "
b0 &
1#
#180
0#
#185
b1 "
b1 &
0$
1#
#190
0#
#195
b0 "
b0 &
1#
#200
0#
#205
1#
