#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun  9 21:34:38 2025
# Process ID: 29960
# Current directory: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top.vdi
# Journal file: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7\vivado.jou
# Running On: DESKTOP-U9NB2CD, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 32, Host memory: 137357 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 502.367 ; gain = 182.602
Command: link_design -top top -part xcku3p-ffva676-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.dcp' for cell 'clocking_gen.sys_clk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b.dcp' for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd.dcp' for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic.dcp' for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo.dcp' for cell 'input_memory_fifo/input_cdc_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_pixel_hold_ram/input_pixel_hold_ram.dcp' for cell 'input_memory_fifo/pixel_hold_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/output_buffer_ram/output_buffer_ram.dcp' for cell 'output_memory/output_memory'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1662.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm_board.xdc] for cell 'clocking_gen.sys_clk/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm_board.xdc] for cell 'clocking_gen.sys_clk/inst'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc] for cell 'clocking_gen.sys_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc:54]
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc] for cell 'clocking_gen.sys_clk/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/vio_0/vio_0.xdc will not be read for this module.
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo.xdc] for cell 'input_memory_fifo/input_cdc_fifo/U0'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo.xdc] for cell 'input_memory_fifo/input_cdc_fifo/U0'
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-627] No clocks matched 'sysclk'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:16]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1]'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:17]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:17]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:242]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo_clocks.xdc] for cell 'input_memory_fifo/input_cdc_fifo/U0'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo_clocks.xdc] for cell 'input_memory_fifo/input_cdc_fifo/U0'
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2145.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 39 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

20 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2145.750 ; gain = 1570.418
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2145.750 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 26c9ecf2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2411.648 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26c9ecf2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2411.648 ; gain = 0.000
Phase 1 Initialization | Checksum: 26c9ecf2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2411.648 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 26c9ecf2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2485.156 ; gain = 73.508

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 26c9ecf2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2485.156 ; gain = 73.508
Phase 2 Timer Update And Timing Data Collection | Checksum: 26c9ecf2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2485.156 ; gain = 73.508

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3227 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18b61ca36

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2485.156 ; gain = 73.508
Retarget | Checksum: 18b61ca36
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Retarget, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1854e040d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2485.156 ; gain = 73.508
Constant propagation | Checksum: 1854e040d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 224 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1bdf36930

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2485.156 ; gain = 73.508
Sweep | Checksum: 1bdf36930
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 567 cells
INFO: [Opt 31-1021] In phase Sweep, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1bdf36930

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.156 ; gain = 73.508
BUFG optimization | Checksum: 1bdf36930
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bdf36930

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.156 ; gain = 73.508
Shift Register Optimization | Checksum: 1bdf36930
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device xcku3p is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bdf36930

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.156 ; gain = 73.508
Post Processing Netlist | Checksum: 1bdf36930
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1799f151f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.156 ; gain = 73.508

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2485.156 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1799f151f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.156 ; gain = 73.508
Phase 9 Finalization | Checksum: 1799f151f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.156 ; gain = 73.508
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              10  |                                              6  |
|  Constant propagation         |               0  |             224  |                                              6  |
|  Sweep                        |               0  |             567  |                                             30  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1799f151f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.156 ; gain = 73.508
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2485.156 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2485.156 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1799f151f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2485.156 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2485.156 ; gain = 339.406
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2571.164 ; gain = 10.047
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.164 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2571.164 ; gain = 10.047
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2571.164 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2571.164 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2571.164 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2571.164 ; gain = 10.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top_opt.dcp' has been generated.
Command: place_design -directive EarlyBlockPlacement
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 46-5] The placer was invoked with the 'EarlyBlockPlacement' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2584.184 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1657691b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2584.184 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2584.184 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f3c6c35

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 185824435

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 185824435

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3836.109 ; gain = 1251.926
Phase 1 Placer Initialization | Checksum: 185824435

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 177e88e95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 17f3fe8bc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 17f3fe8bc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: a2e132c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: a2e132c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3836.109 ; gain = 1251.926
Phase 2.1.1 Partition Driven Placement | Checksum: a2e132c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3836.109 ; gain = 1251.926
Phase 2.1 Floorplanning | Checksum: a2e132c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a2e132c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: dce615e3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3836.109 ; gain = 1251.926

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 163f02ac4

Time (s): cpu = 00:02:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3959.121 ; gain = 1374.938

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 636 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 282 nets or LUTs. Breaked 0 LUT, combined 282 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 21 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 15 nets.  Re-placed 78 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 78 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3959.121 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 22 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/col_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/row_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_1/col_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_2/col_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_1/row_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_2/row_dct/dsp1_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_1/col_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/row_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell lossy_comp_core/core_2/col_dct/dsp3_add/simd_add.out0_reg_simd. 48 registers were pushed out.
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_cr_presub_mult/p0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_cb_presub_mult/p0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_cb_presub_mult/p0. Moved MReg to PReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0. Moved PReg to MReg
INFO: [Physopt 32-893] Processed rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0. Moved PReg to MReg
INFO: [Physopt 32-775] End 2 Pass. Optimized 33 nets or cells. Created 528 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3959.121 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3959.121 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            282  |                   282  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             12  |                    15  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          528  |              0  |                    33  |           0  |           1  |  00:00:05  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          528  |            294  |                   330  |           0  |          10  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17f6d6577

Time (s): cpu = 00:02:39 ; elapsed = 00:01:40 . Memory (MB): peak = 3959.121 ; gain = 1374.938
Phase 2.4 Global Placement Core | Checksum: 19612d489

Time (s): cpu = 00:02:48 ; elapsed = 00:01:45 . Memory (MB): peak = 3959.121 ; gain = 1374.938
Phase 2 Global Placement | Checksum: 19612d489

Time (s): cpu = 00:02:48 ; elapsed = 00:01:45 . Memory (MB): peak = 3959.121 ; gain = 1374.938

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1315ab552

Time (s): cpu = 00:02:58 ; elapsed = 00:01:50 . Memory (MB): peak = 3959.121 ; gain = 1374.938

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b712272a

Time (s): cpu = 00:02:59 ; elapsed = 00:01:51 . Memory (MB): peak = 3959.121 ; gain = 1374.938

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 161b4e294

Time (s): cpu = 00:03:21 ; elapsed = 00:02:03 . Memory (MB): peak = 3959.121 ; gain = 1374.938

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 24d10ec1a

Time (s): cpu = 00:03:31 ; elapsed = 00:02:09 . Memory (MB): peak = 3964.938 ; gain = 1380.754
Phase 3.3.2 Slice Area Swap | Checksum: 24d10ec1a

Time (s): cpu = 00:03:31 ; elapsed = 00:02:09 . Memory (MB): peak = 3965.953 ; gain = 1381.770
Phase 3.3 Small Shape DP | Checksum: 14d90202a

Time (s): cpu = 00:03:53 ; elapsed = 00:02:21 . Memory (MB): peak = 3969.879 ; gain = 1385.695

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c097a224

Time (s): cpu = 00:03:54 ; elapsed = 00:02:22 . Memory (MB): peak = 3969.879 ; gain = 1385.695

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 118674c92

Time (s): cpu = 00:03:54 ; elapsed = 00:02:22 . Memory (MB): peak = 3969.879 ; gain = 1385.695

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ebc44b22

Time (s): cpu = 00:04:01 ; elapsed = 00:02:26 . Memory (MB): peak = 3969.879 ; gain = 1385.695
Phase 3 Detail Placement | Checksum: 1ebc44b22

Time (s): cpu = 00:04:01 ; elapsed = 00:02:26 . Memory (MB): peak = 3969.879 ; gain = 1385.695

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18943ea9a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.113 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 23da8c1c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.610 . Memory (MB): peak = 4033.406 ; gain = 0.000
INFO: [Place 46-35] Processed net ft600_send_recv/data_in_valid, inserted BUFG to drive 6821 loads.
INFO: [Place 46-45] Replicated bufg driver ft600_send_recv/ready_to_send_posedge_o_reg_replica
INFO: [Place 46-35] Processed net ft600_send_recv/ready_to_send_posedge_o_reg_1, inserted BUFG to drive 1294 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 112a6119b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4033.406 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f916dc18

Time (s): cpu = 00:04:24 ; elapsed = 00:02:41 . Memory (MB): peak = 4033.406 ; gain = 1449.223

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.113. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18f7b6d66

Time (s): cpu = 00:04:50 ; elapsed = 00:03:08 . Memory (MB): peak = 4033.406 ; gain = 1449.223

Time (s): cpu = 00:04:50 ; elapsed = 00:03:08 . Memory (MB): peak = 4033.406 ; gain = 1449.223
Phase 4.1 Post Commit Optimization | Checksum: 18f7b6d66

Time (s): cpu = 00:04:50 ; elapsed = 00:03:08 . Memory (MB): peak = 4033.406 ; gain = 1449.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4087.555 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2570b67e6

Time (s): cpu = 00:05:02 ; elapsed = 00:03:16 . Memory (MB): peak = 4087.555 ; gain = 1503.371

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2570b67e6

Time (s): cpu = 00:05:03 ; elapsed = 00:03:16 . Memory (MB): peak = 4087.555 ; gain = 1503.371
Phase 4.3 Placer Reporting | Checksum: 2570b67e6

Time (s): cpu = 00:05:03 ; elapsed = 00:03:16 . Memory (MB): peak = 4087.555 ; gain = 1503.371

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4087.555 ; gain = 0.000

Time (s): cpu = 00:05:03 ; elapsed = 00:03:16 . Memory (MB): peak = 4087.555 ; gain = 1503.371
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23dd3fd3a

Time (s): cpu = 00:05:03 ; elapsed = 00:03:16 . Memory (MB): peak = 4087.555 ; gain = 1503.371
Ending Placer Task | Checksum: 1a876c7d2

Time (s): cpu = 00:05:03 ; elapsed = 00:03:17 . Memory (MB): peak = 4087.555 ; gain = 1503.371
128 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:06 ; elapsed = 00:03:19 . Memory (MB): peak = 4087.555 ; gain = 1516.391
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 4087.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4087.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4087.555 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4087.555 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4087.555 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 4087.555 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4087.555 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4087.555 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4087.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4087.555 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4087.555 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4087.555 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4087.555 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 4087.555 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4087.555 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4087.555 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4087.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2fe2847c ConstDB: 0 ShapeSum: b10448d6 RouteDB: c78ffa80
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.740 . Memory (MB): peak = 4087.555 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7e535368 | NumContArr: f893c58a | Constraints: 4167167a | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27af72a09

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4087.555 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27af72a09

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4087.555 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27af72a09

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4087.555 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2b86cee2f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4137.887 ; gain = 50.332

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 28864d7cf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4137.887 ; gain = 50.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=-0.189 | THS=-5.024 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2aa4d974f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4137.887 ; gain = 50.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1e766ccc3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 4137.887 ; gain = 50.332

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00039329 %
  Global Horizontal Routing Utilization  = 0.000161249 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19768
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16892
  Number of Partially Routed Nets     = 2876
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 224f9d435

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 224f9d435

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1a4c74f68

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 4179.578 ; gain = 92.023
Phase 3 Initial Routing | Checksum: 27a9bca55

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3270
 Number of Nodes with overlaps = 406
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.050  | TNS=0.000  | WHS=-0.032 | THS=-0.062 |

Phase 4.1 Global Iteration 0 | Checksum: 16c7f904b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1846dd767

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 4179.578 ; gain = 92.023
Phase 4 Rip-up And Reroute | Checksum: 1846dd767

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1680417be

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 4179.578 ; gain = 92.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.050  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 170339214

Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 4179.578 ; gain = 92.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.050  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 10b589ec4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10b589ec4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 4179.578 ; gain = 92.023
Phase 5 Delay and Skew Optimization | Checksum: 10b589ec4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ad55458e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 4179.578 ; gain = 92.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.050  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 177fe710b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 4179.578 ; gain = 92.023
Phase 6 Post Hold Fix | Checksum: 177fe710b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.732751 %
  Global Horizontal Routing Utilization  = 1.10205 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 177fe710b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:41 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 177fe710b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 177fe710b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 177fe710b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 11 Route finalize
Phase 11 Route finalize | Checksum: 177fe710b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 4179.578 ; gain = 92.023

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.050  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 18d7f67d9

Time (s): cpu = 00:01:33 ; elapsed = 00:00:48 . Memory (MB): peak = 4179.578 ; gain = 92.023
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1e418716e

Time (s): cpu = 00:01:34 ; elapsed = 00:00:48 . Memory (MB): peak = 4179.578 ; gain = 92.023
Ending Routing Task | Checksum: 1e418716e

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 4179.578 ; gain = 92.023

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:00:51 . Memory (MB): peak = 4179.578 ; gain = 92.023
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4179.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
166 Infos, 6 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4179.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4179.578 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4179.578 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4179.578 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 4179.578 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4179.578 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4179.578 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4179.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 21:40:01 2025...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun  9 21:48:17 2025
# Process ID: 16512
# Current directory: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7/top.vdi
# Journal file: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/impl_7\vivado.jou
# Running On: DESKTOP-U9NB2CD, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 32, Host memory: 137357 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 335.074 ; gain = 7.668
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1579.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1697.105 ; gain = 4.270
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2074.398 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2074.398 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 2097.453 ; gain = 23.055
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.453 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 2123.984 ; gain = 26.531
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.912 . Memory (MB): peak = 2123.984 ; gain = 49.586
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.962 . Memory (MB): peak = 2123.984 ; gain = 53.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2467.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 39 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2467.898 ; gain = 2147.547
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0 input gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0 input gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0 input gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0 input gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0 input gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0 input gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0 input gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0 input gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd input lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0 input rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0 input rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_cb_presub_mult/p0 input rgb_to_ycrcb/dsp_cb_presub_mult/p0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_cb_presub_mult/p0 input rgb_to_ycrcb/dsp_cb_presub_mult/p0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_cr_presub_mult/p0 input rgb_to_ycrcb/dsp_cr_presub_mult/p0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_cr_presub_mult/p0 input rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0 input rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0 input rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0 input rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0 input rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0 output gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0 output gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0 output gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0 output gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_0/col_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_0/col_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_0/col_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_0/row_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_0/row_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_0/row_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_0/row_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_1/col_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_1/col_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_1/col_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_1/col_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_1/row_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_1/row_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_2/col_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_2/col_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_2/col_dct/dsp3_add/simd_add.out0_reg_simd output lossy_comp_core/core_2/col_dct/dsp3_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP lossy_comp_core/core_2/row_dct/dsp1_add/simd_add.out0_reg_simd output lossy_comp_core/core_2/row_dct/dsp1_add/simd_add.out0_reg_simd/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0 output rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rgb_to_ycrcb/dsp_cr_presub_mult/p0 output rgb_to_ycrcb/dsp_cr_presub_mult/p0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0 output rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0 output rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rgb_to_ycrcb/dsp_cb_presub_mult/p0 multiplier stage rgb_to_ycrcb/dsp_cb_presub_mult/p0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 10 net(s) have no routable loads. The problem bus(es) and/or net(s) are input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, and input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rgb_to_ycrcb/dsp_cb_presub_mult/p0: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub/mult0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/mult_reg0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac/mult_reg0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: rgb_to_ycrcb/dsp_cr_presub_mult/p0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 39 Warnings, 9 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2912.406 ; gain = 444.508
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 21:49:07 2025...
