// Seed: 3684990211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1#(.id_2(1)),
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  for (id_9 = -1; id_9; id_8[-1] = id_6) begin : LABEL_0
    wire id_10;
  end
  always begin : LABEL_0
    #1;
  end
  parameter id_11 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_9,
      id_7
  );
  supply1 id_12;
  tri0 id_13, id_14 = id_1 < id_13;
  always $display(-1, 1);
  tri0 id_15, id_16;
  wire \id_17 ;
  assign id_2  = id_3 == -1;
  assign id_12 = id_15 * -1;
endmodule
