Timing Analyzer report for Freq_div_4096
Tue Jul 26 11:11:07 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 14. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 15. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 16. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 17. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 18. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 19. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 20. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 21. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 22. Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 23. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 24. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 25. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 26. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 27. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 28. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 29. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 30. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 31. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 32. Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 33. Slow 1200mV 85C Model Hold: 'clk'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'clk'
 42. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 43. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 44. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 45. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 46. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 47. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 48. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 49. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 50. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 51. Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 52. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 53. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 54. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 55. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 56. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 57. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 58. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 59. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 60. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 61. Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 62. Slow 1200mV 0C Model Hold: 'clk'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'clk'
 70. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 71. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 72. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 73. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 74. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 75. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 76. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 77. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 78. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 79. Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 80. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 81. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 82. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 83. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 84. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 85. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 86. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 87. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 88. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 89. Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'
 90. Fast 1200mV 0C Model Hold: 'clk'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Report TCCS
101. Report RSKM
102. Unconstrained Paths Summary
103. Clock Status Summary
104. Unconstrained Input Ports
105. Unconstrained Output Ports
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Freq_div_4096                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processors 3-4         ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                   ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+
; clk                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                   ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 }  ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 } ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 153.19 MHz ; 153.19 MHz      ; clk                                                                   ;      ;
; 274.27 MHz ; 274.27 MHz      ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 287.69 MHz ; 287.69 MHz      ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 301.39 MHz ; 301.39 MHz      ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 319.08 MHz ; 319.08 MHz      ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 328.52 MHz ; 328.52 MHz      ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 368.46 MHz ; 368.46 MHz      ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 372.3 MHz  ; 372.3 MHz       ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 381.1 MHz  ; 381.1 MHz       ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 387.9 MHz  ; 387.9 MHz       ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 445.63 MHz ; 445.63 MHz      ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -2.764 ; -2.764        ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.485 ; -1.485        ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.310 ; -1.310        ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.238 ; -1.238        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.161 ; -1.161        ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.067 ; -1.067        ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.969 ; -0.969        ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.931 ; -0.931        ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.857 ; -0.857        ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.843 ; -0.843        ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.812 ; -0.812        ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.034 ; 0.000         ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.186 ; 0.000         ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.242 ; 0.000         ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.257 ; 0.000         ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.261 ; 0.000         ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.277 ; 0.000         ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.342 ; 0.000         ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.389 ; 0.000         ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.555 ; 0.000         ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.556 ; 0.000         ;
; clk                                                                   ; 1.173 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -3.000 ; -3.000        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.458  ; 0.000         ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.460  ; 0.000         ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.461  ; 0.000         ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.469  ; 0.000         ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.471  ; 0.000         ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.473  ; 0.000         ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.473  ; 0.000         ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.475  ; 0.000         ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.478  ; 0.000         ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.479  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.764 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 0.500        ; 1.590      ; 3.953      ;
; -2.407 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 1.000        ; 1.590      ; 4.096      ;
; -1.644 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 0.500        ; 1.590      ; 2.813      ;
; -1.275 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 1.000        ; 1.590      ; 2.944      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.485 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.554      ; 0.990      ;
; -1.323 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.554      ; 0.828      ;
; -0.921 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.554      ; 0.926      ;
; -0.803 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.554      ; 0.808      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.310 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.318      ; 1.135      ;
; -1.159 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.318      ; 0.984      ;
; -0.730 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.318      ; 1.055      ;
; -0.637 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.318      ; 0.962      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.238 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.604      ; 1.388      ;
; -0.919 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.604      ; 1.069      ;
; -0.698 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.604      ; 1.348      ;
; -0.375 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.604      ; 1.025      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.161 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.320      ; 0.933      ;
; -1.022 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.320      ; 0.794      ;
; -0.595 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.320      ; 0.867      ;
; -0.501 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.320      ; 0.773      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.067 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.461      ; 0.950      ;
; -0.911 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.461      ; 0.794      ;
; -0.514 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.461      ; 0.897      ;
; -0.369 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.461      ; 0.752      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.969 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; -0.023     ; 0.954      ;
; -0.622 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.555      ; 0.685      ;
; -0.103 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.555      ; 0.666      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.931 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.318      ; 1.128      ;
; -0.789 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.318      ; 0.986      ;
; -0.345 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.318      ; 1.042      ;
; -0.268 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.318      ; 0.965      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.857 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.435      ; 0.946      ;
; -0.707 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.435      ; 0.796      ;
; -0.303 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.435      ; 0.892      ;
; -0.172 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.435      ; 0.761      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.843 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.456      ; 0.957      ;
; -0.693 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.456      ; 0.807      ;
; -0.292 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.456      ; 0.906      ;
; -0.153 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.456      ; 0.767      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.812 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.447      ; 0.926      ;
; -0.683 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.447      ; 0.797      ;
; -0.260 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.447      ; 0.874      ;
; -0.138 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.447      ; 0.752      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.034 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.578      ; 0.612      ;
; 0.562 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.578      ; 0.640      ;
; 0.834 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.023      ; 0.857      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.577      ; 0.763      ;
; 0.312 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.577      ; 0.889      ;
; 0.713 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.577      ; 0.790      ;
; 0.873 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.577      ; 0.950      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.242 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.481      ; 0.723      ;
; 0.362 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.481      ; 0.843      ;
; 0.782 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.481      ; 0.763      ;
; 0.881 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.481      ; 0.862      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.257 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.465      ; 0.722      ;
; 0.356 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.465      ; 0.821      ;
; 0.800 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.465      ; 0.765      ;
; 0.874 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.465      ; 0.839      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.261 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.475      ; 0.736      ;
; 0.380 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.475      ; 0.855      ;
; 0.799 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.475      ; 0.774      ;
; 0.898 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.475      ; 0.873      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.277 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.453      ; 0.730      ;
; 0.390 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.453      ; 0.843      ;
; 0.810 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.453      ; 0.763      ;
; 0.910 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.453      ; 0.863      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.342 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.629      ; 0.971      ;
; 0.631 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.629      ; 1.260      ;
; 0.873 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.629      ; 1.002      ;
; 1.138 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.629      ; 1.267      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.389 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.333      ; 0.722      ;
; 0.498 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.333      ; 0.831      ;
; 0.917 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.333      ; 0.750      ;
; 1.062 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.333      ; 0.895      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.555 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.331      ; 0.886      ;
; 0.674 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.331      ; 1.005      ;
; 1.084 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.331      ; 0.915      ;
; 1.245 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.331      ; 1.076      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.556 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.331      ; 0.887      ;
; 0.662 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.331      ; 0.993      ;
; 1.085 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.331      ; 0.916      ;
; 1.237 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.331      ; 1.068      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.173 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 0.000        ; 1.632      ; 2.825      ;
; 1.549 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; -0.500       ; 1.632      ; 2.701      ;
; 2.250 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 0.000        ; 1.632      ; 3.882      ;
; 2.597 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; -0.500       ; 1.632      ; 3.729      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 170.47 MHz ; 170.47 MHz      ; clk                                                                   ;      ;
; 299.76 MHz ; 299.76 MHz      ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 326.37 MHz ; 326.37 MHz      ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 334.22 MHz ; 334.22 MHz      ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 359.71 MHz ; 359.71 MHz      ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 366.3 MHz  ; 366.3 MHz       ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 416.32 MHz ; 416.32 MHz      ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 417.01 MHz ; 417.01 MHz      ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 429.18 MHz ; 429.18 MHz      ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 432.9 MHz  ; 432.9 MHz       ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ;      ;
; 506.07 MHz ; 506.07 MHz      ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -2.433 ; -2.433        ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.308 ; -1.308        ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.136 ; -1.136        ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.032 ; -1.032        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.994 ; -0.994        ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.890 ; -0.890        ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.785 ; -0.785        ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.759 ; -0.759        ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.701 ; -0.701        ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.699 ; -0.699        ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.665 ; -0.665        ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.025 ; 0.000         ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.168 ; 0.000         ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.206 ; 0.000         ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.219 ; 0.000         ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.232 ; 0.000         ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.236 ; 0.000         ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.310 ; 0.000         ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.351 ; 0.000         ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.501 ; 0.000         ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.501 ; 0.000         ;
; clk                                                                   ; 0.985 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -3.000 ; -3.000        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.463  ; 0.000         ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.465  ; 0.000         ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.465  ; 0.000         ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.486  ; 0.000         ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.486  ; 0.000         ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.490  ; 0.000         ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.491  ; 0.000         ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.493  ; 0.000         ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.494  ; 0.000         ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.495  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.433 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 0.500        ; 1.463      ; 3.592      ;
; -2.044 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 1.000        ; 1.463      ; 3.703      ;
; -1.447 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 0.500        ; 1.463      ; 2.586      ;
; -0.968 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 1.000        ; 1.463      ; 2.607      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.308 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.504      ; 0.888      ;
; -1.168 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.504      ; 0.748      ;
; -0.762 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.504      ; 0.842      ;
; -0.646 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.504      ; 0.726      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.136 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.286      ; 1.018      ;
; -0.996 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.286      ; 0.878      ;
; -0.565 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.286      ; 0.947      ;
; -0.481 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.286      ; 0.863      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.032 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.552      ; 1.230      ;
; -0.750 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.552      ; 0.948      ;
; -0.515 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.552      ; 1.213      ;
; -0.233 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.552      ; 0.931      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.994 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.288      ; 0.845      ;
; -0.865 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.288      ; 0.716      ;
; -0.430 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.288      ; 0.781      ;
; -0.350 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.288      ; 0.701      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.890 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.428      ; 0.860      ;
; -0.747 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.428      ; 0.717      ;
; -0.341 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.428      ; 0.811      ;
; -0.212 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.428      ; 0.682      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.785 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.286      ; 1.010      ;
; -0.655 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.286      ; 0.880      ;
; -0.210 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.286      ; 0.935      ;
; -0.139 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.286      ; 0.864      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.759 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; -0.022     ; 0.857      ;
; -0.488 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.507      ; 0.615      ;
; 0.026  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.507      ; 0.601      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.701 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.415      ; 0.866      ;
; -0.562 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.415      ; 0.727      ;
; -0.153 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.415      ; 0.818      ;
; -0.028 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.415      ; 0.693      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.699 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.405      ; 0.856      ;
; -0.561 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.405      ; 0.718      ;
; -0.148 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.405      ; 0.805      ;
; -0.030 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.405      ; 0.687      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.665 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.414      ; 0.838      ;
; -0.546 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.414      ; 0.719      ;
; -0.117 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.414      ; 0.790      ;
; -0.006 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.414      ; 0.679      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.025 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.529      ; 0.554      ;
; 0.546 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.529      ; 0.575      ;
; 0.759 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.022      ; 0.781      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.168 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.526      ; 0.694      ;
; 0.280 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.526      ; 0.806      ;
; 0.683 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.526      ; 0.709      ;
; 0.825 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.526      ; 0.851      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.206 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.447      ; 0.653      ;
; 0.312 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.447      ; 0.759      ;
; 0.742 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.447      ; 0.689      ;
; 0.831 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.447      ; 0.778      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.219 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.432      ; 0.651      ;
; 0.305 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.432      ; 0.737      ;
; 0.759 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.432      ; 0.691      ;
; 0.824 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.432      ; 0.756      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.232 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.433      ; 0.665      ;
; 0.335 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.433      ; 0.768      ;
; 0.767 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.433      ; 0.700      ;
; 0.854 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.433      ; 0.787      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.236 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.423      ; 0.659      ;
; 0.334 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.423      ; 0.757      ;
; 0.767 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.423      ; 0.690      ;
; 0.855 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.423      ; 0.778      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.310 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.576      ; 0.886      ;
; 0.567 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.576      ; 1.143      ;
; 0.815 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.576      ; 0.891      ;
; 1.069 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.576      ; 1.145      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.351 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.301      ; 0.652      ;
; 0.447 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.301      ; 0.748      ;
; 0.872 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.301      ; 0.673      ;
; 1.010 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.301      ; 0.811      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.501 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.299      ; 0.800      ;
; 0.605 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.299      ; 0.904      ;
; 1.024 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.299      ; 0.823      ;
; 1.167 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.299      ; 0.966      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.501 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.299      ; 0.800      ;
; 0.593 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.299      ; 0.892      ;
; 1.023 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.299      ; 0.822      ;
; 1.160 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.299      ; 0.959      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.985 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 0.000        ; 1.498      ; 2.503      ;
; 1.464 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; -0.500       ; 1.498      ; 2.482      ;
; 2.055 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 0.000        ; 1.498      ; 3.553      ;
; 2.448 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; -0.500       ; 1.498      ; 3.446      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -1.121 ; -1.121        ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.647 ; -0.647        ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.526 ; -0.526        ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.502 ; -0.502        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.434 ; -0.434        ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.390 ; -0.390        ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.304 ; -0.304        ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.267 ; -0.267        ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.255 ; -0.255        ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.238 ; -0.238        ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.144 ; -0.144        ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.020 ; 0.000         ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.100 ; 0.000         ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.130 ; 0.000         ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.137 ; 0.000         ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.138 ; 0.000         ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.151 ; 0.000         ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.178 ; 0.000         ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.203 ; 0.000         ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.294 ; 0.000         ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.297 ; 0.000         ;
; clk                                                                   ; 0.447 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -3.000 ; -3.000        ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.464  ; 0.000         ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.464  ; 0.000         ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.466  ; 0.000         ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.467  ; 0.000         ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.470  ; 0.000         ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.471  ; 0.000         ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.472  ; 0.000         ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.473  ; 0.000         ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.474  ; 0.000         ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 0.474  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.121 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 0.500        ; 1.201      ; 2.314      ;
; -1.035 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 1.000        ; 1.201      ; 2.728      ;
; -0.405 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 0.500        ; 1.201      ; 1.578      ;
; -0.091 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 1.000        ; 1.201      ; 1.764      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.647 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.291      ; 0.554      ;
; -0.558 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.291      ; 0.465      ;
; -0.089 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.291      ; 0.496      ;
; -0.042 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.291      ; 0.449      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.526 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.171      ; 0.636      ;
; -0.443 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.171      ; 0.553      ;
; 0.041  ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.171      ; 0.569      ;
; 0.075  ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.171      ; 0.535      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.502 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.319      ; 0.784      ;
; -0.320 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.319      ; 0.602      ;
; 0.043  ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.319      ; 0.739      ;
; 0.242  ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.319      ; 0.540      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.434 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.173      ; 0.509      ;
; -0.361 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.173      ; 0.436      ;
; 0.111  ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.173      ; 0.464      ;
; 0.158  ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.173      ; 0.417      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.390 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.245      ; 0.523      ;
; -0.304 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.245      ; 0.437      ;
; 0.144  ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.245      ; 0.489      ;
; 0.233  ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.245      ; 0.400      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.304 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.170      ; 0.633      ;
; -0.226 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.170      ; 0.555      ;
; 0.266  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.170      ; 0.563      ;
; 0.292  ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.170      ; 0.537      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.267 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.229      ; 0.520      ;
; -0.185 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.229      ; 0.438      ;
; 0.269  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.229      ; 0.484      ;
; 0.348  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.229      ; 0.405      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.255 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.242      ; 0.521      ;
; -0.173 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.242      ; 0.439      ;
; 0.277  ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.242      ; 0.489      ;
; 0.360  ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.242      ; 0.406      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -0.238 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.236      ; 0.502      ;
; -0.168 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.236      ; 0.432      ;
; 0.295  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.236      ; 0.469      ;
; 0.367  ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.236      ; 0.397      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.144 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.500        ; 0.293      ; 0.379      ;
; -0.100 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; -0.013     ; 0.529      ;
; 0.373  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 1.000        ; 0.293      ; 0.362      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.020 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.306      ; 0.326      ;
; 0.441 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.013      ; 0.454      ;
; 0.543 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR11|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.306      ; 0.349      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.100 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.303      ; 0.403      ;
; 0.174 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.303      ; 0.477      ;
; 0.623 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.303      ; 0.426      ;
; 0.729 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.303      ; 0.532      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.130 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.254      ; 0.384      ;
; 0.201 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.254      ; 0.455      ;
; 0.665 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.254      ; 0.419      ;
; 0.715 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.254      ; 0.469      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.137 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.245      ; 0.382      ;
; 0.194 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.245      ; 0.439      ;
; 0.671 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.245      ; 0.416      ;
; 0.707 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.245      ; 0.452      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.138 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.251      ; 0.389      ;
; 0.207 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.251      ; 0.458      ;
; 0.671 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.251      ; 0.422      ;
; 0.719 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.251      ; 0.470      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.151 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.238      ; 0.389      ;
; 0.216 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.238      ; 0.454      ;
; 0.683 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.238      ; 0.421      ;
; 0.731 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.238      ; 0.469      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.178 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.332      ; 0.510      ;
; 0.330 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.332      ; 0.662      ;
; 0.731 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.332      ; 0.563      ;
; 0.854 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.332      ; 0.686      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.203 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.180      ; 0.383      ;
; 0.266 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.180      ; 0.446      ;
; 0.727 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.180      ; 0.407      ;
; 0.808 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.180      ; 0.488      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.294 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.178      ; 0.472      ;
; 0.363 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.178      ; 0.541      ;
; 0.818 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.178      ; 0.496      ;
; 0.924 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.178      ; 0.602      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.297 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.177      ; 0.474      ;
; 0.359 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 0.000        ; 0.177      ; 0.536      ;
; 0.821 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.177      ; 0.498      ;
; 0.923 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.500       ; 0.177      ; 0.600      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.447 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; 0.000        ; 1.226      ; 1.693      ;
; 0.770 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk         ; -0.500       ; 1.226      ; 1.516      ;
; 1.272 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; 0.000        ; 1.226      ; 2.498      ;
; 1.353 ; clk                                                                  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; clk                                                                  ; clk         ; -0.500       ; 1.226      ; 2.079      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -2.764  ; 0.020 ; N/A      ; N/A     ; -3.000              ;
;  JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.969  ; 0.020 ; N/A      ; N/A     ; 0.472               ;
;  JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.812  ; 0.137 ; N/A      ; N/A     ; 0.464               ;
;  JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.161  ; 0.203 ; N/A      ; N/A     ; 0.458               ;
;  JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.238  ; 0.178 ; N/A      ; N/A     ; 0.464               ;
;  JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.485  ; 0.100 ; N/A      ; N/A     ; 0.471               ;
;  JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.067  ; 0.130 ; N/A      ; N/A     ; 0.467               ;
;  JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.310  ; 0.294 ; N/A      ; N/A     ; 0.460               ;
;  JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.843  ; 0.138 ; N/A      ; N/A     ; 0.470               ;
;  JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.931  ; 0.297 ; N/A      ; N/A     ; 0.461               ;
;  JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.857  ; 0.151 ; N/A      ; N/A     ; 0.466               ;
;  clk                                                                   ; -2.764  ; 0.447 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                        ; -13.437 ; 0.0   ; 0.0      ; 0.0     ; -3.0                ;
;  JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; -0.969  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.812  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.161  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.238  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.485  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.067  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -1.310  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.843  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.931  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; -0.857  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                                   ; -2.764  ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Q             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Q1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Q1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Q1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                   ; clk                                                                   ; 0        ; 0        ; 1        ; 1        ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; clk                                                                   ; 0        ; 0        ; 1        ; 1        ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 2        ; 1        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                   ; clk                                                                   ; 0        ; 0        ; 1        ; 1        ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; clk                                                                   ; 0        ; 0        ; 1        ; 1        ;
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; 1        ; 1        ; 0        ; 0        ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; 2        ; 1        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------+-------------+
; Target                                                                ; Clock                                                                 ; Type ; Status      ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------+-------------+
; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1  ; Base ; Constrained ;
; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 ; Base ; Constrained ;
; clk                                                                   ; clk                                                                   ; Base ; Constrained ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Q           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Q           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 26 11:11:05 2022
Info: Command: quartus_sta Freq_div_4096 -c Freq_div_4096
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Freq_div_4096.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR1|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR1|JK_flipflop|D0|nand2|F~1|dataa"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR2|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR2|JK_flipflop|D0|nand2|F~1|datab"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR3|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR3|JK_flipflop|D0|nand2|F~1|dataa"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR4|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR4|JK_flipflop|D0|nand2|F~1|datab"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR5|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR5|JK_flipflop|D0|nand2|F~1|datab"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR6|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR6|JK_flipflop|D0|nand2|F~1|dataa"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR7|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR7|JK_flipflop|D0|nand2|F~1|dataa"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR8|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR8|JK_flipflop|D0|nand2|F~1|dataa"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR9|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR9|JK_flipflop|D0|nand2|F~1|dataa"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR11|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR11|JK_flipflop|D0|nand2|F~1|datab"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR10|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR10|JK_flipflop|D0|nand2|F~1|dataa"
Warning (332125): Found combinational loop of 6 nodes File: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd Line: 7
    Warning (332126): Node "CNTR12|JK_flipflop|D0|nand2|F~1|combout"
    Warning (332126): Node "CNTR12|JK_flipflop|D0|nand2|F~1|datac"
    Warning (332126): Node "CNTR12|JK_flipflop|D1|nand2|F~1|datac"
    Warning (332126): Node "CNTR12|JK_flipflop|D1|nand2|F~1|combout"
    Warning (332126): Node "CNTR12|JK_flipflop|D1|nand2|F~1|datad"
    Warning (332126): Node "CNTR12|JK_flipflop|D0|nand2|F~1|datad"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.764              -2.764 clk 
    Info (332119):    -1.485              -1.485 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -1.310              -1.310 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -1.238              -1.238 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -1.161              -1.161 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -1.067              -1.067 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.969              -0.969 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.931              -0.931 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.857              -0.857 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.843              -0.843 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.812              -0.812 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
Info (332146): Worst-case hold slack is 0.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.034               0.000 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.186               0.000 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.242               0.000 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.257               0.000 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.261               0.000 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.277               0.000 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.342               0.000 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.389               0.000 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.555               0.000 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.556               0.000 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     1.173               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 clk 
    Info (332119):     0.458               0.000 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.460               0.000 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.461               0.000 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.469               0.000 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.471               0.000 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.473               0.000 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.473               0.000 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.475               0.000 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.478               0.000 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.479               0.000 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.433              -2.433 clk 
    Info (332119):    -1.308              -1.308 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -1.136              -1.136 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -1.032              -1.032 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.994              -0.994 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.890              -0.890 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.785              -0.785 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.759              -0.759 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.701              -0.701 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.699              -0.699 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.665              -0.665 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
Info (332146): Worst-case hold slack is 0.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.025               0.000 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.168               0.000 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.206               0.000 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.219               0.000 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.232               0.000 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.236               0.000 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.310               0.000 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.351               0.000 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.501               0.000 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.501               0.000 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.985               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 clk 
    Info (332119):     0.463               0.000 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.465               0.000 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.465               0.000 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.486               0.000 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.486               0.000 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.490               0.000 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.491               0.000 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.493               0.000 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.494               0.000 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.495               0.000 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.121              -1.121 clk 
    Info (332119):    -0.647              -0.647 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.526              -0.526 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.502              -0.502 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.434              -0.434 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.390              -0.390 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.304              -0.304 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.267              -0.267 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.255              -0.255 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.238              -0.238 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):    -0.144              -0.144 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.100               0.000 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.130               0.000 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.137               0.000 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.138               0.000 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.151               0.000 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.178               0.000 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.203               0.000 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.294               0.000 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.297               0.000 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.447               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 clk 
    Info (332119):     0.464               0.000 JK_flipflop:CNTR1|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.464               0.000 JK_flipflop:CNTR3|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.466               0.000 JK_flipflop:CNTR9|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.467               0.000 JK_flipflop:CNTR5|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.470               0.000 JK_flipflop:CNTR7|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.471               0.000 JK_flipflop:CNTR4|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.472               0.000 JK_flipflop:CNTR10|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.473               0.000 JK_flipflop:CNTR2|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.474               0.000 JK_flipflop:CNTR6|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
    Info (332119):     0.474               0.000 JK_flipflop:CNTR8|D_flipflop:JK_flipflop|D_latch:D1|nand_3:nand3|F~1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Tue Jul 26 11:11:07 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


