;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DAT #0, <91
	CMP @127, 100
	DJN 0, <91
	CMP 1, <-1
	SUB 1, <-1
	SLT #0, -9
	JMP 0, @-23
	JMP 0, @-23
	SLT 121, 0
	SLT 121, 0
	JMN <120, 6
	SLT 121, 0
	CMP @0, @2
	CMP @0, @2
	DJN -1, @-20
	SPL 0, <91
	JMN <120, 6
	SLT #130, 9
	SLT 270, 60
	CMP 1, <-1
	ADD 270, 60
	SUB #30, 4
	SUB 30, 100
	SUB 3, 910
	SUB @127, 100
	CMP -7, <-20
	SUB #0, -4
	SLT #30, 4
	SUB @127, 100
	SUB @127, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB 1, <-1
	MOV -1, <-20
	SUB @127, 100
	CMP 1, <-1
	SPL 0, <402
	SUB @127, 100
	SLT 105, 1
	SLT 105, 1
	SUB #72, @200
	SPL 105, 1
	ADD 211, 60
	SPL 0, <402
	SPL 0, <402
