

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_6'
================================================================
* Date:           Wed Apr 12 23:58:47 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Area
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      777|      777| 7.770 us | 7.770 us |  777|  777|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      776|      776|       194|          -|          -|     4|    no    |
        | + Loop 1.1  |      192|      192|         3|          -|          -|    64|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %pqcrystals_dilithium2_ref_polyw1_pack.exit" [dilithium2/polyvec.c:418]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %pqcrystals_dilithium2_ref_polyw1_pack.exit.loopexit ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.00ns)   --->   "%icmp_ln418 = icmp eq i3 %i_0, -4" [dilithium2/polyvec.c:418]   --->   Operation 8 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [dilithium2/polyvec.c:418]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln418, label %4, label %1" [dilithium2/polyvec.c:418]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln419 = trunc i3 %i_0 to i2" [dilithium2/polyvec.c:419]   --->   Operation 12 'trunc' 'trunc_ln419' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %trunc_ln419, i8 0)" [dilithium2/polyvec.c:419]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i10 %shl_ln to i11" [dilithium2/polyvec.c:419]   --->   Operation 14 'zext' 'zext_ln419' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln419_1 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln419, i6 0)" [dilithium2/polyvec.c:419]   --->   Operation 15 'bitconcatenate' 'shl_ln419_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln419_1 = zext i8 %shl_ln419_1 to i11" [dilithium2/polyvec.c:419]   --->   Operation 16 'zext' 'zext_ln419_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.74ns)   --->   "%sub_ln419 = sub i11 %zext_ln419, %zext_ln419_1" [dilithium2/polyvec.c:419]   --->   Operation 17 'sub' 'sub_ln419' <Predicate = (!icmp_ln418)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln910 = sext i11 %sub_ln419 to i12" [dilithium2/poly.c:910->dilithium2/polyvec.c:419]   --->   Operation 18 'sext' 'sext_ln910' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.35ns)   --->   "br label %2" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 19 'br' <Predicate = (!icmp_ln418)> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [dilithium2/polyvec.c:420]   --->   Operation 20 'ret' <Predicate = (icmp_ln418)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ 0, %1 ], [ %i_4, %3 ]"   --->   Operation 21 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln915 = zext i7 %i_0_i to i9" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 22 'zext' 'zext_ln915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.23ns)   --->   "%icmp_ln915 = icmp eq i7 %i_0_i, -64" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 23 'icmp' 'icmp_ln915' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 24 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.66ns)   --->   "%i_4 = add i7 %i_0_i, 1" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 25 'add' 'i_4' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln915, label %pqcrystals_dilithium2_ref_polyw1_pack.exit.loopexit, label %3" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln916 = trunc i7 %i_0_i to i6" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 27 'trunc' 'trunc_ln916' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln916, i2 0)" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 28 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %i_0, i6 %trunc_ln916, i2 0)" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 29 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln916_1 = zext i11 %tmp_5 to i64" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 30 'zext' 'zext_ln916_1' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln916_1" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 31 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 32 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln915)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln917 = or i8 %shl_ln2, 1" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 33 'or' 'or_ln917' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln917)" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 34 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln917 = zext i11 %tmp_6 to i64" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 35 'zext' 'zext_ln917' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln917" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 36 'getelementptr' 'w1_vec_coeffs_addr_1' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i32* %w1_vec_coeffs_addr_1, align 4" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 37 'load' 'w1_vec_coeffs_load_1' <Predicate = (!icmp_ln915)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %pqcrystals_dilithium2_ref_polyw1_pack.exit"   --->   Operation 38 'br' <Predicate = (icmp_ln915)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.34>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i8 %shl_ln2 to i9" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 39 'zext' 'zext_ln916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 40 'load' 'w1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln916_1 = trunc i32 %w1_vec_coeffs_load to i8" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 41 'trunc' 'trunc_ln916_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.71ns)   --->   "%sub_ln916 = sub i9 %zext_ln916, %zext_ln915" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 42 'sub' 'sub_ln916' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln916 = sext i9 %sub_ln916 to i12" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 43 'sext' 'sext_ln916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "%add_ln916 = add i12 %sext_ln910, %sext_ln916" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 44 'add' 'add_ln916' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln916_1 = sext i12 %add_ln916 to i14" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 45 'sext' 'sext_ln916_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln916_2 = zext i14 %sext_ln916_1 to i64" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 46 'zext' 'zext_ln916_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln916_2" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 47 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i32* %w1_vec_coeffs_addr_1, align 4" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 48 'load' 'w1_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln917 = trunc i32 %w1_vec_coeffs_load_1 to i2" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 49 'trunc' 'trunc_ln917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln3 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln917, i6 0)" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 50 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.80ns)   --->   "%or_ln917_1 = or i8 %shl_ln3, %trunc_ln916_1" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 51 'or' 'or_ln917_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (2.77ns)   --->   "store i8 %or_ln917_1, i8* %r_addr, align 1" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w1_vec_coeffs_load_1, i32 2, i32 9)" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 53 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln919 = or i8 %shl_ln2, 2" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 54 'or' 'or_ln919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln919)" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 55 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln919 = zext i11 %tmp_8 to i64" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 56 'zext' 'zext_ln919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln919" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 57 'getelementptr' 'w1_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_2 = load i32* %w1_vec_coeffs_addr_2, align 4" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 58 'load' 'w1_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln921 = or i8 %shl_ln2, 3" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 59 'or' 'or_ln921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln921)" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln921 = zext i11 %tmp_s to i64" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 61 'zext' 'zext_ln921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln921" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 62 'getelementptr' 'w1_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_3 = load i32* %w1_vec_coeffs_addr_3, align 4" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 63 'load' 'w1_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 5 <SV = 4> <Delay = 6.34>
ST_5 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln918 = add i9 1, %sub_ln916" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 64 'add' 'add_ln918' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln918 = sext i9 %add_ln918 to i12" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 65 'sext' 'sext_ln918' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "%add_ln918_1 = add i12 %sext_ln910, %sext_ln918" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 66 'add' 'add_ln918_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln918_1 = sext i12 %add_ln918_1 to i14" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 67 'sext' 'sext_ln918_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln918 = zext i14 %sext_ln918_1 to i64" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 68 'zext' 'zext_ln918' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln918" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 69 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_2 = load i32* %w1_vec_coeffs_addr_2, align 4" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 70 'load' 'w1_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln919 = trunc i32 %w1_vec_coeffs_load_2 to i4" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 71 'trunc' 'trunc_ln919' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln4 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln919, i4 0)" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 72 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.80ns)   --->   "%or_ln919_1 = or i8 %shl_ln4, %trunc_ln8" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 73 'or' 'or_ln919_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.77ns)   --->   "store i8 %or_ln919_1, i8* %r_addr_1, align 1" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w1_vec_coeffs_load_2, i32 4, i32 11)" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 75 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln920 = add i9 2, %sub_ln916" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 76 'add' 'add_ln920' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln920 = sext i9 %add_ln920 to i12" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 77 'sext' 'sext_ln920' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "%add_ln920_1 = add i12 %sext_ln910, %sext_ln920" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 78 'add' 'add_ln920_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln920_1 = sext i12 %add_ln920_1 to i14" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 79 'sext' 'sext_ln920_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln920 = zext i14 %sext_ln920_1 to i64" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 80 'zext' 'zext_ln920' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln920" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 81 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_3 = load i32* %w1_vec_coeffs_addr_3, align 4" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 82 'load' 'w1_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln921 = trunc i32 %w1_vec_coeffs_load_3 to i6" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 83 'trunc' 'trunc_ln921' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln5 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln921, i2 0)" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 84 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.80ns)   --->   "%or_ln921_1 = or i8 %shl_ln5, %trunc_ln9" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 85 'or' 'or_ln921_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (2.77ns)   --->   "store i8 %or_ln921_1, i8* %r_addr_2, align 1" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ w1_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln418             (br               ) [ 011111]
i_0                  (phi              ) [ 001111]
icmp_ln418           (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
i                    (add              ) [ 011111]
br_ln418             (br               ) [ 000000]
trunc_ln419          (trunc            ) [ 000000]
shl_ln               (bitconcatenate   ) [ 000000]
zext_ln419           (zext             ) [ 000000]
shl_ln419_1          (bitconcatenate   ) [ 000000]
zext_ln419_1         (zext             ) [ 000000]
sub_ln419            (sub              ) [ 000000]
sext_ln910           (sext             ) [ 000111]
br_ln915             (br               ) [ 001111]
ret_ln420            (ret              ) [ 000000]
i_0_i                (phi              ) [ 000100]
zext_ln915           (zext             ) [ 000010]
icmp_ln915           (icmp             ) [ 001111]
empty_29             (speclooptripcount) [ 000000]
i_4                  (add              ) [ 001111]
br_ln915             (br               ) [ 000000]
trunc_ln916          (trunc            ) [ 000000]
shl_ln2              (bitconcatenate   ) [ 000010]
tmp_5                (bitconcatenate   ) [ 000000]
zext_ln916_1         (zext             ) [ 000000]
w1_vec_coeffs_addr   (getelementptr    ) [ 000010]
or_ln917             (or               ) [ 000000]
tmp_6                (bitconcatenate   ) [ 000000]
zext_ln917           (zext             ) [ 000000]
w1_vec_coeffs_addr_1 (getelementptr    ) [ 000010]
br_ln0               (br               ) [ 011111]
zext_ln916           (zext             ) [ 000000]
w1_vec_coeffs_load   (load             ) [ 000000]
trunc_ln916_1        (trunc            ) [ 000000]
sub_ln916            (sub              ) [ 000001]
sext_ln916           (sext             ) [ 000000]
add_ln916            (add              ) [ 000000]
sext_ln916_1         (sext             ) [ 000000]
zext_ln916_2         (zext             ) [ 000000]
r_addr               (getelementptr    ) [ 000000]
w1_vec_coeffs_load_1 (load             ) [ 000000]
trunc_ln917          (trunc            ) [ 000000]
shl_ln3              (bitconcatenate   ) [ 000000]
or_ln917_1           (or               ) [ 000000]
store_ln917          (store            ) [ 000000]
trunc_ln8            (partselect       ) [ 000001]
or_ln919             (or               ) [ 000000]
tmp_8                (bitconcatenate   ) [ 000000]
zext_ln919           (zext             ) [ 000000]
w1_vec_coeffs_addr_2 (getelementptr    ) [ 000001]
or_ln921             (or               ) [ 000000]
tmp_s                (bitconcatenate   ) [ 000000]
zext_ln921           (zext             ) [ 000000]
w1_vec_coeffs_addr_3 (getelementptr    ) [ 000001]
add_ln918            (add              ) [ 000000]
sext_ln918           (sext             ) [ 000000]
add_ln918_1          (add              ) [ 000000]
sext_ln918_1         (sext             ) [ 000000]
zext_ln918           (zext             ) [ 000000]
r_addr_1             (getelementptr    ) [ 000000]
w1_vec_coeffs_load_2 (load             ) [ 000000]
trunc_ln919          (trunc            ) [ 000000]
shl_ln4              (bitconcatenate   ) [ 000000]
or_ln919_1           (or               ) [ 000000]
store_ln919          (store            ) [ 000000]
trunc_ln9            (partselect       ) [ 000000]
add_ln920            (add              ) [ 000000]
sext_ln920           (sext             ) [ 000000]
add_ln920_1          (add              ) [ 000000]
sext_ln920_1         (sext             ) [ 000000]
zext_ln920           (zext             ) [ 000000]
r_addr_2             (getelementptr    ) [ 000000]
w1_vec_coeffs_load_3 (load             ) [ 000000]
trunc_ln921          (trunc            ) [ 000000]
shl_ln5              (bitconcatenate   ) [ 000000]
or_ln921_1           (or               ) [ 000000]
store_ln921          (store            ) [ 000000]
br_ln915             (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w1_vec_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_vec_coeffs"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="w1_vec_coeffs_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
<pin id="87" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_vec_coeffs_load/3 w1_vec_coeffs_load_1/3 w1_vec_coeffs_load_2/4 w1_vec_coeffs_load_3/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="w1_vec_coeffs_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="11" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr_1/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="r_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="14" slack="0"/>
<pin id="93" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="13" slack="0"/>
<pin id="134" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="136" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln917/4 store_ln919/5 store_ln921/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="w1_vec_coeffs_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr_2/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="w1_vec_coeffs_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr_3/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="14" slack="0"/>
<pin id="122" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_1/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="14" slack="0"/>
<pin id="130" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_2/5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_0_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_0_i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln418_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln418/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln419_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln419/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="shl_ln_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln419_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln419_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln419_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln419_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln419_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln419/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln910_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln910/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln915_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln915/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln915_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln915/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_4_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln916_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln916/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="shl_ln2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_5_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="1"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln916_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln916_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln917_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln917/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_6_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="1"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln917_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln917/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln916_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln916/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln916_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln916_1/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sub_ln916_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="1"/>
<pin id="283" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln916/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln916_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln916/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln916_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="2"/>
<pin id="291" dir="0" index="1" bw="9" slack="0"/>
<pin id="292" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln916/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln916_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln916_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln916_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln916_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln917_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln917/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="shl_ln3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln917_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln917_1/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="5" slack="0"/>
<pin id="327" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln919_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln919/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="2"/>
<pin id="340" dir="0" index="2" bw="8" slack="0"/>
<pin id="341" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln919_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln919/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln921_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln921/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="2"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln921_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln921/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln918_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="9" slack="1"/>
<pin id="371" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln918/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln918_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln918/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln918_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="3"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln918_1/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln918_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln918_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln918_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln918/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln919_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln919/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_ln919_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="1"/>
<pin id="406" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln919_1/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln9_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="0" index="3" bw="5" slack="0"/>
<pin id="414" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln920_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="9" slack="1"/>
<pin id="422" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln920/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln920_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln920/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln920_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="3"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln920_1/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln920_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln920_1/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln920_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln920/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln921_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln921/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="6" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_ln921_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln921_1/5 "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="469" class="1005" name="sext_ln910_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="2"/>
<pin id="471" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln910 "/>
</bind>
</comp>

<comp id="476" class="1005" name="zext_ln915_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="1"/>
<pin id="478" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln915 "/>
</bind>
</comp>

<comp id="484" class="1005" name="i_4_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="489" class="1005" name="shl_ln2_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="w1_vec_coeffs_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="1"/>
<pin id="498" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="w1_vec_coeffs_addr_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="1"/>
<pin id="503" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="sub_ln916_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="1"/>
<pin id="508" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln916 "/>
</bind>
</comp>

<comp id="512" class="1005" name="trunc_ln8_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="517" class="1005" name="w1_vec_coeffs_addr_2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="1"/>
<pin id="519" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="w1_vec_coeffs_addr_3_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="1"/>
<pin id="524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="77" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="142" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="142" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="142" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="173" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="185" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="154" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="154" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="154" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="154" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="138" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="227" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="258"><net_src comp="231" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="138" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="254" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="279"><net_src comp="71" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="273" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="306"><net_src comp="71" pin="7"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="276" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="315" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="71" pin="7"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="138" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="332" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="138" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="394"><net_src comp="71" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="403" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="71" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="60" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="423"><net_src comp="62" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="445"><net_src comp="71" pin="7"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="409" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="454" pin="2"/><net_sink comp="96" pin=4"/></net>

<net id="467"><net_src comp="167" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="472"><net_src comp="207" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="479"><net_src comp="211" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="487"><net_src comp="221" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="492"><net_src comp="231" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="499"><net_src comp="64" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="504"><net_src comp="77" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="509"><net_src comp="280" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="515"><net_src comp="322" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="520"><net_src comp="102" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="525"><net_src comp="110" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {4 5 }
 - Input state : 
	Port: pqcrystals_dilithium.6 : w1_vec_coeffs | {3 4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln418 : 1
		i : 1
		br_ln418 : 2
		trunc_ln419 : 1
		shl_ln : 2
		zext_ln419 : 3
		shl_ln419_1 : 2
		zext_ln419_1 : 3
		sub_ln419 : 4
		sext_ln910 : 5
	State 3
		zext_ln915 : 1
		icmp_ln915 : 1
		i_4 : 1
		br_ln915 : 2
		trunc_ln916 : 1
		shl_ln2 : 2
		tmp_5 : 2
		zext_ln916_1 : 3
		w1_vec_coeffs_addr : 4
		w1_vec_coeffs_load : 5
		or_ln917 : 3
		tmp_6 : 3
		zext_ln917 : 4
		w1_vec_coeffs_addr_1 : 5
		w1_vec_coeffs_load_1 : 6
	State 4
		trunc_ln916_1 : 1
		sub_ln916 : 1
		sext_ln916 : 2
		add_ln916 : 3
		sext_ln916_1 : 4
		zext_ln916_2 : 5
		r_addr : 6
		trunc_ln917 : 1
		shl_ln3 : 2
		or_ln917_1 : 3
		store_ln917 : 7
		trunc_ln8 : 1
		zext_ln919 : 1
		w1_vec_coeffs_addr_2 : 2
		w1_vec_coeffs_load_2 : 3
		zext_ln921 : 1
		w1_vec_coeffs_addr_3 : 2
		w1_vec_coeffs_load_3 : 3
	State 5
		sext_ln918 : 1
		add_ln918_1 : 2
		sext_ln918_1 : 3
		zext_ln918 : 4
		r_addr_1 : 5
		trunc_ln919 : 1
		shl_ln4 : 2
		or_ln919_1 : 3
		store_ln919 : 6
		trunc_ln9 : 1
		sext_ln920 : 1
		add_ln920_1 : 2
		sext_ln920_1 : 3
		zext_ln920 : 4
		r_addr_2 : 5
		trunc_ln921 : 1
		shl_ln5 : 2
		or_ln921_1 : 3
		store_ln921 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_167       |    0    |    12   |
|          |      i_4_fu_221      |    0    |    15   |
|          |   add_ln916_fu_289   |    0    |    18   |
|    add   |   add_ln918_fu_368   |    0    |    16   |
|          |  add_ln918_1_fu_377  |    0    |    18   |
|          |   add_ln920_fu_419   |    0    |    16   |
|          |  add_ln920_1_fu_428  |    0    |    18   |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln419_fu_201   |    0    |    17   |
|          |   sub_ln916_fu_280   |    0    |    15   |
|----------|----------------------|---------|---------|
|          |    or_ln917_fu_254   |    0    |    0    |
|          |   or_ln917_1_fu_315  |    0    |    8    |
|    or    |    or_ln919_fu_332   |    0    |    0    |
|          |    or_ln921_fu_350   |    0    |    0    |
|          |   or_ln919_1_fu_403  |    0    |    8    |
|          |   or_ln921_1_fu_454  |    0    |    8    |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln418_fu_161  |    0    |    9    |
|          |   icmp_ln915_fu_215  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |  trunc_ln419_fu_173  |    0    |    0    |
|          |  trunc_ln916_fu_227  |    0    |    0    |
|   trunc  | trunc_ln916_1_fu_276 |    0    |    0    |
|          |  trunc_ln917_fu_303  |    0    |    0    |
|          |  trunc_ln919_fu_391  |    0    |    0    |
|          |  trunc_ln921_fu_442  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     shl_ln_fu_177    |    0    |    0    |
|          |  shl_ln419_1_fu_189  |    0    |    0    |
|          |    shl_ln2_fu_231    |    0    |    0    |
|          |     tmp_5_fu_239     |    0    |    0    |
|bitconcatenate|     tmp_6_fu_260     |    0    |    0    |
|          |    shl_ln3_fu_307    |    0    |    0    |
|          |     tmp_8_fu_337     |    0    |    0    |
|          |     tmp_s_fu_355     |    0    |    0    |
|          |    shl_ln4_fu_395    |    0    |    0    |
|          |    shl_ln5_fu_446    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln419_fu_185  |    0    |    0    |
|          |  zext_ln419_1_fu_197 |    0    |    0    |
|          |   zext_ln915_fu_211  |    0    |    0    |
|          |  zext_ln916_1_fu_249 |    0    |    0    |
|          |   zext_ln917_fu_268  |    0    |    0    |
|   zext   |   zext_ln916_fu_273  |    0    |    0    |
|          |  zext_ln916_2_fu_298 |    0    |    0    |
|          |   zext_ln919_fu_345  |    0    |    0    |
|          |   zext_ln921_fu_363  |    0    |    0    |
|          |   zext_ln918_fu_386  |    0    |    0    |
|          |   zext_ln920_fu_437  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln910_fu_207  |    0    |    0    |
|          |   sext_ln916_fu_285  |    0    |    0    |
|          |  sext_ln916_1_fu_294 |    0    |    0    |
|   sext   |   sext_ln918_fu_373  |    0    |    0    |
|          |  sext_ln918_1_fu_382 |    0    |    0    |
|          |   sext_ln920_fu_424  |    0    |    0    |
|          |  sext_ln920_1_fu_433 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|   trunc_ln8_fu_322   |    0    |    0    |
|          |   trunc_ln9_fu_409   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   189   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i_0_i_reg_150       |    7   |
|         i_0_reg_138        |    3   |
|         i_4_reg_484        |    7   |
|          i_reg_464         |    3   |
|     sext_ln910_reg_469     |   12   |
|       shl_ln2_reg_489      |    8   |
|      sub_ln916_reg_506     |    9   |
|      trunc_ln8_reg_512     |    8   |
|w1_vec_coeffs_addr_1_reg_501|   10   |
|w1_vec_coeffs_addr_2_reg_517|   10   |
|w1_vec_coeffs_addr_3_reg_522|   10   |
| w1_vec_coeffs_addr_reg_496 |   10   |
|     zext_ln915_reg_476     |    9   |
+----------------------------+--------+
|            Total           |   106  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_71 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_96 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_96 |  p1  |   2  |   8  |   16   ||    9    |
|    i_0_reg_138   |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  7.157  ||    69   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   69   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   106  |   258  |
+-----------+--------+--------+--------+
