Analysis & Synthesis report for BOXVGA
Thu Mar 13 11:33:44 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |BOXVGA|XSINCVGABOX:I4|EDO
 10. State Machine - |BOXVGA|YSINCVGA:I3|EDO
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div2
 19. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult4
 21. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult5
 22. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult2
 23. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult3
 24. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult1
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "CONTMOD525:I2|SUMAUNO10B:I0|HA:I0"
 28. Port Connectivity Checks: "CONTMOD525:I2"
 29. Port Connectivity Checks: "CONTMOD800:I1|SUMAUNO10:I0|HA:I0"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 13 11:33:43 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; BOXVGA                                      ;
; Top-level Entity Name              ; BOXVGA                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,169                                       ;
;     Total combinational functions  ; 4,166                                       ;
;     Dedicated logic registers      ; 466                                         ;
; Total registers                    ; 466                                         ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; BOXVGA             ; BOXVGA             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../YSINCVGA/YSINCVGA.vhd         ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd              ;         ;
; ../DIVFREC/DIVFREC.vhd           ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd                ;         ;
; ../../CONTADOR4B/SUMAUNO10B.vhd  ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/SUMAUNO10B.vhd                       ;         ;
; ../../CONTADOR4B/CONTMOD800.vhd  ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD800.vhd                       ;         ;
; ../../CONTADOR4B/CONTMOD525.vhd  ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD525.vhd                       ;         ;
; ../../SUMAUNO4/SUMAUNO10.vhd     ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/SUMAUNO4/SUMAUNO10.vhd                          ;         ;
; ../../AritmeticaVHDL/HA/HA.vhd   ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/AritmeticaVHDL/HA/HA.vhd                        ;         ;
; BOXVGA.vhd                       ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd                 ;         ;
; XSINCVGABOX.vhd                  ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; db/lpm_divide_itl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/lpm_divide_itl.tdf      ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_ihe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/alt_u_div_ihe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_jtl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/lpm_divide_jtl.tdf      ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_llh.tdf ;         ;
; db/alt_u_div_khe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/alt_u_div_khe.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_fgs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/mult_fgs.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 4,169             ;
;                                             ;                   ;
; Total combinational functions               ; 4166              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 904               ;
;     -- 3 input functions                    ; 1408              ;
;     -- <=2 input functions                  ; 1854              ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 1553              ;
;     -- arithmetic mode                      ; 2613              ;
;                                             ;                   ;
; Total registers                             ; 466               ;
;     -- Dedicated logic registers            ; 466               ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 21                ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 12                ;
;                                             ;                   ;
; Maximum fan-out node                        ; YSINCVGA:I3|VSINC ;
; Maximum fan-out                             ; 437               ;
; Total fan-out                               ; 13120             ;
; Average fan-out                             ; 2.80              ;
+---------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |BOXVGA                                   ; 4166 (0)            ; 466 (0)                   ; 0           ; 0          ; 12           ; 0       ; 6         ; 21   ; 0            ; 0          ; |BOXVGA                                                                                                                ; BOXVGA              ; work         ;
;    |CONTMOD525:I2|                        ; 17 (5)              ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2                                                                                                  ; CONTMOD525          ; work         ;
;       |SUMAUNO10B:I0|                     ; 12 (2)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0                                                                                    ; SUMAUNO10B          ; work         ;
;          |HA:I1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0|HA:I1                                                                              ; HA                  ; work         ;
;          |HA:I2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0|HA:I2                                                                              ; HA                  ; work         ;
;          |HA:I3|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0|HA:I3                                                                              ; HA                  ; work         ;
;          |HA:I4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0|HA:I4                                                                              ; HA                  ; work         ;
;          |HA:I5|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0|HA:I5                                                                              ; HA                  ; work         ;
;          |HA:I6|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0|HA:I6                                                                              ; HA                  ; work         ;
;          |HA:I7|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0|HA:I7                                                                              ; HA                  ; work         ;
;          |HA:I8|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD525:I2|SUMAUNO10B:I0|HA:I8                                                                              ; HA                  ; work         ;
;    |CONTMOD800:I1|                        ; 21 (5)              ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1                                                                                                  ; CONTMOD800          ; work         ;
;       |SUMAUNO10:I0|                      ; 16 (5)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0                                                                                     ; SUMAUNO10           ; work         ;
;          |HA:I1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0|HA:I1                                                                               ; HA                  ; work         ;
;          |HA:I2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0|HA:I2                                                                               ; HA                  ; work         ;
;          |HA:I3|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0|HA:I3                                                                               ; HA                  ; work         ;
;          |HA:I4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0|HA:I4                                                                               ; HA                  ; work         ;
;          |HA:I5|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0|HA:I5                                                                               ; HA                  ; work         ;
;          |HA:I6|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0|HA:I6                                                                               ; HA                  ; work         ;
;          |HA:I7|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0|HA:I7                                                                               ; HA                  ; work         ;
;          |HA:I8|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|CONTMOD800:I1|SUMAUNO10:I0|HA:I8                                                                               ; HA                  ; work         ;
;    |DIVFREC:I0|                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|DIVFREC:I0                                                                                                     ; DIVFREC             ; work         ;
;    |XSINCVGABOX:I4|                       ; 4110 (3784)         ; 440 (440)                 ; 0           ; 0          ; 12           ; 0       ; 6         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4                                                                                                 ; XSINCVGABOX         ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div0|lpm_divide_itl:auto_generated                                                   ; lpm_divide_itl      ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |lpm_divide:Div1|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div1|lpm_divide_itl:auto_generated                                                   ; lpm_divide_itl      ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |lpm_divide:Div2|                   ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jtl:auto_generated|  ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div2|lpm_divide_jtl:auto_generated                                                   ; lpm_divide_jtl      ; work         ;
;             |sign_div_unsign_llh:divider| ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div2|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_khe:divider|    ; 81 (81)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div2|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe       ; work         ;
;       |lpm_divide:Div3|                   ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jtl:auto_generated|  ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div3|lpm_divide_jtl:auto_generated                                                   ; lpm_divide_jtl      ; work         ;
;             |sign_div_unsign_llh:divider| ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div3|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_khe:divider|    ; 81 (81)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div3|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe       ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult0                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult0|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult1|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult1                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult1|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult2|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult2                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult2|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult3|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult3                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult3|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult4|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult4                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult4|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult5|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult5                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult5|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;    |YSINCVGA:I3|                          ; 17 (17)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|YSINCVGA:I3                                                                                                    ; YSINCVGA            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |BOXVGA|XSINCVGABOX:I4|EDO               ;
+----------+--------+---------+--------+--------+----------+
; Name     ; EDO.FP ; EDO.VIS ; EDO.BP ; EDO.PS ; EDO.IDLE ;
+----------+--------+---------+--------+--------+----------+
; EDO.IDLE ; 0      ; 0       ; 0      ; 0      ; 0        ;
; EDO.PS   ; 0      ; 0       ; 0      ; 1      ; 1        ;
; EDO.BP   ; 0      ; 0       ; 1      ; 0      ; 1        ;
; EDO.VIS  ; 0      ; 1       ; 0      ; 0      ; 1        ;
; EDO.FP   ; 1      ; 0       ; 0      ; 0      ; 1        ;
+----------+--------+---------+--------+--------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |BOXVGA|YSINCVGA:I3|EDO                  ;
+----------+--------+---------+--------+--------+----------+
; Name     ; EDO.FP ; EDO.VIS ; EDO.BP ; EDO.PS ; EDO.IDLE ;
+----------+--------+---------+--------+--------+----------+
; EDO.IDLE ; 0      ; 0       ; 0      ; 0      ; 0        ;
; EDO.PS   ; 0      ; 0       ; 0      ; 1      ; 1        ;
; EDO.BP   ; 0      ; 0       ; 1      ; 0      ; 1        ;
; EDO.VIS  ; 0      ; 1       ; 0      ; 0      ; 1        ;
; EDO.FP   ; 1      ; 0       ; 0      ; 0      ; 1        ;
+----------+--------+---------+--------+--------+----------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; YSINCVGA:I3|VSINC                                   ; YSINCVGA:I3|EDO.IDLE      ; yes                    ;
; XSINCVGABOX:I4|R_FONDO[0]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|R_FONDO[1]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|R_FONDO[2]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|R_FONDO[3]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|G_FONDO[0]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|G_FONDO[1]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|G_FONDO[2]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|G_FONDO[3]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|B_FONDO[0]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|B_FONDO[1]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|B_FONDO[2]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|B_FONDO[3]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; XSINCVGABOX:I4|GROUND_LEVEL[4,9..31]   ; Stuck at GND due to stuck port data_in     ;
; XSINCVGABOX:I4|GROUND_LEVEL[0]         ; Stuck at VCC due to stuck port data_in     ;
; XSINCVGABOX:I4|LADO[0,5..31]           ; Stuck at GND due to stuck port data_in     ;
; XSINCVGABOX:I4|LADO[4]                 ; Merged with XSINCVGABOX:I4|LADO[2]         ;
; XSINCVGABOX:I4|LADO[3]                 ; Merged with XSINCVGABOX:I4|LADO[1]         ;
; XSINCVGABOX:I4|GROUND_LEVEL[6,7]       ; Merged with XSINCVGABOX:I4|GROUND_LEVEL[1] ;
; XSINCVGABOX:I4|GROUND_LEVEL[5]         ; Merged with XSINCVGABOX:I4|GROUND_LEVEL[3] ;
; XSINCVGABOX:I4|LADO[2]                 ; Merged with XSINCVGABOX:I4|LADO[1]         ;
; XSINCVGABOX:I4|VELENEMY[1]             ; Merged with XSINCVGABOX:I4|VIDAS[0]        ;
; Total Number of Removed Registers = 60 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 466   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 302   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 349   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; XSINCVGABOX:I4|VIDASONIC[0]             ; 4       ;
; XSINCVGABOX:I4|POSY[7]                  ; 29      ;
; XSINCVGABOX:I4|POSY[6]                  ; 29      ;
; XSINCVGABOX:I4|POSY[5]                  ; 30      ;
; XSINCVGABOX:I4|POSY[4]                  ; 30      ;
; XSINCVGABOX:I4|POSY[3]                  ; 29      ;
; XSINCVGABOX:I4|POSY[1]                  ; 30      ;
; XSINCVGABOX:I4|X_CENTRO[9]              ; 24      ;
; XSINCVGABOX:I4|X_CENTRO[8]              ; 25      ;
; XSINCVGABOX:I4|X_CENTRO[5]              ; 24      ;
; XSINCVGABOX:I4|X_CENTRO[4]              ; 24      ;
; XSINCVGABOX:I4|X_CENTRO[3]              ; 24      ;
; XSINCVGABOX:I4|VIDAS[2]                 ; 2       ;
; XSINCVGABOX:I4|VIS_A3                   ; 6       ;
; XSINCVGABOX:I4|VIS_A2                   ; 6       ;
; XSINCVGABOX:I4|VIS_A1                   ; 6       ;
; XSINCVGABOX:I4|X_CBALA[8]               ; 5       ;
; XSINCVGABOX:I4|X_CBALA[7]               ; 5       ;
; XSINCVGABOX:I4|X_CBALA[5]               ; 5       ;
; XSINCVGABOX:I4|X_CBALA[4]               ; 5       ;
; XSINCVGABOX:I4|X_CBALA[3]               ; 5       ;
; XSINCVGABOX:I4|POSYBALA[6]              ; 7       ;
; XSINCVGABOX:I4|POSYBALA[5]              ; 7       ;
; XSINCVGABOX:I4|POSYBALA[4]              ; 7       ;
; XSINCVGABOX:I4|POSYBALA[3]              ; 7       ;
; XSINCVGABOX:I4|X_CENTRO[31]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[30]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[29]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[28]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[27]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[26]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[25]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[24]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[23]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[22]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[21]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[20]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[19]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[18]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[17]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[16]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[15]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[14]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[13]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[12]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[11]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[10]             ; 3       ;
; XSINCVGABOX:I4|GROUND_LEVEL[8]          ; 26      ;
; XSINCVGABOX:I4|GROUND_LEVEL[2]          ; 4       ;
; XSINCVGABOX:I4|DIREC                    ; 34      ;
; XSINCVGABOX:I4|INTERVALO[4]             ; 2       ;
; XSINCVGABOX:I4|INTERVALO[3]             ; 2       ;
; Total number of inverted registers = 52 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|POSYBALA[26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|COLECT[1]     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|VIDASONIC[24] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |BOXVGA|XSINCVGABOX:I4|X_CENTRO[1]   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|VELY[29]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BOXVGA|XSINCVGABOX:I4|POSYBALA[5]   ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|X_CENTRO[9]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_ENEMY       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |BOXVGA|XSINCVGABOX:I4|B_MIX         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_ARO3[3]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_ARO2[3]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_ARO1[3]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_FONDO[3]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_ENEMY[1]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_FONDO[0]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_FONDO[1]    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |BOXVGA|XSINCVGABOX:I4|G_MIX         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|B_ENEMY[1]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|B_MIX         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|B_ENEMY[0]    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_ENEMY[0]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_jtl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_jtl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult4  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult5  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult2  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult3  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult0  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult1  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 6                             ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "CONTMOD525:I2|SUMAUNO10B:I0|HA:I0" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTMOD525:I2"                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; co   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "CONTMOD800:I1|SUMAUNO10:I0|HA:I0" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 466                         ;
;     CLR               ; 84                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 131                         ;
;     ENA CLR           ; 184                         ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA SCLR          ; 32                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 4167                        ;
;     arith             ; 2613                        ;
;         2 data inputs ; 1352                        ;
;         3 data inputs ; 1261                        ;
;     normal            ; 1554                        ;
;         0 data inputs ; 35                          ;
;         1 data inputs ; 115                         ;
;         2 data inputs ; 353                         ;
;         3 data inputs ; 147                         ;
;         4 data inputs ; 904                         ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 21.70                       ;
; Average LUT depth     ; 11.38                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 13 11:33:30 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CRUZVGA -c BOXVGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/proyecto_vga/ysincvga/ysincvga.vhd
    Info (12022): Found design unit 1: YSINCVGA-RTL File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 18
    Info (12023): Found entity 1: YSINCVGA File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/proyecto_vga/divfrec/divfrec.vhd
    Info (12022): Found design unit 1: DIVFREC-RTL File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd Line: 13
    Info (12023): Found entity 1: DIVFREC File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/sumauno10b.vhd
    Info (12022): Found design unit 1: SUMAUNO10B-RTL File: C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/SUMAUNO10B.vhd Line: 14
    Info (12023): Found entity 1: SUMAUNO10B File: C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/SUMAUNO10B.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/contmod800.vhd
    Info (12022): Found design unit 1: CONTMOD800-RTL File: C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD800.vhd Line: 13
    Info (12023): Found entity 1: CONTMOD800 File: C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD800.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/contmod525.vhd
    Info (12022): Found design unit 1: CONTMOD525-RTL File: C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD525.vhd Line: 13
    Info (12023): Found entity 1: CONTMOD525 File: C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD525.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/sumauno4/sumauno10.vhd
    Info (12022): Found design unit 1: SUMAUNO10-RTL File: C:/intelFPGA_lite/18.1/Tec21/SUMAUNO4/SUMAUNO10.vhd Line: 14
    Info (12023): Found entity 1: SUMAUNO10 File: C:/intelFPGA_lite/18.1/Tec21/SUMAUNO4/SUMAUNO10.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/aritmeticavhdl/ha/ha.vhd
    Info (12022): Found design unit 1: HA-RTL File: C:/intelFPGA_lite/18.1/Tec21/AritmeticaVHDL/HA/HA.vhd Line: 13
    Info (12023): Found entity 1: HA File: C:/intelFPGA_lite/18.1/Tec21/AritmeticaVHDL/HA/HA.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file boxvga.vhd
    Info (12022): Found design unit 1: BOXVGA-RTL File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 14
    Info (12023): Found entity 1: BOXVGA File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file xsincvgabox.vhd
    Info (12022): Found design unit 1: XSINCVGABOX-RTL File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 20
    Info (12023): Found entity 1: XSINCVGABOX File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 12
Info (12127): Elaborating entity "BOXVGA" for the top level hierarchy
Info (12128): Elaborating entity "DIVFREC" for hierarchy "DIVFREC:I0" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 54
Info (12128): Elaborating entity "CONTMOD800" for hierarchy "CONTMOD800:I1" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 55
Warning (10492): VHDL Process Statement warning at CONTMOD800.vhd(36): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: ../CONTADOR4B/CONTMOD800.vhd Line: 36
Info (12128): Elaborating entity "SUMAUNO10" for hierarchy "CONTMOD800:I1|SUMAUNO10:I0" File: ../CONTADOR4B/CONTMOD800.vhd Line: 46
Info (12128): Elaborating entity "HA" for hierarchy "CONTMOD800:I1|SUMAUNO10:I0|HA:I0" File: ../SUMAUNO4/SUMAUNO10.vhd Line: 27
Info (12128): Elaborating entity "CONTMOD525" for hierarchy "CONTMOD525:I2" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 56
Warning (10492): VHDL Process Statement warning at CONTMOD525.vhd(35): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: ../CONTADOR4B/CONTMOD525.vhd Line: 35
Info (12128): Elaborating entity "SUMAUNO10B" for hierarchy "CONTMOD525:I2|SUMAUNO10B:I0" File: ../CONTADOR4B/CONTMOD525.vhd Line: 45
Info (12128): Elaborating entity "YSINCVGA" for hierarchy "YSINCVGA:I3" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 57
Warning (10631): VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable "YSTATE", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Warning (10631): VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable "VSINC", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Info (10041): Inferred latch for "VSINC" at YSINCVGA.vhd(66) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Info (10041): Inferred latch for "YSTATE[0]" at YSINCVGA.vhd(66) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Info (10041): Inferred latch for "YSTATE[1]" at YSINCVGA.vhd(66) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Info (12128): Elaborating entity "XSINCVGABOX" for hierarchy "XSINCVGABOX:I4" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(44): used explicit default value for signal "VELOCIDAD" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 44
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(51): used explicit default value for signal "X_VIDA1" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(52): used explicit default value for signal "Y_VIDA" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(53): used explicit default value for signal "X_VIDA2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(55): used explicit default value for signal "X_CENTRO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(56): used explicit default value for signal "POSY2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(57): used explicit default value for signal "ALTURA2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(58): used explicit default value for signal "LADO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(61): used explicit default value for signal "X_CENTROP2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 61
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(62): used explicit default value for signal "POSYP2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(63): used explicit default value for signal "ALTURAP2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(64): used explicit default value for signal "LADOP2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(68): used explicit default value for signal "POSYE" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(69): used explicit default value for signal "ALTURAE" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(70): used explicit default value for signal "LADOE" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(79): used explicit default value for signal "GRAVBALA" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 79
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(83): used explicit default value for signal "X_ARO1" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 83
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(84): used explicit default value for signal "Y_ARO1" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 84
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(87): used explicit default value for signal "RADARO1" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 87
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(89): used explicit default value for signal "X_ARO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 89
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(90): used explicit default value for signal "Y_ARO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 90
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(92): used explicit default value for signal "RADARO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 92
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(95): used explicit default value for signal "X_ARO3" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 95
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(96): used explicit default value for signal "Y_ARO3" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 96
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(98): used explicit default value for signal "RADARO3" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 98
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(100): used explicit default value for signal "REXT" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 100
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(101): used explicit default value for signal "RINT" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 101
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(179): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 179
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(212): signal "linea_actual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 212
Warning (10631): VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable "R_FONDO", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Warning (10631): VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable "G_FONDO", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Warning (10631): VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable "B_FONDO", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(274): signal "VSINC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 274
Warning (10631): VHDL Process Statement warning at XSINCVGABOX.vhd(254): inferring latch(es) for signal or variable "VELENEMY", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 254
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(439): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 439
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(439): signal "JUMPING" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 439
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(439): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 439
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(441): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 441
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(442): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 442
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(443): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 443
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(444): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 444
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(446): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 446
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(447): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 447
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(448): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 448
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(449): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 449
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(451): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 451
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(452): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 452
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(453): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 453
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(454): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 454
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(456): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 456
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(457): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 457
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(458): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 458
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(459): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 459
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(461): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 461
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(462): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 462
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(463): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 463
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(464): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 464
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(466): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 466
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(467): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 467
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(468): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 468
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(469): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 469
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(471): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 471
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(472): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 472
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(473): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 473
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(474): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 474
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(477): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 477
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(481): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 481
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(492): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 492
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(492): signal "JUMPING" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 492
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(492): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 492
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(497): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 497
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(498): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 498
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(499): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 499
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(500): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 500
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(502): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 502
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(503): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 503
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(504): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 504
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(505): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 505
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(507): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 507
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(508): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 508
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(509): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 509
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(510): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 510
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(512): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 512
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(513): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 513
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(514): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 514
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(515): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 515
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(517): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 517
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(518): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 518
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(519): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 519
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(520): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 520
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(523): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 523
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(524): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 524
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(525): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 525
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(526): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 526
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 528
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(529): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 529
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(530): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 530
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(531): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 531
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(533): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 533
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(534): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 534
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(535): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 535
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(536): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 536
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(539): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 539
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(540): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 540
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(541): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 541
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(542): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 542
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(544): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 544
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(545): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 545
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(546): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 546
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(547): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 547
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(549): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 549
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(550): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 550
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(551): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 551
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(552): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 552
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(558): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 558
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(559): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 559
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(560): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 560
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(561): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 561
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(564): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 564
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(565): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 565
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(566): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 566
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(567): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 567
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(569): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 569
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(570): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 570
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(571): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 571
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(572): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 572
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(574): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 574
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(575): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 575
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(576): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 576
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(577): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 577
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(581): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 581
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(582): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 582
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(583): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 583
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(584): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 584
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(586): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 586
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(587): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 587
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(588): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 588
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(589): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 589
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(591): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 591
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(592): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 592
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(593): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 593
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(594): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 594
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(596): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 596
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(597): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 597
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(598): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 598
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(599): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 599
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(602): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 602
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(603): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 603
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(604): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 604
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(605): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 605
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(607): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 607
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(608): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 608
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(609): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 609
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(610): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 610
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(612): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 612
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(613): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 613
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(614): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 614
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(615): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 615
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(630): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 630
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(631): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 631
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(632): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 632
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(633): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 633
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(635): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 635
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(639): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 639
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(652): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 652
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(653): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 653
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(654): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 654
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(655): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 655
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(657): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 657
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(661): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 661
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(675): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 675
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(676): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 676
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(677): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 677
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(678): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 678
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(685): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 685
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(686): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 686
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(687): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 687
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(688): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 688
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(696): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 696
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(697): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 697
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(698): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 698
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(699): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 699
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(706): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 706
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(707): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 707
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(708): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 708
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(709): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 709
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(717): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 717
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(718): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 718
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(719): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 719
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(720): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 720
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(727): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 727
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(728): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 728
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(729): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 729
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(730): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 730
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(737): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 737
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(738): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 738
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(739): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 739
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(740): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 740
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(750): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 750
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(751): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 751
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(752): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 752
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(753): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 753
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(755): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 755
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(759): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 759
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(770): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 770
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(771): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 771
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(772): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 772
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(773): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 773
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(775): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 775
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(786): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 786
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(787): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 787
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(788): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 788
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(789): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 789
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(792): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 792
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(796): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 796
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(811): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 811
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(812): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 812
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(813): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 813
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(814): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 814
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(816): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 816
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(827): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 827
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(828): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 828
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(829): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 829
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(830): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 830
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(832): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 832
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(843): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 843
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(844): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 844
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(845): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 845
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(846): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 846
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(848): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 848
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(862): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 862
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(863): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 863
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(864): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 864
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(865): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 865
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(867): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 867
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(871): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 871
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(883): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 883
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(884): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 884
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(885): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 885
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(886): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 886
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(888): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 888
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(892): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 892
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(904): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 904
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(905): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 905
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(906): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 906
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(907): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 907
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(908): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 908
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(920): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 920
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(921): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 921
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(922): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 922
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(923): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 923
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(925): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 925
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(929): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 929
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(941): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 941
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(942): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 942
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(943): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 943
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(944): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 944
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(946): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 946
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(950): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 950
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(963): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 963
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(964): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 964
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(965): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 965
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(966): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 966
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(968): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 968
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(972): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 972
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(992): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 992
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(993): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 993
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(994): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 994
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(995): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 995
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(997): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 997
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1001): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1001
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1012): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1012
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1013): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1013
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1014): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1014
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1015): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1015
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1017): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1017
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1028): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1028
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1029): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1029
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1030): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1030
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1031): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1031
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1033): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1033
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1037): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1037
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1050): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1050
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1051): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1051
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1052): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1052
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1053): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1053
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1056): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1056
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1060): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1060
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1071): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1071
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1072): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1072
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1073): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1073
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1074): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1074
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1077): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1077
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1097): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1097
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1098): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1098
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1099): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1099
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1100): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1100
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1108): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1108
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1109): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1109
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1110): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1110
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1111): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1111
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1119): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1119
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1120): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1120
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1121): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1121
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1122): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1122
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1130): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1130
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1131): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1131
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1132): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1132
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1133): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1133
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1149): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1149
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1150): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1150
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1151): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1151
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1152): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1152
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1155): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1155
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1156): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1156
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1157): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1157
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1158): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1158
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1160): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1160
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1161): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1161
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1162): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1162
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1163): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1163
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1172): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1172
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1173): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1173
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1174): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1174
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1175): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1175
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1177): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1177
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1181): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1181
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1192): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1192
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1193): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1193
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1194): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1194
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1195): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1195
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1197): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1197
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1208): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1208
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1209): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1209
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1210): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1210
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1211): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1211
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1214): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1214
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1218): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1218
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1230): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1230
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1231): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1231
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1232): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1232
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1233): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1233
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1235): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1235
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1239): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1239
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1252): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1252
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1253): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1253
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1254): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1254
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1255): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1255
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1257): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1257
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1272): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1272
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1273): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1273
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1274): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1274
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1275): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1275
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1277): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1277
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1278): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1278
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1279): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1279
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1280): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1280
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1282): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1282
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1283): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1283
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1284): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1284
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1285): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1285
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1287): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1287
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1288): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1288
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1289): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1289
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1290): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1290
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1292): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1292
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1293): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1293
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1294): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1294
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1295): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1295
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1297): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1297
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1298): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1298
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1299): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1299
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1300): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1300
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1303): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1303
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1304): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1304
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1305): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1305
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1306): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1306
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1314): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1314
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1315): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1315
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1316): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1316
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1317): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1317
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1320): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1320
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1321): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1321
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1322): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1322
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1323): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1323
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1325): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1325
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1336): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1336
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1337): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1337
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1338): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1338
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1339): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1339
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1342): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1342
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1343): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1343
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1344): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1344
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1345): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1345
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1348): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1348
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1349): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1349
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1350): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1350
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1351): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1351
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1355): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1355
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1356): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1356
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1357): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1357
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1358): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1358
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1360): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1360
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1377): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1377
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1378): signal "POSY2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1378
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1378): signal "ALTURA2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1378
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1379): signal "X_CENTRO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1379
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1379): signal "LADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1379
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1397): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1397
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1398): signal "POSYP2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1398
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1398): signal "ALTURAP2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1398
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1399): signal "X_CENTROP2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1399
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1399): signal "LADOP2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1399
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1417): signal "VIDAS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1417
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1417): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1417
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1422): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1422
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1423): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1423
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1427): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1427
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1428): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1428
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1432): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1432
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1433): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1433
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1437): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1437
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1438): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1438
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1442): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1442
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1443): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1443
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1447): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1447
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1448): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1448
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1452): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1452
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1453): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1453
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1457): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1457
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1458): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1458
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1462): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1462
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1463): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1463
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1468): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1468
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1469): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1469
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1473): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1473
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1474): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1474
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1478): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1478
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1479): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1479
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1483): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1483
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1484): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1484
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1492): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1492
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1493): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1493
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1497): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1497
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1498): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1498
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1502): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1502
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1503): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1503
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1507): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1507
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1508): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1508
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1512): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1512
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1513): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1513
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1517): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1517
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1518): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1518
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1522): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1522
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1523): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1523
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1527): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1527
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1528): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1528
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1533): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1533
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1534): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1534
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1538): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1538
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1539): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1539
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1543): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1543
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1544): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1544
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1548): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1548
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1549): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1549
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1553): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1553
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1554): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1554
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1558): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1558
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1559): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1559
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1564): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1564
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1565): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1565
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1580): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1580
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1581): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1581
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1585): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1585
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1586): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1586
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1590): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1590
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1591): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1591
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1595): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1595
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1596): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1596
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1600): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1600
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1601): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1601
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1605): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1605
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1606): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1606
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1610): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1610
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1611): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1611
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1628): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1628
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1629): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1629
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1633): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1633
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1634): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1634
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1653): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1653
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1654): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1654
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1658): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1658
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1659): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1659
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1663): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1663
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1664): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1664
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1668): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1668
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1669): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1669
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1673): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1673
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1674): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1674
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1680): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1680
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1681): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1681
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1685): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1685
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1686): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1686
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1690): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1690
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1691): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1691
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1695): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1695
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1696): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1696
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1700): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1700
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1701): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1701
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1716): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1716
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1717): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1717
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1729): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1729
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1730): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1730
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1734): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1734
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1735): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1735
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1739): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1739
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1740): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1740
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1744): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1744
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1745): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1745
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1749): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1749
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1750): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1750
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1754): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1754
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1755): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1755
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1767): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1767
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1768): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1768
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1772): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1772
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1773): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1773
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1792): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1792
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1793): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1793
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1797): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1797
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1798): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1798
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1802): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1802
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1803): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1803
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1807): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1807
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1808): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1808
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1812): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1812
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1813): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1813
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1817): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1817
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1818): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1818
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1833): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1833
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1834): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1834
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1838): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1838
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1839): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1839
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1862): signal "BALA_ON" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1862
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1862): signal "VIDAS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1862
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1862): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1862
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1864): signal "POSYBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1864
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1865): signal "POSYBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1865
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1866): signal "X_CBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1866
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1867): signal "X_CBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1867
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1870): signal "POSYBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1870
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1871): signal "POSYBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1871
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1872): signal "X_CBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1872
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1873): signal "X_CBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1873
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1902): signal "X_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1902
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1903): signal "Y_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1903
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1906): signal "X_ARO1DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1906
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1906): signal "Y_ARO1DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1906
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1908): signal "VIS_A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1908
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1908): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1908
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1909): signal "DIST_A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1909
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1909): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1909
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1915): signal "DIST_A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1915
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1915): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1915
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1915): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1915
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1921): signal "DIST_A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1921
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1921): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1921
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1941): signal "X_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1941
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1942): signal "Y_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1942
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1945): signal "X_ARO2DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1945
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1945): signal "Y_ARO2DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1945
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1947): signal "VIS_A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1947
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1947): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1947
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1948): signal "DIST_A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1948
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1948): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1948
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1954): signal "DIST_A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1954
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1954): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1954
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1954): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1954
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1960): signal "DIST_A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1960
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1960): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1960
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1980): signal "X_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1980
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1981): signal "Y_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1981
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1984): signal "X_ARO3DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1984
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1984): signal "Y_ARO3DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1984
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1986): signal "VIS_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1986
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1986): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1986
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1987): signal "DIST_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1987
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1987): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1987
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1993): signal "DIST_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1993
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1993): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1993
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1993): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1993
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1999): signal "DIST_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1999
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1999): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1999
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2018): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2018
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2018): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2018
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2019): signal "Y_VIDA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2019
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2020): signal "X_VIDA1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2020
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2038): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2038
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2038): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2038
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2039): signal "Y_VIDA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2039
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2040): signal "X_VIDA2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2040
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2063): signal "R_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2063
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2063): signal "G_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2063
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2063): signal "B_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2063
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2064): signal "R_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2064
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2065): signal "G_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2065
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2066): signal "B_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2066
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2067): signal "R_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2067
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2067): signal "G_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2067
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2067): signal "B_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2067
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2068): signal "R_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2068
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2069): signal "G_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2069
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2070): signal "B_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2070
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2072): signal "R_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2072
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2072): signal "G_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2072
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2072): signal "B_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2072
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2073): signal "R_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2073
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2074): signal "G_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2074
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2075): signal "B_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2075
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal "R_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2077
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal "G_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2077
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal "B_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2077
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2078): signal "R_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2078
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2079): signal "G_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2079
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2080): signal "B_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2080
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2082): signal "R_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2082
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2082): signal "G_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2082
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2082): signal "B_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2082
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2083): signal "R_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2083
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2084): signal "G_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2084
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2085): signal "B_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2085
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2087): signal "R_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2087
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2087): signal "G_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2087
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2087): signal "B_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2087
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2088): signal "R_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2088
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2089): signal "G_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2089
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2090): signal "B_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2090
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2092): signal "R_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2092
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2092): signal "G_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2092
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2092): signal "B_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2092
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2093): signal "R_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2093
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2094): signal "G_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2094
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2095): signal "B_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2095
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2098): signal "R_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2098
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2098): signal "G_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2098
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2098): signal "B_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2098
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2099): signal "R_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2099
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal "G_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2100
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2101): signal "B_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2101
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal "R_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2102
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal "G_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2102
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal "B_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2102
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2103): signal "R_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2103
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal "G_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2104
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2105): signal "B_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2105
Info (10041): Inferred latch for "VELENEMY[0]" at XSINCVGABOX.vhd(254) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 254
Info (10041): Inferred latch for "B_FONDO[0]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "B_FONDO[1]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "B_FONDO[2]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "B_FONDO[3]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "G_FONDO[0]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "G_FONDO[1]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "G_FONDO[2]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "G_FONDO[3]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "R_FONDO[0]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "R_FONDO[1]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "R_FONDO[2]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "R_FONDO[3]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XSINCVGABOX:I4|Div0" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 221
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XSINCVGABOX:I4|Div1" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 221
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XSINCVGABOX:I4|Div2" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 232
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XSINCVGABOX:I4|Div3" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 232
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult4" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1984
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult5" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1984
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult2" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1945
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult3" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1945
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult0" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1906
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult1" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1906
Info (12130): Elaborated megafunction instantiation "XSINCVGABOX:I4|lpm_divide:Div0" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 221
Info (12133): Instantiated megafunction "XSINCVGABOX:I4|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 221
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/lpm_divide_itl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/alt_u_div_ihe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "XSINCVGABOX:I4|lpm_divide:Div2" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 232
Info (12133): Instantiated megafunction "XSINCVGABOX:I4|lpm_divide:Div2" with the following parameter: File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 232
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf
    Info (12023): Found entity 1: lpm_divide_jtl File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/lpm_divide_jtl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf
    Info (12023): Found entity 1: alt_u_div_khe File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/alt_u_div_khe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "XSINCVGABOX:I4|lpm_mult:Mult4" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1984
Info (12133): Instantiated megafunction "XSINCVGABOX:I4|lpm_mult:Mult4" with the following parameter: File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1984
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf
    Info (12023): Found entity 1: mult_fgs File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/mult_fgs.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "XSINCVGABOX:I4|B_FONDO[2]" merged with LATCH primitive "XSINCVGABOX:I4|B_FONDO[1]" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "XSINCVGABOX:I4|B_FONDO[3]" merged with LATCH primitive "XSINCVGABOX:I4|B_FONDO[1]" File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Warning (13012): Latch XSINCVGABOX:I4|R_FONDO[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|R_FONDO[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|R_FONDO[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTMOD525:I2|Q[9] File: ../CONTADOR4B/CONTMOD525.vhd Line: 30
Warning (13012): Latch XSINCVGABOX:I4|R_FONDO[3] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|G_FONDO[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|G_FONDO[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTMOD525:I2|Q[9] File: ../CONTADOR4B/CONTMOD525.vhd Line: 30
Warning (13012): Latch XSINCVGABOX:I4|G_FONDO[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|G_FONDO[3] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|B_FONDO[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|B_FONDO[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 99
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[9] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[8] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[5] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[4] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[3] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|VIDAS[1] will power up to Low File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[31] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[30] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[29] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[28] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[27] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[26] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[25] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[24] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[23] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[22] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[21] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[20] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[19] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[18] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[17] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[16] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[15] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[14] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[13] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[12] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[11] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[10] will power up to High File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
    Critical Warning (18010): Register XSINCVGABOX:I4|VELENEMY[2] will power up to Low File: C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 256
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4229 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 4196 logic cells
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 711 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Thu Mar 13 11:33:44 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:21


