

================================================================
== Vitis HLS Report for 'ProcessingElement_1'
================================================================
* Date:           Mon Nov 11 16:40:36 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+
        |                                                                                         |                                                                              |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                   |
        |                                         Instance                                        |                                    Module                                    |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                     |
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+
        |grp_ProcessingElement_1_Pipeline_1_fu_168                                                |ProcessingElement_1_Pipeline_1                                                |       33|       33|   0.330 us|   0.330 us|     32|     32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_1_Pipeline_2_fu_174                                                |ProcessingElement_1_Pipeline_2                                                |     1025|     1025|  10.250 us|  10.250 us|   1024|   1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180  |ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer  |      514|      514|   5.140 us|   5.140 us|    513|    513|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189                            |ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M                            |     1033|     1033|  10.330 us|  10.330 us|   1025|   1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211                                 |ProcessingElement_1_Pipeline_WriteC_Flattened                                 |    32770|    32770|   0.328 ms|   0.328 ms|  32769|  32769|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- OuterTile_N    |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        | + OuterTile_M   |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        |  ++ Collapse_K  |        ?|        ?|      1035|          -|          -|            ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      543|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     4614|     4548|     -|
|Memory               |       15|      -|       32|       33|     0|
|Multiplexer          |        -|      -|        0|      361|     -|
|Register             |        -|      -|      357|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       15|     40|     5003|     5485|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      1|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                         Instance                                        |                                    Module                                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_ProcessingElement_1_Pipeline_1_fu_168                                                |ProcessingElement_1_Pipeline_1                                                |        0|   0|     7|    51|    0|
    |grp_ProcessingElement_1_Pipeline_2_fu_174                                                |ProcessingElement_1_Pipeline_2                                                |        0|   0|    12|    61|    0|
    |grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180  |ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer  |        0|   0|    26|   185|    0|
    |grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189                            |ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M                            |        0|  40|  4506|  3929|    0|
    |grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211                                 |ProcessingElement_1_Pipeline_WriteC_Flattened                                 |        0|   0|    63|   322|    0|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                    |                                                                              |        0|  40|  4614|  4548|    0|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aBuffer_U  |ProcessingElement_1_aBuffer_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |cBuffer_U  |ProcessingElement_1_cBuffer_RAM_AUTO_1R1W  |       15|   0|   0|    0|  1024|  256|     1|       262144|
    +-----------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                           |       15|  32|  33|    0|  1056|  288|     2|       263168|
    +-----------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_288_p2               |         +|   0|  0|  31|          24|           1|
    |add_ln56_fu_316_p2               |         +|   0|  0|  31|          24|           1|
    |k_31_fu_340_p2                   |         +|   0|  0|  39|          32|           1|
    |sub60_fu_263_p2                  |         +|   0|  0|  31|          24|           2|
    |sub63_fu_269_p2                  |         +|   0|  0|  31|          24|           2|
    |sub66_fu_275_p2                  |         +|   0|  0|  39|          32|           2|
    |sub_i103_fu_247_p2               |         +|   0|  0|  40|          33|           9|
    |sub_i_fu_228_p2                  |         +|   0|  0|  40|          33|           9|
    |cmp111_fu_359_p2                 |      icmp|   0|  0|  39|          32|           1|
    |cmp61_fu_294_p2                  |      icmp|   0|  0|  31|          24|          24|
    |cmp64_fu_326_p2                  |      icmp|   0|  0|  31|          24|          24|
    |cmp67_fu_366_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln54_fu_283_p2              |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln56_fu_311_p2              |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln60_fu_335_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |brmerge282_fu_385_p2             |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_380_p2                   |        or|   0|  0|   2|           1|           1|
    |cond90_fu_350_p3                 |    select|   0|  0|   6|           1|           6|
    |cond_fu_371_p3                   |    select|   0|  0|   6|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 543|         424|         199|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |aBuffer_address0  |  20|          4|    5|         20|
    |aBuffer_ce0       |  20|          4|    1|          4|
    |aBuffer_ce1       |   9|          2|    1|          2|
    |aBuffer_d0        |  20|          4|   32|        128|
    |aBuffer_we0       |  20|          4|    1|          4|
    |aPipes_0_read     |  14|          3|    1|          3|
    |aPipes_1_din      |   9|          2|   32|         64|
    |aPipes_1_write    |  14|          3|    1|          3|
    |ap_NS_fsm         |  59|         11|    1|         11|
    |ap_done           |   9|          2|    1|          2|
    |bPipes_0_read     |   9|          2|    1|          2|
    |bPipes_1_write    |   9|          2|    1|          2|
    |cBuffer_address0  |  20|          4|   10|         40|
    |cBuffer_ce0       |  20|          4|    1|          4|
    |cBuffer_ce1       |   9|          2|    1|          2|
    |cBuffer_d0        |  14|          3|  256|        768|
    |cBuffer_we0       |  14|          3|    1|          3|
    |cPipes_0_write    |   9|          2|    1|          2|
    |cPipes_1_read     |   9|          2|    1|          2|
    |k_reg_157         |   9|          2|   32|         64|
    |m0_reg_146        |   9|          2|   24|         48|
    |n0_fu_100         |   9|          2|   24|         48|
    |real_start        |   9|          2|    1|          2|
    |size_m_c9_blk_n   |   9|          2|    1|          2|
    |size_n_c1_blk_n   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 361|         75|  432|       1232|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                 | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln54_reg_444                                                                                      |  24|   0|   24|          0|
    |add_ln56_reg_462                                                                                      |  24|   0|   24|          0|
    |ap_CS_fsm                                                                                             |  10|   0|   10|          0|
    |ap_done_reg                                                                                           |   1|   0|    1|          0|
    |brmerge282_reg_500                                                                                    |   1|   0|    1|          0|
    |cmp111_reg_490                                                                                        |   1|   0|    1|          0|
    |cmp61_reg_449                                                                                         |   1|   0|    1|          0|
    |cmp64_reg_472                                                                                         |   1|   0|    1|          0|
    |cond90_reg_485                                                                                        |   1|   0|    5|          4|
    |cond_reg_495                                                                                          |   1|   0|    5|          4|
    |div_i104_cast3_reg_421                                                                                |  24|   0|   24|          0|
    |div_i_cast1_reg_416                                                                                   |  24|   0|   24|          0|
    |grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start_reg                            |   1|   0|    1|          0|
    |grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start_reg                                 |   1|   0|    1|          0|
    |k_31_reg_480                                                                                          |  32|   0|   32|          0|
    |k_reg_157                                                                                             |  32|   0|   32|          0|
    |m0_reg_146                                                                                            |  24|   0|   24|          0|
    |mul_reg_454                                                                                           |  23|   0|   27|          4|
    |n0_fu_100                                                                                             |  24|   0|   24|          0|
    |start_once_reg                                                                                        |   1|   0|    1|          0|
    |sub60_reg_426                                                                                         |  24|   0|   24|          0|
    |sub63_reg_431                                                                                         |  24|   0|   24|          0|
    |sub66_reg_436                                                                                         |  32|   0|   32|          0|
    |trunc_ln56_reg_467                                                                                    |  23|   0|   23|          0|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                 | 357|   0|  369|         12|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  ProcessingElement.1|  return value|
|aPipes_0_dout             |   in|   32|     ap_fifo|             aPipes_0|       pointer|
|aPipes_0_num_data_valid   |   in|    3|     ap_fifo|             aPipes_0|       pointer|
|aPipes_0_fifo_cap         |   in|    3|     ap_fifo|             aPipes_0|       pointer|
|aPipes_0_empty_n          |   in|    1|     ap_fifo|             aPipes_0|       pointer|
|aPipes_0_read             |  out|    1|     ap_fifo|             aPipes_0|       pointer|
|aPipes_1_din              |  out|   32|     ap_fifo|             aPipes_1|       pointer|
|aPipes_1_num_data_valid   |   in|    3|     ap_fifo|             aPipes_1|       pointer|
|aPipes_1_fifo_cap         |   in|    3|     ap_fifo|             aPipes_1|       pointer|
|aPipes_1_full_n           |   in|    1|     ap_fifo|             aPipes_1|       pointer|
|aPipes_1_write            |  out|    1|     ap_fifo|             aPipes_1|       pointer|
|bPipes_0_dout             |   in|  256|     ap_fifo|             bPipes_0|       pointer|
|bPipes_0_num_data_valid   |   in|    3|     ap_fifo|             bPipes_0|       pointer|
|bPipes_0_fifo_cap         |   in|    3|     ap_fifo|             bPipes_0|       pointer|
|bPipes_0_empty_n          |   in|    1|     ap_fifo|             bPipes_0|       pointer|
|bPipes_0_read             |  out|    1|     ap_fifo|             bPipes_0|       pointer|
|bPipes_1_din              |  out|  256|     ap_fifo|             bPipes_1|       pointer|
|bPipes_1_num_data_valid   |   in|    3|     ap_fifo|             bPipes_1|       pointer|
|bPipes_1_fifo_cap         |   in|    3|     ap_fifo|             bPipes_1|       pointer|
|bPipes_1_full_n           |   in|    1|     ap_fifo|             bPipes_1|       pointer|
|bPipes_1_write            |  out|    1|     ap_fifo|             bPipes_1|       pointer|
|cPipes_0_din              |  out|  256|     ap_fifo|             cPipes_0|       pointer|
|cPipes_0_num_data_valid   |   in|    3|     ap_fifo|             cPipes_0|       pointer|
|cPipes_0_fifo_cap         |   in|    3|     ap_fifo|             cPipes_0|       pointer|
|cPipes_0_full_n           |   in|    1|     ap_fifo|             cPipes_0|       pointer|
|cPipes_0_write            |  out|    1|     ap_fifo|             cPipes_0|       pointer|
|cPipes_1_dout             |   in|  256|     ap_fifo|             cPipes_1|       pointer|
|cPipes_1_num_data_valid   |   in|    3|     ap_fifo|             cPipes_1|       pointer|
|cPipes_1_fifo_cap         |   in|    3|     ap_fifo|             cPipes_1|       pointer|
|cPipes_1_empty_n          |   in|    1|     ap_fifo|             cPipes_1|       pointer|
|cPipes_1_read             |  out|    1|     ap_fifo|             cPipes_1|       pointer|
|size_n                    |   in|   32|     ap_none|               size_n|        scalar|
|size_k                    |   in|   32|     ap_none|               size_k|        scalar|
|size_m                    |   in|   32|     ap_none|               size_m|        scalar|
|size_n_c1_din             |  out|   32|     ap_fifo|            size_n_c1|       pointer|
|size_n_c1_num_data_valid  |   in|    3|     ap_fifo|            size_n_c1|       pointer|
|size_n_c1_fifo_cap        |   in|    3|     ap_fifo|            size_n_c1|       pointer|
|size_n_c1_full_n          |   in|    1|     ap_fifo|            size_n_c1|       pointer|
|size_n_c1_write           |  out|    1|     ap_fifo|            size_n_c1|       pointer|
|size_m_c9_din             |  out|   32|     ap_fifo|            size_m_c9|       pointer|
|size_m_c9_num_data_valid  |   in|    3|     ap_fifo|            size_m_c9|       pointer|
|size_m_c9_fifo_cap        |   in|    3|     ap_fifo|            size_m_c9|       pointer|
|size_m_c9_full_n          |   in|    1|     ap_fifo|            size_m_c9|       pointer|
|size_m_c9_write           |  out|    1|     ap_fifo|            size_m_c9|       pointer|
+--------------------------+-----+-----+------------+---------------------+--------------+

