<TrID ver="2.00">
	<Info>
		<FileType>LogicLab Explorer Circuit Description</FileType>
		<Ext>CKT</Ext>
		<Mime>text/plain</Mime>
		<ExtraInfo>
			<Rem>Circuit board design tool for DOS by K.E. Ayers and Associates.</Rem>
			<RefURL></RefURL>
		</ExtraInfo>
		<User>Marco Pontello</User>
		<E-Mail>marcopon@gmail.com</E-Mail>
		<Home>https://mark0.net</Home>
	</Info>
	<General>
		<FileNum>16</FileNum>
		<CheckStrings>True</CheckStrings>
		<Date>
			<Year>2023</Year>
			<Month>8</Month>
			<Day>31</Day>
		</Date>
		<Time>
			<Hour>2</Hour>
			<Min>38</Min>
			<Sec>32</Sec>
		</Time>
		<Creator>TrIDScan/Py v2.02</Creator>
	</General>
	<FrontBlock>
		<Pattern>
			<Bytes>23205632202D2D204C6F6769634C6162204578706C6F7265722043697263756974204465736372697074696F6E0D0A0D0A</Bytes>
			<ASCII> #   V 2   - -   L o g i c L a b   E x p l o r e r   C i r c u i t   D e s c r i p t i o n</ASCII>
			<Pos>0</Pos>
		</Pattern>
	</FrontBlock>
	<GlobalStrings>
		<String>TRIGGER OFFSET</String>
		<String>ANALYZER</String>
		<String>INSTALL</String>
	</GlobalStrings>
</TrID>