set ::env(PROJECT_NAME) nysa_sata
set ::env(DESIGN_TOP) sata_stack
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/nysa_sata/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/nysa_sata/rtl/sata_stack.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
