Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 19:06:04 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.842        0.000                      0                 1572        0.024        0.000                      0                 1572       54.305        0.000                       0                   586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.842        0.000                      0                 1568        0.024        0.000                      0                 1568       54.305        0.000                       0                   586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.667        0.000                      0                    4        0.609        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.678ns  (logic 60.399ns (58.824%)  route 42.279ns (41.176%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.442   106.153    sm/M_alum_out[0]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.150   106.303 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.475   106.777    gamecounter/override_address[0]
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.326   107.103 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.724   107.827    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.670    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.670    
                         arrival time                        -107.828    
  -------------------------------------------------------------------
                         slack                                  7.842    

Slack (MET) :             8.070ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.449ns  (logic 60.399ns (58.955%)  route 42.050ns (41.045%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.442   106.153    sm/M_alum_out[0]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.150   106.303 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.323   106.625    sm/D_bram_addr_q_reg[4][0]
    SLICE_X52Y3          LUT6 (Prop_lut6_I3_O)        0.326   106.951 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.647   107.598    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -107.598    
  -------------------------------------------------------------------
                         slack                                  8.070    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.688ns  (logic 60.295ns (58.717%)  route 42.393ns (41.283%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.759   105.469    sm/M_alum_out[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124   105.593 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.670   106.263    sm/D_states_q[1]_i_20_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124   106.387 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.836   107.223    sm/D_states_q[1]_i_6_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124   107.347 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.490   107.837    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.067   116.133    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -107.837    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.682ns  (logic 60.728ns (59.142%)  route 41.954ns (40.858%))
  Logic Levels:           322  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.993   105.703    sm/M_alum_out[0]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.119   105.822 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.714   106.535    sm/D_states_q[4]_i_18_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.360   106.895 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.286   107.181    sm/D_states_q[3]_i_5_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I3_O)        0.326   107.507 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.324   107.831    sm/D_states_d__0[3]
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X38Y2          FDSE (Setup_fdse_C_D)       -0.031   116.170    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.170    
                         arrival time                        -107.832    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.346ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.699ns  (logic 60.498ns (58.908%)  route 42.201ns (41.092%))
  Logic Levels:           322  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.993   105.703    sm/M_alum_out[0]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.119   105.822 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.575   106.396    sm/D_states_q[4]_i_18_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I2_O)        0.332   106.728 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.663   107.391    sm/D_states_q[2]_i_5_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I4_O)        0.124   107.515 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.332   107.848    sm/D_states_d__0[2]
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X38Y3          FDRE (Setup_fdre_C_D)       -0.031   116.194    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.194    
                         arrival time                        -107.848    
  -------------------------------------------------------------------
                         slack                                  8.346    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.983ns  (logic 60.388ns (59.214%)  route 41.595ns (40.786%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.965   105.675    sm/M_alum_out[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I4_O)        0.117   105.792 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.423   106.216    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.348   106.564 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.568   107.132    sm/D_states_d__0[6]
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDRE (Setup_fdre_C_D)       -0.081   116.031    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                        -107.132    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.048ns  (logic 60.498ns (59.284%)  route 41.550ns (40.716%))
  Logic Levels:           322  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.993   105.703    sm/M_alum_out[0]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.119   105.822 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.487   106.308    sm/D_states_q[4]_i_18_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I3_O)        0.332   106.640 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.433   107.073    sm/D_states_q[4]_i_7_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I5_O)        0.124   107.197 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   107.197    sm/D_states_d__0[4]
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X35Y2          FDSE (Setup_fdse_C_D)        0.029   116.142    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -107.198    
  -------------------------------------------------------------------
                         slack                                  8.944    

Slack (MET) :             8.973ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.109ns  (logic 60.295ns (59.050%)  route 41.814ns (40.950%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.759   105.469    sm/M_alum_out[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124   105.593 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.670   106.263    sm/D_states_q[1]_i_20_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124   106.387 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.747   107.134    sm/D_states_q[1]_i_6_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124   107.258 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.258    sm/D_states_d__0[1]
    SLICE_X37Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)        0.031   116.231    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.231    
                         arrival time                        -107.258    
  -------------------------------------------------------------------
                         slack                                  8.973    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.901ns  (logic 60.388ns (59.262%)  route 41.513ns (40.738%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.965   105.675    sm/M_alum_out[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I4_O)        0.117   105.792 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.316   106.109    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I2_O)        0.348   106.457 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.593   107.050    sm/D_states_d__0[7]
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X35Y2          FDSE (Setup_fdse_C_D)       -0.081   116.032    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.032    
                         arrival time                        -107.050    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             9.617ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.403ns  (logic 60.171ns (59.338%)  route 41.232ns (40.662%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.280     7.947    sm/D_states_q_reg[2]_0[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.152     8.099 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           0.609     8.708    sm/ram_reg_i_92_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.326     9.034 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          0.886     9.920    L_reg/M_sm_ra1[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.044 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.001    11.044    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.152    11.196 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.033    12.229    sm/M_alum_a[31]
    SLICE_X49Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.555    alum/S[0]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.926    15.082    alum/temp_out0[31]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.373    15.455 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.455    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.105 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.105    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.222 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.222    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.456 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.456    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.573 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.573    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.807    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.964 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.901    17.865    alum/temp_out0[30]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.197 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.747 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.747    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.861 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.861    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.975 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.975    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.089    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.203    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.317    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.431    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.702 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.193    20.895    alum/temp_out0[29]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.680 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.680    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.794 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.794    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.908 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.908    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.136 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.136    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.250 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.250    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.364    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.635 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.764    23.399    alum/temp_out0[28]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.184 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.184    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.298 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.298    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.412 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.412    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.526 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.526    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.640 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.991    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.148 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    26.213    alum/temp_out0[27]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.542 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.542    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.092 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.092    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.206 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.206    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.320 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.320    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.434 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.434    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.548 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.548    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.662    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.776 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.776    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.890 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.890    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.047 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.210    29.257    alum/temp_out0[26]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    29.586 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.586    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.099 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.216 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.216    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.333 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.333    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.450 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.450    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.567 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.567    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.684 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.684    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.801 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.801    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.896    31.854    alum/temp_out0[25]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.186 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.186    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.736 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.736    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.850 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.850    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.964 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.964    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.078 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.078    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.192 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.192    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.306 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.306    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.420 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.420    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.534 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.543    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.700 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.943    34.644    alum/temp_out0[24]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.973 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.973    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.523 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.523    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.637 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.637    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.751 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.751    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.865 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.865    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.979 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.979    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.093    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    36.216    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.330 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.330    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.487 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    37.443    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    37.772 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.772    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.305 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.305    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.422 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.422    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.539 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.539    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.656 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.656    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.773 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.773    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.890 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.890    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.007 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.007    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.124 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.133    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.290 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.074    40.364    alum/temp_out0[22]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    40.696 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.696    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.246 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.246    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.360 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.360    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.473 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.473    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.587 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.587    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.701 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.701    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.815 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.815    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.043    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.200 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.096    43.297    alum/temp_out0[21]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.626 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.626    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.159 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.159    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.276 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.276    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.393 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.393    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.510 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.510    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.627 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.744 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.744    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.978 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.978    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.135 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.893    46.028    alum/temp_out0[20]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.360 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.910 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.910    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.024 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.024    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.138 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.138    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.252 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.865 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    49.084    alum/temp_out0[19]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.413 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.413    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.063    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.180    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.297    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.414 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.414    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.531 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.531    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.648 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.765 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.765    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.922 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    51.859    alum/temp_out0[18]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.191 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.191    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.741 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.741    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.855    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.969    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.083 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.083    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.197 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.197    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.311 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.311    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.425 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.425    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.539 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.539    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.696 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.960    54.656    alum/temp_out0[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.441 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.441    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.555 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.555    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.669 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.783 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.783    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.897 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.248    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.405 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.319    57.724    alum/temp_out0[16]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    58.053 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.053    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.586 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.586    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.703 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.703    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.820 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.820    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.937 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.937    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.171 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.171    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.288 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.288    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.405 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.414    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.571 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.094    60.666    alum/temp_out0[15]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    60.998 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.998    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.355    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.512 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.072    63.584    alum/temp_out0[14]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.913 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.913    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.463 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.577 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.577    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.691 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.691    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.805 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.805    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.919 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.919    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.033 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.033    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.147 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.147    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.261 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.418 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.229    66.647    alum/temp_out0[13]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    66.976 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.976    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.526 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.526    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.640    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.754    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.868 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.868    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.982 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.982    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.096 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.096    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.210 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.324 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.324    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.481 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.096    69.577    alum/temp_out0[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.906 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.906    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.456 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.456    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.570 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.684 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.684    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.912 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.912    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.026 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.297 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.124    72.421    alum/temp_out0[11]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.750 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.750    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.283 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.751    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.868 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.868    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.985 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.985    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.102 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.102    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.259 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.196    75.455    alum/temp_out0[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    75.787 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.787    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.319 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.319    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.433 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.433    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.547 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.547    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.661 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.661    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.775 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.775    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.889 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.889    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.003 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.003    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.160 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.070    78.230    alum/temp_out0[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.559 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.559    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.092 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.209 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.209    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.326 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.326    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.443 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.443    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.560 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.560    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.677 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.677    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.794 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.794    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.911 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.911    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.068 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    81.061    alum/temp_out0[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.332    81.393 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.393    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.943 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.943    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.057 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.057    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.171 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.171    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.285 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.285    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.399 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.399    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.513 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.627 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.627    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.095    83.993    alum/temp_out0[7]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    84.793 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.910 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.027 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.027    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.144 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.144    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.261 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.261    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.495 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.495    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.612 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.612    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.769 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.884    86.653    alum/temp_out0[6]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    86.985 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.535 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.535    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.649 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.649    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.763 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.763    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.877 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.877    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.991 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.991    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.105    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.219    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.490 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    89.390    alum/temp_out0[5]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.719 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.719    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.269 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.953    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.067    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.224 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.960    92.184    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.513 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.513    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.063 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.177 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.177    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.291 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.291    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.405 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.405    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.519 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.519    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.633 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.633    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.747 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.747    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.861 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.986    95.004    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.333 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.333    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.866 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.866    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.100 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.100    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.217 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.217    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.334 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.334    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.451 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.451    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.568 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.568    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.685 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.953    97.795    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.127 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.127    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.677 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.677    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.791 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.791    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.905 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.632 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.140   100.772    alum/temp_out0[1]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.557 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.557    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.671 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.671    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.785 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.785    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.899 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.899    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.013 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.127 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.127    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.241 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.241    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.355 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.355    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.512 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.572   103.084    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.413 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.020    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.144 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.443   104.586    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.710 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.722   105.432    sm/M_alum_out[0]
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124   105.556 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.493   106.049    sm/D_states_q[0]_i_7_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I5_O)        0.124   106.173 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379   106.552    sm/D_states_d__0[0]
    SLICE_X38Y5          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X38Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X38Y5          FDSE (Setup_fdse_C_D)       -0.031   116.169    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.169    
                         arrival time                        -106.552    
  -------------------------------------------------------------------
                         slack                                  9.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.535%)  route 0.292ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.941    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.535%)  route 0.292ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.941    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.535%)  route 0.292ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.941    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.535%)  route 0.292ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.941    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.901%)  route 0.288ns (67.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.288     1.935    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.901%)  route 0.288ns (67.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.288     1.935    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y3    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y3    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y3    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y3    D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y12   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.766ns (19.461%)  route 3.170ns (80.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.003     7.671    sm/D_states_q[3]
    SLICE_X36Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.795 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.780     8.575    sm/D_stage_q[3]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.699 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     9.086    fifo_reset_cond/AS[0]
    SLICE_X35Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                106.667    

Slack (MET) :             106.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.766ns (19.461%)  route 3.170ns (80.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.003     7.671    sm/D_states_q[3]
    SLICE_X36Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.795 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.780     8.575    sm/D_stage_q[3]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.699 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     9.086    fifo_reset_cond/AS[0]
    SLICE_X35Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                106.667    

Slack (MET) :             106.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.766ns (19.461%)  route 3.170ns (80.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.003     7.671    sm/D_states_q[3]
    SLICE_X36Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.795 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.780     8.575    sm/D_stage_q[3]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.699 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     9.086    fifo_reset_cond/AS[0]
    SLICE_X35Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                106.667    

Slack (MET) :             106.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.766ns (19.461%)  route 3.170ns (80.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.003     7.671    sm/D_states_q[3]
    SLICE_X36Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.795 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.780     8.575    sm/D_stage_q[3]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.699 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     9.086    fifo_reset_cond/AS[0]
    SLICE_X35Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                106.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.891%)  route 0.568ns (73.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         0.449     2.120    sm/D_states_q_reg[2]_0[2]
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.165 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.284    fifo_reset_cond/AS[0]
    SLICE_X35Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.891%)  route 0.568ns (73.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         0.449     2.120    sm/D_states_q_reg[2]_0[2]
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.165 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.284    fifo_reset_cond/AS[0]
    SLICE_X35Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.891%)  route 0.568ns (73.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         0.449     2.120    sm/D_states_q_reg[2]_0[2]
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.165 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.284    fifo_reset_cond/AS[0]
    SLICE_X35Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.891%)  route 0.568ns (73.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         0.449     2.120    sm/D_states_q_reg[2]_0[2]
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.165 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.284    fifo_reset_cond/AS[0]
    SLICE_X35Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.609    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.260ns  (logic 12.162ns (31.787%)  route 26.098ns (68.213%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.075     7.686    L_reg/M_sm_timer[9]
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.836 r  L_reg/L_5fd4d991_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.864     8.699    L_reg/L_5fd4d991_remainder0_carry_i_26__1_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.025 f  L_reg/L_5fd4d991_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.886     9.911    L_reg/L_5fd4d991_remainder0_carry_i_13__1_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.150    10.061 f  L_reg/L_5fd4d991_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.685    10.747    L_reg/L_5fd4d991_remainder0_carry_i_19__1_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.354    11.101 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.035    12.136    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.326    12.462 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.040 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/O[2]
                         net (fo=1, routed)           0.665    13.705    L_reg/L_5fd4d991_remainder0_3[2]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.327    14.032 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.278    15.310    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.326    15.636 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.208    16.844    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124    16.968 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.052    18.020    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.150    18.170 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.822    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.354    19.176 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.192    20.368    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.332    20.700 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.711    21.411    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.918 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.918    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.032    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.366 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.228    23.594    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.897 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    24.371    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.495 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.949    25.445    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.117    25.562 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.857    26.419    L_reg/i__carry_i_13__3_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.360    26.779 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.964    27.743    L_reg/i__carry_i_23__3_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.326    28.069 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.441    28.510    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.118    28.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    29.265    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.326    29.591 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.591    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.141 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.141    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.255 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.255    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.568 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    31.434    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.740 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.672 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.839    33.511    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    33.635 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    34.454    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.124    34.578 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.029    35.607    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.152    35.759 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.882    39.642    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    43.414 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.414    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.063ns  (logic 11.914ns (31.301%)  route 26.149ns (68.699%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.075     7.686    L_reg/M_sm_timer[9]
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.836 r  L_reg/L_5fd4d991_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.864     8.699    L_reg/L_5fd4d991_remainder0_carry_i_26__1_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.025 f  L_reg/L_5fd4d991_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.886     9.911    L_reg/L_5fd4d991_remainder0_carry_i_13__1_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.150    10.061 f  L_reg/L_5fd4d991_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.685    10.747    L_reg/L_5fd4d991_remainder0_carry_i_19__1_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.354    11.101 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.035    12.136    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.326    12.462 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.040 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/O[2]
                         net (fo=1, routed)           0.665    13.705    L_reg/L_5fd4d991_remainder0_3[2]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.327    14.032 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.278    15.310    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.326    15.636 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.208    16.844    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124    16.968 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.052    18.020    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.150    18.170 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.822    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.354    19.176 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.192    20.368    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.332    20.700 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.711    21.411    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.918 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.918    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.032    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.366 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.228    23.594    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.897 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    24.371    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.495 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.949    25.445    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.117    25.562 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.857    26.419    L_reg/i__carry_i_13__3_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.360    26.779 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.964    27.743    L_reg/i__carry_i_23__3_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.326    28.069 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.441    28.510    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.118    28.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    29.265    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.326    29.591 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.591    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.141 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.141    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.255 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.255    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.568 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    31.434    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.740 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.672 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    33.506    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    33.630 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.870    34.499    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124    34.623 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.129    35.752    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.124    35.876 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.788    39.664    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.218 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.218    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.915ns  (logic 11.917ns (31.430%)  route 25.998ns (68.570%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=3 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.075     7.686    L_reg/M_sm_timer[9]
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.836 r  L_reg/L_5fd4d991_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.864     8.699    L_reg/L_5fd4d991_remainder0_carry_i_26__1_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.025 f  L_reg/L_5fd4d991_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.886     9.911    L_reg/L_5fd4d991_remainder0_carry_i_13__1_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.150    10.061 f  L_reg/L_5fd4d991_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.685    10.747    L_reg/L_5fd4d991_remainder0_carry_i_19__1_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.354    11.101 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.035    12.136    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.326    12.462 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.040 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/O[2]
                         net (fo=1, routed)           0.665    13.705    L_reg/L_5fd4d991_remainder0_3[2]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.327    14.032 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.278    15.310    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.326    15.636 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.208    16.844    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124    16.968 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.052    18.020    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.150    18.170 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.822    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.354    19.176 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.192    20.368    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.332    20.700 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.711    21.411    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.918 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.918    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.032    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.366 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.228    23.594    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.897 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    24.371    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.495 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.949    25.445    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.117    25.562 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.857    26.419    L_reg/i__carry_i_13__3_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.360    26.779 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.964    27.743    L_reg/i__carry_i_23__3_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.326    28.069 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.441    28.510    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.118    28.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    29.265    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.326    29.591 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.591    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.141 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.141    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.255 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.255    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.568 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    31.434    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.740 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.672 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    33.506    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    33.630 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.870    34.499    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124    34.623 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.977    35.600    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124    35.724 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.789    39.514    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.069 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.069    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.905ns  (logic 12.148ns (32.047%)  route 25.758ns (67.953%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.075     7.686    L_reg/M_sm_timer[9]
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.836 r  L_reg/L_5fd4d991_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.864     8.699    L_reg/L_5fd4d991_remainder0_carry_i_26__1_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.025 f  L_reg/L_5fd4d991_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.886     9.911    L_reg/L_5fd4d991_remainder0_carry_i_13__1_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.150    10.061 f  L_reg/L_5fd4d991_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.685    10.747    L_reg/L_5fd4d991_remainder0_carry_i_19__1_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.354    11.101 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.035    12.136    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.326    12.462 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.040 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/O[2]
                         net (fo=1, routed)           0.665    13.705    L_reg/L_5fd4d991_remainder0_3[2]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.327    14.032 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.278    15.310    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.326    15.636 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.208    16.844    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124    16.968 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.052    18.020    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.150    18.170 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.822    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.354    19.176 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.192    20.368    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.332    20.700 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.711    21.411    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.918 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.918    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.032    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.366 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.228    23.594    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.897 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    24.371    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.495 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.949    25.445    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.117    25.562 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.857    26.419    L_reg/i__carry_i_13__3_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.360    26.779 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.964    27.743    L_reg/i__carry_i_23__3_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.326    28.069 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.441    28.510    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.118    28.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    29.265    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.326    29.591 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.591    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.141 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.141    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.255 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.255    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.568 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    31.434    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.740 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.672 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.839    33.511    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    33.635 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    34.452    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124    34.576 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.697    35.273    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.148    35.421 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.876    39.297    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    43.060 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.060    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.666ns  (logic 11.905ns (31.607%)  route 25.761ns (68.393%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.075     7.686    L_reg/M_sm_timer[9]
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.836 r  L_reg/L_5fd4d991_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.864     8.699    L_reg/L_5fd4d991_remainder0_carry_i_26__1_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.025 f  L_reg/L_5fd4d991_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.886     9.911    L_reg/L_5fd4d991_remainder0_carry_i_13__1_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.150    10.061 f  L_reg/L_5fd4d991_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.685    10.747    L_reg/L_5fd4d991_remainder0_carry_i_19__1_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.354    11.101 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.035    12.136    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.326    12.462 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.040 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/O[2]
                         net (fo=1, routed)           0.665    13.705    L_reg/L_5fd4d991_remainder0_3[2]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.327    14.032 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.278    15.310    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.326    15.636 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.208    16.844    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124    16.968 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.052    18.020    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.150    18.170 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.822    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.354    19.176 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.192    20.368    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.332    20.700 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.711    21.411    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.918 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.918    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.032    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.366 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.228    23.594    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.897 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    24.371    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.495 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.949    25.445    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.117    25.562 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.857    26.419    L_reg/i__carry_i_13__3_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.360    26.779 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.964    27.743    L_reg/i__carry_i_23__3_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.326    28.069 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.441    28.510    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.118    28.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    29.265    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.326    29.591 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.591    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.141 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.141    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.255 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.255    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.568 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    31.434    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.740 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.672 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.839    33.511    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    33.635 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    34.454    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.124    34.578 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.029    35.607    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124    35.731 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.545    39.276    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.820 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.820    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.597ns  (logic 12.144ns (32.302%)  route 25.452ns (67.698%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=3 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.075     7.686    L_reg/M_sm_timer[9]
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.836 r  L_reg/L_5fd4d991_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.864     8.699    L_reg/L_5fd4d991_remainder0_carry_i_26__1_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.025 f  L_reg/L_5fd4d991_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.886     9.911    L_reg/L_5fd4d991_remainder0_carry_i_13__1_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.150    10.061 f  L_reg/L_5fd4d991_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.685    10.747    L_reg/L_5fd4d991_remainder0_carry_i_19__1_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.354    11.101 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.035    12.136    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.326    12.462 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.040 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/O[2]
                         net (fo=1, routed)           0.665    13.705    L_reg/L_5fd4d991_remainder0_3[2]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.327    14.032 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.278    15.310    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.326    15.636 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.208    16.844    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124    16.968 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.052    18.020    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.150    18.170 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.822    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.354    19.176 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.192    20.368    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.332    20.700 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.711    21.411    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.918 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.918    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.032    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.366 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.228    23.594    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.897 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    24.371    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.495 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.949    25.445    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.117    25.562 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.857    26.419    L_reg/i__carry_i_13__3_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.360    26.779 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.964    27.743    L_reg/i__carry_i_23__3_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.326    28.069 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.441    28.510    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.118    28.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    29.265    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.326    29.591 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.591    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.141 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.141    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.255 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.255    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.568 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    31.434    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.740 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.672 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    33.506    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    33.630 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.870    34.499    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124    34.623 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.977    35.600    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.153    35.753 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.244    38.997    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.751 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.751    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.134ns  (logic 12.216ns (32.898%)  route 24.917ns (67.102%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.602     7.271    L_reg/M_sm_pbc[13]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.152     7.423 f  L_reg/L_5fd4d991_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.057     8.480    L_reg/L_5fd4d991_remainder0_carry_i_23__0_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.326     8.806 f  L_reg/L_5fd4d991_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.968     9.774    L_reg/L_5fd4d991_remainder0_carry_i_12__0_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.926 f  L_reg/L_5fd4d991_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.595    L_reg/L_5fd4d991_remainder0_carry_i_20__0_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.955 r  L_reg/L_5fd4d991_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.956    11.911    L_reg/L_5fd4d991_remainder0_carry_i_10__0_n_0
    SLICE_X60Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.237 r  L_reg/L_5fd4d991_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.237    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.770 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.770    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.989 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.338    14.327    L_reg/L_5fd4d991_remainder0_1[4]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.323    14.650 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.751    15.401    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.326    15.727 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.850    16.577    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X64Y13         LUT5 (Prop_lut5_I3_O)        0.146    16.723 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.633    17.356    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I4_O)        0.354    17.710 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.562    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.354    18.916 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.309    20.225    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.332    20.557 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622    21.179    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.686 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.800 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.800    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.039 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.982    23.020    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X64Y12         LUT5 (Prop_lut5_I1_O)        0.302    23.322 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.788    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.806    24.718    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.842 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.071    25.913    L_reg/i__carry_i_13__1_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I1_O)        0.148    26.061 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.827    26.888    L_reg/i__carry_i_18__1_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.328    27.216 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.816    28.032    L_reg/i__carry_i_13__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.150    28.182 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.948    29.129    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.348    29.477 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.477    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.027 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.027    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.141 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.141    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.363 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    31.361    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.299    31.660 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    32.093    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.217 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.682    32.899    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.023 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.169    34.192    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.124    34.316 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.350    35.666    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.153    35.819 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.763    38.583    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    42.284 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.284    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.967ns  (logic 11.912ns (32.222%)  route 25.055ns (67.778%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.075     7.686    L_reg/M_sm_timer[9]
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.150     7.836 r  L_reg/L_5fd4d991_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.864     8.699    L_reg/L_5fd4d991_remainder0_carry_i_26__1_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.025 f  L_reg/L_5fd4d991_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.886     9.911    L_reg/L_5fd4d991_remainder0_carry_i_13__1_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.150    10.061 f  L_reg/L_5fd4d991_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.685    10.747    L_reg/L_5fd4d991_remainder0_carry_i_19__1_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.354    11.101 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.035    12.136    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.326    12.462 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.462    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.040 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/O[2]
                         net (fo=1, routed)           0.665    13.705    L_reg/L_5fd4d991_remainder0_3[2]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.327    14.032 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.278    15.310    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.326    15.636 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.208    16.844    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124    16.968 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.052    18.020    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.150    18.170 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.822    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.354    19.176 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.192    20.368    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.332    20.700 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.711    21.411    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.918 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.918    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.032    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.366 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.228    23.594    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.303    23.897 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    24.371    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.495 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.949    25.445    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.117    25.562 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.857    26.419    L_reg/i__carry_i_13__3_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.360    26.779 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.964    27.743    L_reg/i__carry_i_23__3_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.326    28.069 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.441    28.510    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.118    28.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    29.265    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.326    29.591 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.591    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.141 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.141    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.255 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.255    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.568 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    31.434    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.740 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.672 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.839    33.511    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    33.635 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    34.452    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124    34.576 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.697    35.273    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.124    35.397 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.174    38.571    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.121 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.121    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.912ns  (logic 12.284ns (33.278%)  route 24.629ns (66.722%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.602     7.271    L_reg/M_sm_pbc[13]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.152     7.423 f  L_reg/L_5fd4d991_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.057     8.480    L_reg/L_5fd4d991_remainder0_carry_i_23__0_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.326     8.806 f  L_reg/L_5fd4d991_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.968     9.774    L_reg/L_5fd4d991_remainder0_carry_i_12__0_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.926 f  L_reg/L_5fd4d991_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.595    L_reg/L_5fd4d991_remainder0_carry_i_20__0_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.955 r  L_reg/L_5fd4d991_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.956    11.911    L_reg/L_5fd4d991_remainder0_carry_i_10__0_n_0
    SLICE_X60Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.237 r  L_reg/L_5fd4d991_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.237    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.770 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.770    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.989 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.338    14.327    L_reg/L_5fd4d991_remainder0_1[4]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.323    14.650 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.751    15.401    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.326    15.727 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.850    16.577    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X64Y13         LUT5 (Prop_lut5_I3_O)        0.146    16.723 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.633    17.356    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I4_O)        0.354    17.710 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.562    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.354    18.916 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.309    20.225    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.332    20.557 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622    21.179    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.686 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.800 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.800    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.039 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.982    23.020    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X64Y12         LUT5 (Prop_lut5_I1_O)        0.302    23.322 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.788    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.806    24.718    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.842 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.071    25.913    L_reg/i__carry_i_13__1_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I1_O)        0.148    26.061 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.827    26.888    L_reg/i__carry_i_18__1_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.328    27.216 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.816    28.032    L_reg/i__carry_i_13__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.150    28.182 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.948    29.129    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.348    29.477 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.477    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.027 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.027    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.141 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.141    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.363 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    31.361    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.299    31.660 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    32.093    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.217 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.682    32.899    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.023 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.169    34.192    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.124    34.316 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.333    35.649    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.152    35.801 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.492    38.293    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    42.063 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.063    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.865ns  (logic 12.000ns (32.551%)  route 24.865ns (67.449%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.602     7.271    L_reg/M_sm_pbc[13]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.152     7.423 f  L_reg/L_5fd4d991_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.057     8.480    L_reg/L_5fd4d991_remainder0_carry_i_23__0_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.326     8.806 f  L_reg/L_5fd4d991_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.968     9.774    L_reg/L_5fd4d991_remainder0_carry_i_12__0_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.926 f  L_reg/L_5fd4d991_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.595    L_reg/L_5fd4d991_remainder0_carry_i_20__0_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.955 r  L_reg/L_5fd4d991_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.956    11.911    L_reg/L_5fd4d991_remainder0_carry_i_10__0_n_0
    SLICE_X60Y12         LUT4 (Prop_lut4_I1_O)        0.326    12.237 r  L_reg/L_5fd4d991_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.237    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.770 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.770    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.989 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.338    14.327    L_reg/L_5fd4d991_remainder0_1[4]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.323    14.650 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.751    15.401    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.326    15.727 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.850    16.577    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X64Y13         LUT5 (Prop_lut5_I3_O)        0.146    16.723 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.633    17.356    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I4_O)        0.354    17.710 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.562    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.354    18.916 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.309    20.225    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.332    20.557 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622    21.179    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.686 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.800 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.800    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.039 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.982    23.020    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X64Y12         LUT5 (Prop_lut5_I1_O)        0.302    23.322 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.788    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.806    24.718    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.842 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.071    25.913    L_reg/i__carry_i_13__1_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I1_O)        0.148    26.061 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.827    26.888    L_reg/i__carry_i_18__1_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.328    27.216 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.816    28.032    L_reg/i__carry_i_13__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.150    28.182 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.948    29.129    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.348    29.477 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.477    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.027 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.027    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.141 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.141    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.363 r  bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.998    31.361    bseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.299    31.660 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    32.093    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.217 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.682    32.899    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.023 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.169    34.192    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.124    34.316 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.333    35.649    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124    35.773 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.728    38.502    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    42.016 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.016    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.373ns (57.286%)  route 1.024ns (42.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.024     2.703    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.935 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.935    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.360ns (55.455%)  route 1.093ns (44.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=7, routed)           1.093     2.773    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.992 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.992    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.412ns (57.214%)  route 1.056ns (42.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.128     1.667 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=15, routed)          1.056     2.722    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.284     4.006 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.006    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.373ns (54.607%)  route 1.141ns (45.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.141     2.815    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.023 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.023    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.433ns (57.522%)  route 1.058ns (42.478%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.526     2.202    bseg_driver/ctr/S[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.247 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.779    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.026 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.026    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.409ns (56.006%)  route 1.107ns (43.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.107     2.758    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     4.026 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.026    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.443ns (57.319%)  route 1.075ns (42.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X52Y2          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.075     2.749    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     4.028 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.028    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.383ns (55.532%)  route 1.107ns (44.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X61Y1          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.107     2.787    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     4.029 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.029    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.431ns (56.901%)  route 1.084ns (43.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.553     2.229    bseg_driver/ctr/S[1]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.274 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.805    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.049 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.049    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.408ns (54.983%)  route 1.153ns (45.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.153     2.803    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     4.071 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.071    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.950ns  (logic 1.643ns (27.610%)  route 4.307ns (72.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.174     4.693    reset_cond/butt_reset_IBUF
    SLICE_X52Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.817 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.134     5.950    reset_cond/M_reset_cond_in
    SLICE_X52Y5          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y5          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.950ns  (logic 1.643ns (27.610%)  route 4.307ns (72.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.174     4.693    reset_cond/butt_reset_IBUF
    SLICE_X52Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.817 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.134     5.950    reset_cond/M_reset_cond_in
    SLICE_X52Y5          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y5          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 1.643ns (29.286%)  route 3.967ns (70.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.174     4.693    reset_cond/butt_reset_IBUF
    SLICE_X52Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.817 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.793     5.610    reset_cond/M_reset_cond_in
    SLICE_X48Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.643ns (29.566%)  route 3.914ns (70.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.174     4.693    reset_cond/butt_reset_IBUF
    SLICE_X52Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.817 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.740     5.557    reset_cond/M_reset_cond_in
    SLICE_X52Y8          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y8          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.877ns  (logic 1.474ns (30.219%)  route 3.403ns (69.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.403     4.877    butt_cond/sync/D[0]
    SLICE_X53Y29         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.441     4.846    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 1.658ns (40.382%)  route 2.448ns (59.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.448     3.983    forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.107 r  forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.107    forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X14Y2          FDRE                                         r  forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.451     4.856    forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 1.640ns (40.127%)  route 2.447ns (59.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.447     3.963    forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.087 r  forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.087    forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X14Y2          FDRE                                         r  forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.451     4.856    forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 1.630ns (40.792%)  route 2.366ns (59.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.366     3.873    forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.997 r  forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.997    forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.445     4.850    forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.641ns (41.462%)  route 2.317ns (58.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.835    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.959    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.451     4.856    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 1.639ns (42.452%)  route 2.221ns (57.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.221     3.736    forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.860 r  forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.860    forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.441     4.846    forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1130799919[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.313ns (29.226%)  route 0.758ns (70.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.758     1.025    forLoop_idx_0_1130799919[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.070 r  forLoop_idx_0_1130799919[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.070    forLoop_idx_0_1130799919[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y7          FDRE                                         r  forLoop_idx_0_1130799919[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     2.025    forLoop_idx_0_1130799919[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  forLoop_idx_0_1130799919[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1130799919[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.341ns (27.801%)  route 0.887ns (72.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.887     1.183    forLoop_idx_0_1130799919[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.228 r  forLoop_idx_0_1130799919[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.228    forLoop_idx_0_1130799919[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_1130799919[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.827     2.017    forLoop_idx_0_1130799919[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_1130799919[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.327ns (25.484%)  route 0.956ns (74.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.956     1.238    forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.283 r  forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.283    forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.827     2.017    forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_584934195[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.330ns (25.350%)  route 0.971ns (74.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.256    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.301 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.301    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.837     2.027    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.329ns (24.636%)  route 1.005ns (75.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.005     1.289    forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.334 r  forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.334    forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X14Y2          FDRE                                         r  forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.837     2.027    forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  forLoop_idx_0_584934195[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.319ns (23.582%)  route 1.033ns (76.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.033     1.307    forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.352 r  forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.352    forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     2.022    forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_1130799919[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.347ns (25.324%)  route 1.022ns (74.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.022     1.324    forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.369 r  forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.369    forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X14Y2          FDRE                                         r  forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.837     2.027    forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  forLoop_idx_0_1130799919[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.242ns (14.259%)  route 1.453ns (85.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.453     1.695    butt_cond/sync/D[0]
    SLICE_X53Y29         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.826     2.016    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.331ns (16.818%)  route 1.639ns (83.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.361     1.647    reset_cond/butt_reset_IBUF
    SLICE_X52Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.278     1.970    reset_cond/M_reset_cond_in
    SLICE_X52Y8          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y8          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.331ns (16.757%)  route 1.646ns (83.243%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.361     1.647    reset_cond/butt_reset_IBUF
    SLICE_X52Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.692 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.285     1.977    reset_cond/M_reset_cond_in
    SLICE_X48Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





