Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    RACHIT-PC
Date:        Fri Sep 09 00:54:09 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch UART_RX_Seven_Segment_syn.prj
ProductType: synplify_pro





log file: "D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.srr"
Running: UART_RX_Seven_Segment_Implmnt in foreground

Running UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt

Running: compile (Compile) on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt
# Fri Sep 09 00:54:09 2022

Running: compile_flow (Compile Process) on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt
# Fri Sep 09 00:54:09 2022

Running: compiler (Compile Input) on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt
# Fri Sep 09 00:54:09 2022
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\synwork\UART_RX_Seven_Segment_comp.srs to D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.srs

compiler completed
# Fri Sep 09 00:54:10 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt
# Fri Sep 09 00:54:10 2022

multi_srs_gen completed
# Fri Sep 09 00:54:10 2022

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\synwork\UART_RX_Seven_Segment_mult.srs to D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.srs
Complete: Compile Process on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt

Running: premap (Pre-mapping) on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt
# Fri Sep 09 00:54:10 2022

premap completed
# Fri Sep 09 00:54:11 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt

Running: map (Map) on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt
# Fri Sep 09 00:54:11 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt
# Fri Sep 09 00:54:11 2022
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\synwork\UART_RX_Seven_Segment_m.srm to D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.srm

fpga_mapper completed with warnings
# Fri Sep 09 00:54:13 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt
Complete: Logic Synthesis on UART_RX_Seven_Segment_syn|UART_RX_Seven_Segment_Implmnt

exit status=0

exit status=0

