Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 08:31:24 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.782        0.000                      0                  471        0.202        0.000                      0                  471       49.500        0.000                       0                   203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              60.782        0.000                      0                  471        0.202        0.000                      0                  471       49.500        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       60.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.782ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.286ns  (logic 6.547ns (16.665%)  route 32.739ns (83.335%))
  Logic Levels:           36  (LUT2=1 LUT4=6 LUT5=3 LUT6=26)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.674    38.333    alu_manual/multiplier/p_119_in
    SLICE_X55Y88         LUT4 (Prop_lut4_I3_O)        0.328    38.661 r  alu_manual/D_aluout_q[28]_i_47/O
                         net (fo=5, routed)           0.668    39.330    alu_manual/multiplier/p_117_in
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    39.454 r  alu_manual/D_aluout_q[31]_i_53/O
                         net (fo=4, routed)           1.122    40.575    alu_manual/multiplier/p_84_in
    SLICE_X57Y91         LUT6 (Prop_lut6_I1_O)        0.124    40.699 r  alu_manual/D_aluout_q[31]_i_41/O
                         net (fo=1, routed)           0.797    41.497    alu_manual/D_aluout_q[31]_i_41_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I3_O)        0.124    41.621 r  alu_manual/D_aluout_q[31]_i_26/O
                         net (fo=3, routed)           1.078    42.699    alu_manual/D_aluout_q[31]_i_26_n_0
    SLICE_X58Y87         LUT5 (Prop_lut5_I4_O)        0.150    42.849 r  alu_manual/D_aluout_q[31]_i_12/O
                         net (fo=1, routed)           0.688    43.537    alu_manual/D_aluout_q[31]_i_12_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I0_O)        0.326    43.863 r  alu_manual/D_aluout_q[31]_i_4/O
                         net (fo=2, routed)           0.439    44.302    alu_manual/alu/abs/D_aluout_q_reg[31]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124    44.426 r  alu_manual/alu/abs/D_aluout_q[31]_i_1/O
                         net (fo=1, routed)           0.000    44.426    alu_manual/M_alu_out[31]
    SLICE_X60Y86         FDRE                                         r  alu_manual/D_aluout_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.503   104.907    alu_manual/CLK
    SLICE_X60Y86         FDRE                                         r  alu_manual/D_aluout_q_reg[31]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X60Y86         FDRE (Setup_fdre_C_D)        0.079   105.209    alu_manual/D_aluout_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.209    
                         arrival time                         -44.426    
  -------------------------------------------------------------------
                         slack                                 60.782    

Slack (MET) :             61.215ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.806ns  (logic 6.319ns (16.284%)  route 32.487ns (83.716%))
  Logic Levels:           36  (LUT2=1 LUT4=7 LUT5=3 LUT6=25)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.674    38.333    alu_manual/multiplier/p_119_in
    SLICE_X55Y88         LUT4 (Prop_lut4_I3_O)        0.328    38.661 r  alu_manual/D_aluout_q[28]_i_47/O
                         net (fo=5, routed)           0.668    39.330    alu_manual/multiplier/p_117_in
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    39.454 r  alu_manual/D_aluout_q[31]_i_53/O
                         net (fo=4, routed)           1.122    40.575    alu_manual/multiplier/p_84_in
    SLICE_X57Y91         LUT6 (Prop_lut6_I1_O)        0.124    40.699 r  alu_manual/D_aluout_q[31]_i_41/O
                         net (fo=1, routed)           0.797    41.497    alu_manual/D_aluout_q[31]_i_41_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I3_O)        0.124    41.621 r  alu_manual/D_aluout_q[31]_i_26/O
                         net (fo=3, routed)           1.078    42.699    alu_manual/D_aluout_q[31]_i_26_n_0
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.124    42.823 r  alu_manual/D_aluout_q[30]_i_6/O
                         net (fo=2, routed)           0.451    43.274    alu_manual/alu/abs/D_aluout_q_reg[30]_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    43.398 r  alu_manual/alu/abs/D_aluout_q[30]_i_3/O
                         net (fo=1, routed)           0.424    43.822    alu_manual/alu/abs/D_aluout_q[30]_i_3_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.124    43.946 r  alu_manual/alu/abs/D_aluout_q[30]_i_1/O
                         net (fo=1, routed)           0.000    43.946    alu_manual/M_alu_out[30]
    SLICE_X62Y84         FDRE                                         r  alu_manual/D_aluout_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.503   104.907    alu_manual/CLK
    SLICE_X62Y84         FDRE                                         r  alu_manual/D_aluout_q_reg[30]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)        0.031   105.161    alu_manual/D_aluout_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.161    
                         arrival time                         -43.946    
  -------------------------------------------------------------------
                         slack                                 61.215    

Slack (MET) :             61.628ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.280ns  (logic 6.195ns (16.183%)  route 32.085ns (83.817%))
  Logic Levels:           35  (LUT2=2 LUT4=6 LUT5=4 LUT6=23)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.674    38.333    alu_manual/multiplier/p_119_in
    SLICE_X55Y88         LUT4 (Prop_lut4_I3_O)        0.328    38.661 r  alu_manual/D_aluout_q[28]_i_47/O
                         net (fo=5, routed)           0.992    39.653    alu_manual/multiplier/p_117_in
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.124    39.777 r  alu_manual/D_aluout_q[31]_i_55/O
                         net (fo=3, routed)           0.514    40.290    alu_manual/D_aluout_q[31]_i_55_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    40.414 r  alu_manual/D_aluout_q[31]_i_36/O
                         net (fo=3, routed)           0.975    41.389    alu_manual/D_aluout_q[31]_i_36_n_0
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    41.513 r  alu_manual/D_aluout_q[29]_i_6/O
                         net (fo=1, routed)           0.482    41.995    alu_manual/alu/abs/D_aluout_q_reg[29]_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    42.119 r  alu_manual/alu/abs/D_aluout_q[29]_i_3/O
                         net (fo=1, routed)           0.759    42.878    alu_manual/alu/abs/D_aluout_q[29]_i_3_n_0
    SLICE_X64Y83         LUT5 (Prop_lut5_I2_O)        0.124    43.002 r  alu_manual/alu/abs/D_aluout_q[29]_i_1/O
                         net (fo=2, routed)           0.418    43.420    alu_manual/M_alu_out[29]
    SLICE_X65Y83         FDRE                                         r  alu_manual/D_aluout_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.502   104.906    alu_manual/CLK
    SLICE_X65Y83         FDRE                                         r  alu_manual/D_aluout_q_reg[29]/C
                         clock pessimism              0.258   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)       -0.081   105.048    alu_manual/D_aluout_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.048    
                         arrival time                         -43.420    
  -------------------------------------------------------------------
                         slack                                 61.628    

Slack (MET) :             63.503ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.439ns  (logic 5.947ns (16.320%)  route 30.492ns (83.680%))
  Logic Levels:           33  (LUT2=1 LUT4=5 LUT5=2 LUT6=25)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.739    38.398    alu_manual/multiplier/p_119_in
    SLICE_X55Y88         LUT6 (Prop_lut6_I3_O)        0.328    38.726 r  alu_manual/D_aluout_q[28]_i_22/O
                         net (fo=5, routed)           1.489    40.215    alu_manual/multiplier/p_60_in
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    40.339 r  alu_manual/D_aluout_q[28]_i_10/O
                         net (fo=1, routed)           0.293    40.632    alu_manual/alu/abs/M_multiplier_mul[6]
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  alu_manual/alu/abs/D_aluout_q[28]_i_2/O
                         net (fo=1, routed)           0.309    41.065    alu_manual/alu/abs/D_aluout_q[28]_i_2_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    41.189 r  alu_manual/alu/abs/D_aluout_q[28]_i_1/O
                         net (fo=2, routed)           0.390    41.579    alu_manual/M_alu_out[28]
    SLICE_X60Y83         FDRE                                         r  alu_manual/D_aluout_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.501   104.905    alu_manual/CLK
    SLICE_X60Y83         FDRE                                         r  alu_manual/D_aluout_q_reg[28]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.045   105.083    alu_manual/D_aluout_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                         -41.579    
  -------------------------------------------------------------------
                         slack                                 63.503    

Slack (MET) :             64.068ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        35.859ns  (logic 5.823ns (16.239%)  route 30.036ns (83.762%))
  Logic Levels:           32  (LUT2=1 LUT4=5 LUT5=3 LUT6=23)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.911    38.570    alu_manual/multiplier/p_119_in
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.328    38.898 r  alu_manual/D_aluout_q[27]_i_6/O
                         net (fo=1, routed)           0.499    39.397    alu_manual/alu/abs/p_52_in
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  alu_manual/alu/abs/D_aluout_q[27]_i_3/O
                         net (fo=1, routed)           0.802    40.323    alu_manual/alu/abs/D_aluout_q[27]_i_3_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.447 r  alu_manual/alu/abs/D_aluout_q[27]_i_1/O
                         net (fo=2, routed)           0.552    40.999    alu_manual/M_alu_out[27]
    SLICE_X63Y83         FDRE                                         r  alu_manual/D_aluout_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.502   104.906    alu_manual/CLK
    SLICE_X63Y83         FDRE                                         r  alu_manual/D_aluout_q_reg[27]/C
                         clock pessimism              0.258   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.061   105.068    alu_manual/D_aluout_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.068    
                         arrival time                         -40.999    
  -------------------------------------------------------------------
                         slack                                 64.068    

Slack (MET) :             64.967ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.941ns  (logic 5.469ns (15.652%)  route 29.472ns (84.348%))
  Logic Levels:           31  (LUT2=1 LUT4=5 LUT5=3 LUT6=22)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.124    37.633 r  alu_manual/D_aluout_q[26]_i_5/O
                         net (fo=1, routed)           1.006    38.640    alu_manual/alu/abs/p_78_in
    SLICE_X57Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.764 r  alu_manual/alu/abs/D_aluout_q[26]_i_3/O
                         net (fo=1, routed)           0.660    39.424    alu_manual/alu/abs/D_aluout_q[26]_i_3_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I2_O)        0.124    39.548 r  alu_manual/alu/abs/D_aluout_q[26]_i_1/O
                         net (fo=2, routed)           0.533    40.081    alu_manual/M_alu_out[26]
    SLICE_X63Y83         FDRE                                         r  alu_manual/D_aluout_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.502   104.906    alu_manual/CLK
    SLICE_X63Y83         FDRE                                         r  alu_manual/D_aluout_q_reg[26]/C
                         clock pessimism              0.258   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.081   105.048    alu_manual/D_aluout_q_reg[26]
  -------------------------------------------------------------------
                         required time                        105.048    
                         arrival time                         -40.081    
  -------------------------------------------------------------------
                         slack                                 64.967    

Slack (MET) :             65.684ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.274ns  (logic 5.119ns (14.935%)  route 29.155ns (85.065%))
  Logic Levels:           30  (LUT2=2 LUT4=4 LUT5=2 LUT6=22)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           1.155    33.635    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.759 r  alu_manual/D_aluout_q[25]_i_21/O
                         net (fo=3, routed)           0.654    34.413    alu_manual/multiplier/p_353_in
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124    34.537 r  alu_manual/D_aluout_q[25]_i_15/O
                         net (fo=8, routed)           0.996    35.533    alu_manual/multiplier/p_275_in
    SLICE_X52Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.657 r  alu_manual/D_aluout_q[25]_i_10/O
                         net (fo=2, routed)           0.970    36.626    alu_manual/multiplier/p_143_in
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124    36.750 r  alu_manual/D_aluout_q[25]_i_6/O
                         net (fo=1, routed)           0.723    37.473    alu_manual/alu/abs/p_109_in
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.124    37.597 r  alu_manual/alu/abs/D_aluout_q[25]_i_3/O
                         net (fo=1, routed)           0.885    38.482    alu_manual/alu/abs/D_aluout_q[25]_i_3_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    38.606 r  alu_manual/alu/abs/D_aluout_q[25]_i_1/O
                         net (fo=2, routed)           0.808    39.414    alu_manual/M_alu_out[25]
    SLICE_X64Y84         FDRE                                         r  alu_manual/D_aluout_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.503   104.907    alu_manual/CLK
    SLICE_X64Y84         FDRE                                         r  alu_manual/D_aluout_q_reg[25]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.031   105.099    alu_manual/D_aluout_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.099    
                         arrival time                         -39.414    
  -------------------------------------------------------------------
                         slack                                 65.684    

Slack (MET) :             67.675ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.234ns  (logic 4.995ns (15.496%)  route 27.239ns (84.504%))
  Logic Levels:           29  (LUT2=1 LUT4=5 LUT5=1 LUT6=22)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.324    32.561    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.124    32.685 r  alu_manual/D_aluout_q[23]_i_9/O
                         net (fo=6, routed)           0.844    33.529    alu_manual/multiplier/p_279_in
    SLICE_X52Y86         LUT4 (Prop_lut4_I0_O)        0.124    33.653 r  alu_manual/D_aluout_q[24]_i_30/O
                         net (fo=5, routed)           0.810    34.463    alu_manual/multiplier/p_299_in
    SLICE_X53Y87         LUT6 (Prop_lut6_I2_O)        0.124    34.587 r  alu_manual/D_aluout_q[24]_i_18/O
                         net (fo=2, routed)           0.462    35.048    alu_manual/multiplier/p_184_in
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124    35.172 r  alu_manual/D_aluout_q[24]_i_6/O
                         net (fo=1, routed)           1.015    36.187    alu_manual/alu/abs/M_multiplier_mul[5]
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124    36.311 r  alu_manual/alu/abs/D_aluout_q[24]_i_2/O
                         net (fo=1, routed)           0.340    36.651    alu_manual/alu/abs/D_aluout_q[24]_i_2_n_0
    SLICE_X57Y83         LUT6 (Prop_lut6_I0_O)        0.124    36.775 r  alu_manual/alu/abs/D_aluout_q[24]_i_1/O
                         net (fo=2, routed)           0.598    37.374    alu_manual/M_alu_out[24]
    SLICE_X62Y84         FDRE                                         r  alu_manual/D_aluout_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.503   104.907    alu_manual/CLK
    SLICE_X62Y84         FDRE                                         r  alu_manual/D_aluout_q_reg[24]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)       -0.081   105.049    alu_manual/D_aluout_q_reg[24]
  -------------------------------------------------------------------
                         required time                        105.049    
                         arrival time                         -37.374    
  -------------------------------------------------------------------
                         slack                                 67.675    

Slack (MET) :             69.143ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.812ns  (logic 4.747ns (15.406%)  route 26.065ns (84.594%))
  Logic Levels:           27  (LUT2=1 LUT4=4 LUT5=2 LUT6=20)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.324    32.561    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.124    32.685 r  alu_manual/D_aluout_q[23]_i_9/O
                         net (fo=6, routed)           0.586    33.271    alu_manual/multiplier/p_279_in
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.124    33.395 r  alu_manual/D_aluout_q[23]_i_6/O
                         net (fo=1, routed)           1.151    34.546    alu_manual/alu/abs/p_186_in
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.124    34.670 r  alu_manual/alu/abs/D_aluout_q[23]_i_3/O
                         net (fo=1, routed)           0.451    35.121    alu_manual/alu/abs/D_aluout_q[23]_i_3_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I2_O)        0.124    35.245 r  alu_manual/alu/abs/D_aluout_q[23]_i_1/O
                         net (fo=2, routed)           0.707    35.952    alu_manual/M_alu_out[23]
    SLICE_X60Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.500   104.904    alu_manual/CLK
    SLICE_X60Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[23]/C
                         clock pessimism              0.258   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X60Y82         FDRE (Setup_fdre_C_D)       -0.031   105.096    alu_manual/D_aluout_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.096    
                         arrival time                         -35.952    
  -------------------------------------------------------------------
                         slack                                 69.143    

Slack (MET) :             71.470ns  (required time - arrival time)
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_aluout_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.496ns  (logic 4.393ns (15.416%)  route 24.103ns (84.584%))
  Logic Levels:           26  (LUT2=1 LUT4=4 LUT5=2 LUT6=19)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.900    30.025    alu_manual/multiplier/p_529_in
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    30.149 r  alu_manual/D_aluout_q[22]_i_11/O
                         net (fo=3, routed)           1.017    31.166    alu_manual/multiplier/p_420_in
    SLICE_X49Y86         LUT6 (Prop_lut6_I1_O)        0.124    31.290 r  alu_manual/D_aluout_q[22]_i_7/O
                         net (fo=3, routed)           0.613    31.902    alu_manual/multiplier/p_281_in
    SLICE_X52Y86         LUT4 (Prop_lut4_I0_O)        0.124    32.026 r  alu_manual/D_aluout_q[22]_i_5/O
                         net (fo=1, routed)           0.655    32.682    alu_manual/alu/abs/p_232_in
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    32.806 r  alu_manual/alu/abs/D_aluout_q[22]_i_3/O
                         net (fo=1, routed)           0.706    33.512    alu_manual/alu/abs/D_aluout_q[22]_i_3_n_0
    SLICE_X57Y82         LUT5 (Prop_lut5_I2_O)        0.124    33.636 r  alu_manual/alu/abs/D_aluout_q[22]_i_1/O
                         net (fo=2, routed)           0.000    33.636    alu_manual/M_alu_out[22]
    SLICE_X57Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.435   104.839    alu_manual/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[22]/C
                         clock pessimism              0.271   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)        0.031   105.106    alu_manual/D_aluout_q_reg[22]
  -------------------------------------------------------------------
                         required time                        105.106    
                         arrival time                         -33.636    
  -------------------------------------------------------------------
                         slack                                 71.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 alu_manual/D_error_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_error_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.593     1.537    alu_manual/CLK
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_manual/D_error_counter_q_reg[2]/Q
                         net (fo=12, routed)          0.120     1.798    alu_manual/D_error_counter_q_reg[2]
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  alu_manual/D_error_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    alu_manual/p_0_in__0[4]
    SLICE_X63Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.863     2.053    alu_manual/CLK
    SLICE_X63Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[4]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.091     1.641    alu_manual/D_error_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.590     1.534    alu_manual/CLK
    SLICE_X60Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  alu_manual/FSM_sequential_D_states_q_reg[0]/Q
                         net (fo=69, routed)          0.106     1.804    alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/Q[0]
    SLICE_X61Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/FSM_sequential_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    alu_manual/D_states_d[1]
    SLICE_X61Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.860     2.049    alu_manual/CLK
    SLICE_X61Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.091     1.638    alu_manual/FSM_sequential_D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.761%)  route 0.160ns (46.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.590     1.534    alu_manual/CLK
    SLICE_X61Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  alu_manual/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=98, routed)          0.160     1.835    alu_manual/slow_clock_edge/Q[1]
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.880 r  alu_manual/slow_clock_edge/FSM_sequential_D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    alu_manual/D_states_d[0]
    SLICE_X60Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.860     2.049    alu_manual/CLK
    SLICE_X60Y88         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[0]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.120     1.667    alu_manual/FSM_sequential_D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/forLoop_idx_0_482562530[0].io_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.591     1.535    alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/CLK
    SLICE_X65Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/D_ctr_q_reg[0]/Q
                         net (fo=5, routed)           0.082     1.745    alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/D_ctr_q[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.099     1.844 r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/D_last_q_i_1__2/O
                         net (fo=1, routed)           0.000     1.844    alu_manual/forLoop_idx_0_482562530[0].io_button_edge/D_last_q_reg_0[0]
    SLICE_X65Y88         FDRE                                         r  alu_manual/forLoop_idx_0_482562530[0].io_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     2.051    alu_manual/forLoop_idx_0_482562530[0].io_button_edge/CLK
    SLICE_X65Y88         FDRE                                         r  alu_manual/forLoop_idx_0_482562530[0].io_button_edge/D_last_q_reg/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.092     1.627    alu_manual/forLoop_idx_0_482562530[0].io_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/D_state_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.213ns (61.803%)  route 0.132ns (38.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.589     1.533    alu_manual/CLK
    SLICE_X60Y87         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=103, routed)         0.132     1.828    alu_manual/D_states_q[2]
    SLICE_X61Y87         LUT5 (Prop_lut5_I3_O)        0.049     1.877 r  alu_manual/D_state_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    alu_manual/D_state_counter_q[1]_i_1_n_0
    SLICE_X61Y87         FDRE                                         r  alu_manual/D_state_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.858     2.047    alu_manual/CLK
    SLICE_X61Y87         FDRE                                         r  alu_manual/D_state_counter_q_reg[1]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.104     1.650    alu_manual/D_state_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.591     1.535    alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/CLK
    SLICE_X65Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.120     1.782    alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_d[1]
    SLICE_X65Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     2.051    alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/CLK
    SLICE_X65Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.017     1.552    alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alu_manual/D_slow_clock_enable_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.721%)  route 0.166ns (44.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X60Y86         FDRE                                         r  alu_manual/D_slow_clock_enable_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.696 f  alu_manual/D_slow_clock_enable_q_reg/Q
                         net (fo=6, routed)           0.166     1.862    alu_manual/D_slow_clock_enable_q
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  alu_manual/FSM_sequential_D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.907    alu_manual/D_states_d[3]
    SLICE_X60Y87         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.858     2.047    alu_manual/CLK
    SLICE_X60Y87         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[3]/C
                         clock pessimism             -0.500     1.548    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.121     1.669    alu_manual/FSM_sequential_D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.582     1.526    reset_cond/CLK
    SLICE_X59Y77         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.837    reset_cond/D_stage_d[1]
    SLICE_X59Y77         FDSE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.849     2.038    reset_cond/CLK
    SLICE_X59Y77         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X59Y77         FDSE (Hold_fdse_C_D)         0.066     1.592    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.591     1.535    alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/CLK
    SLICE_X64Y89         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=4, routed)           0.175     1.874    alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.043     1.917 r  alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     2.051    alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/CLK
    SLICE_X64Y89         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.131     1.666    alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.591     1.535    alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/CLK
    SLICE_X64Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=4, routed)           0.175     1.874    alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X64Y88         LUT3 (Prop_lut3_I1_O)        0.043     1.917 r  alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     2.051    alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/CLK
    SLICE_X64Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.131     1.666    alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X63Y87   alu_manual/D_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y86   alu_manual/D_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y86   alu_manual/D_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y86   alu_manual/D_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y86   alu_manual/D_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y86   alu_manual/D_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y85   alu_manual/D_a_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y85   alu_manual/D_a_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X63Y87   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X63Y87   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X63Y87   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X63Y87   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y86   alu_manual/D_a_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.433ns  (logic 7.989ns (23.895%)  route 25.444ns (76.105%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=1 LUT6=18 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           1.155    21.192    alu_manual/error_renderer/M_alu_n
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.316 r  alu_manual/error_renderer/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.500    21.816    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.940 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799    22.739    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.863 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.564    23.427    alu_manual/error_renderer/io_segment[6]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.551 r  alu_manual/error_renderer/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.303    29.855    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    33.433 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.433    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.350ns  (logic 7.978ns (23.923%)  route 25.372ns (76.077%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=1 LUT6=18 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 f  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           1.155    21.192    alu_manual/error_renderer/M_alu_n
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.316 f  alu_manual/error_renderer/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.500    21.816    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.940 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799    22.739    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.863 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.651    23.514    alu_manual/error_renderer/io_segment[6]
    SLICE_X59Y92         LUT4 (Prop_lut4_I2_O)        0.124    23.638 r  alu_manual/error_renderer/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.144    29.782    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    33.350 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.350    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.316ns  (logic 7.978ns (23.946%)  route 25.338ns (76.054%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=1 LUT6=18 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 f  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           1.155    21.192    alu_manual/error_renderer/M_alu_n
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.316 f  alu_manual/error_renderer/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.500    21.816    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.940 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799    22.739    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.863 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.565    23.428    alu_manual/seg/ctr/D_ctr_q_reg[17]_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I2_O)        0.124    23.552 r  alu_manual/seg/ctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.196    29.749    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    33.316 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.316    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.099ns  (logic 8.215ns (24.819%)  route 24.885ns (75.181%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=1 LUT6=18 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           1.155    21.192    alu_manual/error_renderer/M_alu_n
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.316 r  alu_manual/error_renderer/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.500    21.816    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.940 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799    22.739    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.863 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.651    23.514    alu_manual/error_renderer/io_segment[6]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.152    23.666 r  alu_manual/error_renderer/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.657    29.323    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.777    33.099 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.099    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.912ns  (logic 8.177ns (24.846%)  route 24.735ns (75.154%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=1 LUT6=18 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           1.155    21.192    alu_manual/error_renderer/M_alu_n
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.316 r  alu_manual/error_renderer/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.500    21.816    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.940 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799    22.739    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.863 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.414    23.277    alu_manual/error_renderer/io_segment[6]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.118    23.395 r  alu_manual/error_renderer/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.744    29.139    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.773    32.912 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.912    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.674ns  (logic 8.188ns (25.060%)  route 24.486ns (74.940%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=1 LUT6=18 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 f  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           1.155    21.192    alu_manual/error_renderer/M_alu_n
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.316 f  alu_manual/error_renderer/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.500    21.816    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.940 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799    22.739    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.863 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.565    23.428    alu_manual/seg/ctr/D_ctr_q_reg[17]_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I2_O)        0.120    23.548 r  alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.344    28.892    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.782    32.674 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.674    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.243ns  (logic 7.974ns (24.732%)  route 24.269ns (75.268%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=1 LUT6=18 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 f  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           1.155    21.192    alu_manual/error_renderer/M_alu_n
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.316 f  alu_manual/error_renderer/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.500    21.816    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.940 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.799    22.739    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.863 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.414    23.277    alu_manual/error_renderer/io_segment[6]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.401 r  alu_manual/error_renderer/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.278    28.679    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    32.243 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.243    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.789ns  (logic 8.310ns (26.142%)  route 23.479ns (73.858%))
  Logic Levels:           25  (IBUF=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           0.318    21.294    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.418 r  alu_manual/D_aluout_q[0]_i_7/O
                         net (fo=1, routed)           1.165    22.582    alu_manual/alu/abs/D_aluout_q_reg[0]_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.706 r  alu_manual/alu/abs/D_aluout_q[0]_i_6/O
                         net (fo=2, routed)           0.437    23.143    alu_manual/alu/abs/M_alu_out[0]
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.267 r  alu_manual/alu/abs/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    23.267    alu_manual/alu/abs/led_OBUF[0]_inst_i_2_n_0
    SLICE_X63Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    23.479 r  alu_manual/alu/abs/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.622    28.101    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.688    31.789 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.789    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.374ns  (logic 8.200ns (27.915%)  route 21.174ns (72.085%))
  Logic Levels:           24  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=17 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.863    20.899    alu_manual/M_alu_n
    SLICE_X60Y86         LUT2 (Prop_lut2_I0_O)        0.124    21.023 f  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=1, routed)           0.666    21.690    alu_manual/alu/abs/io_led[2][7]_INST_0_i_3_1
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.814 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.814    alu_manual/alu/abs/io_led[2][7]_INST_0_i_6_n_0
    SLICE_X60Y86         MUXF7 (Prop_muxf7_I0_O)      0.209    22.023 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.612    22.635    alu_manual/alu/abs/io_led[2][7]_INST_0_i_3_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.297    22.932 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.910    25.842    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    29.374 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    29.374    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.302ns  (logic 7.882ns (27.851%)  route 20.419ns (72.149%))
  Logic Levels:           23  (IBUF=1 LUT4=1 LUT5=3 LUT6=16 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 f  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 f  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 f  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 f  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 f  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 f  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 f  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 f  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 f  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 f  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 f  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 f  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 f  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 r  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.124    18.917 r  alu_manual/D_aluout_q[30]_i_2/O
                         net (fo=3, routed)           0.822    19.739    alu_manual/alu/abs/D_aluout_q_reg[30]
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124    19.863 f  alu_manual/alu/abs/io_led[2][6]_INST_0_i_7/O
                         net (fo=1, routed)           0.805    20.668    alu_manual/alu/abs/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.124    20.792 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.573    21.365    alu_manual/alu/abs/io_led[2][6]_INST_0_i_6_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I4_O)        0.124    21.489 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.489    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X63Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    21.701 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.897    24.598    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.704    28.302 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    28.302    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.823ns  (logic 1.779ns (46.522%)  route 2.044ns (53.478%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 f  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 f  D_aluout_q_reg[31]_i_8/O
                         net (fo=4, routed)           0.778     1.022    alu_manual/D_aluout_q_reg[6]_1
    SLICE_X64Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.067 r  alu_manual/D_aluout_q[31]_i_2/O
                         net (fo=25, routed)          0.160     1.227    alu_manual/alu/abs/D_aluout_q_reg[6]
    SLICE_X64Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.272 r  alu_manual/alu/abs/D_aluout_q[29]_i_1/O
                         net (fo=2, routed)           0.158     1.430    alu_manual/alu/abs/D[29]
    SLICE_X65Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.475 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.213     1.689    alu_manual/alu/abs/io_led[2][5]_INST_0_i_4_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.734    alu_manual/alu/abs/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.062     1.796 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.735     2.531    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.292     3.823 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.823    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][3]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.912ns  (logic 1.841ns (47.068%)  route 2.071ns (52.932%))
  Logic Levels:           8  (IBUF=1 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[2][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][3]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  D_aluout_q_reg[28]_i_43/O
                         net (fo=1, routed)           0.590     0.847    alu_manual/D_aluout_q[31]_i_21_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.892 r  alu_manual/D_aluout_q[28]_i_19/O
                         net (fo=32, routed)          0.202     1.094    alu_manual/M_alu_alufn_signal[3]
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.139 r  alu_manual/D_aluout_q[28]_i_7/O
                         net (fo=1, routed)           0.135     1.275    alu_manual/alu/abs/D_aluout_q_reg[28]
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.320 r  alu_manual/alu/abs/D_aluout_q[28]_i_1/O
                         net (fo=2, routed)           0.133     1.452    alu_manual/alu/abs/D[28]
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.497 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.219     1.717    alu_manual/alu/abs/io_led[2][4]_INST_0_i_4_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.762    alu_manual/alu/abs/io_led[2][4]_INST_0_i_2_n_0
    SLICE_X60Y83         MUXF7 (Prop_muxf7_I0_O)      0.062     1.824 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.791     2.614    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.298     3.912 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.912    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.916ns  (logic 1.773ns (45.278%)  route 2.143ns (54.722%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           0.801     1.055    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.100 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         0.548     1.648    alu_manual/alu/abs/M_alu_alufn_signal[0]
    SLICE_X56Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.693 r  alu_manual/alu/abs/D_aluout_q[19]_i_1/O
                         net (fo=2, routed)           0.414     2.107    alu_manual/alu/abs/D[19]
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.045     2.152 r  alu_manual/alu/abs/io_led[1][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.152    alu_manual/alu/abs/io_led[1][3]_INST_0_i_2_n_0
    SLICE_X59Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     2.214 r  alu_manual/alu/abs/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.380     2.594    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.322     3.916 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.916    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.055ns  (logic 1.733ns (42.737%)  route 2.322ns (57.263%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  D_aluout_q_reg[31]_i_19/O
                         net (fo=4, routed)           0.743     0.986    alu_manual/D_aluout_q_reg[1]_0
    SLICE_X64Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.031 r  alu_manual/D_aluout_q[31]_i_6/O
                         net (fo=34, routed)          0.435     1.466    alu_manual/alu/abs/D_aluout_q_reg[6]_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.511 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.191     1.702    alu_manual/alu/abs/io_led[2][6]_INST_0_i_6_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.747 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.747    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X63Y84         MUXF7 (Prop_muxf7_I0_O)      0.062     1.809 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.953     2.762    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.293     4.055 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     4.055    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.066ns  (logic 1.751ns (43.078%)  route 2.314ns (56.922%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_aluout_q_reg[31]_i_20/O
                         net (fo=4, routed)           0.873     1.113    alu_manual/D_aluout_q_reg[1]_1
    SLICE_X64Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.158 f  alu_manual/D_aluout_q[28]_i_6/O
                         net (fo=32, routed)          0.537     1.695    alu_manual/alu/abs/D_aluout_q_reg[1]
    SLICE_X56Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.740 r  alu_manual/alu/abs/D_aluout_q[10]_i_1/O
                         net (fo=2, routed)           0.354     2.094    alu_manual/alu/abs/D[10]
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.045     2.139 r  alu_manual/alu/abs/io_led[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.139    alu_manual/alu/abs/io_led[0][2]_INST_0_i_2_n_0
    SLICE_X58Y81         MUXF7 (Prop_muxf7_I0_O)      0.062     2.201 r  alu_manual/alu/abs/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.550     2.751    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.314     4.066 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     4.066    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.067ns  (logic 1.735ns (42.665%)  route 2.332ns (57.335%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  D_aluout_q_reg[31]_i_19/O
                         net (fo=4, routed)           0.743     0.986    alu_manual/D_aluout_q_reg[1]_0
    SLICE_X64Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.031 r  alu_manual/D_aluout_q[31]_i_6/O
                         net (fo=34, routed)          0.520     1.551    alu_manual/alu/abs/D_aluout_q_reg[6]_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.596 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.596    alu_manual/alu/abs/io_led[2][7]_INST_0_i_6_n_0
    SLICE_X60Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.658 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.211     1.869    alu_manual/alu/abs/io_led[2][7]_INST_0_i_3_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.108     1.977 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.857     2.835    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.067 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     4.067    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.087ns  (logic 1.776ns (43.462%)  route 2.310ns (56.538%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  D_aluout_q_reg[31]_i_10/O
                         net (fo=4, routed)           0.737     0.958    alu_manual/D_aluout_q_reg[6]_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.003 f  alu_manual/D_aluout_q[31]_i_17/O
                         net (fo=24, routed)          0.644     1.647    alu_manual/alu/abs/D_aluout_q_reg[6]_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.692 r  alu_manual/alu/abs/D_aluout_q[18]_i_3/O
                         net (fo=1, routed)           0.194     1.886    alu_manual/alu/abs/D_aluout_q[18]_i_3_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.931 r  alu_manual/alu/abs/D_aluout_q[18]_i_1/O
                         net (fo=2, routed)           0.355     2.286    alu_manual/alu/abs/D[18]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.045     2.331 r  alu_manual/alu/abs/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.331    alu_manual/alu/abs/io_led[1][2]_INST_0_i_2_n_0
    SLICE_X59Y83         MUXF7 (Prop_muxf7_I0_O)      0.062     2.393 r  alu_manual/alu/abs/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.380     2.773    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.313     4.087 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     4.087    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.096ns  (logic 1.771ns (43.250%)  route 2.324ns (56.750%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 f  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 f  D_aluout_q_reg[31]_i_8/O
                         net (fo=4, routed)           0.778     1.022    alu_manual/D_aluout_q_reg[6]_1
    SLICE_X64Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.067 r  alu_manual/D_aluout_q[31]_i_2/O
                         net (fo=25, routed)          0.337     1.404    alu_manual/alu/abs/D_aluout_q_reg[6]
    SLICE_X58Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.449 r  alu_manual/alu/abs/D_aluout_q[26]_i_1/O
                         net (fo=2, routed)           0.228     1.677    alu_manual/alu/abs/D[26]
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.722 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.270     1.993    alu_manual/alu/abs/io_led[2][2]_INST_0_i_4_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.045     2.038 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.038    alu_manual/alu/abs/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X64Y83         MUXF7 (Prop_muxf7_I0_O)      0.062     2.100 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.711     2.810    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.285     4.096 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     4.096    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.108ns  (logic 1.676ns (40.796%)  route 2.432ns (59.204%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           0.801     1.055    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.100 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         0.715     1.815    alu_manual/alu/abs/M_alu_alufn_signal[0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  alu_manual/alu/abs/D_aluout_q[14]_i_1/O
                         net (fo=2, routed)           0.336     2.196    alu_manual/alu/abs/D[14]
    SLICE_X60Y80         LUT5 (Prop_lut5_I0_O)        0.045     2.241 r  alu_manual/alu/abs/io_led[0][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.115     2.356    alu_manual/alu/abs/io_led[0][6]_INST_0_i_2_n_0
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.401 r  alu_manual/alu/abs/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.465     2.866    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.108 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     4.108    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.234ns  (logic 10.584ns (22.408%)  route 36.650ns (77.592%))
  Logic Levels:           39  (LUT2=1 LUT4=6 LUT5=3 LUT6=27 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.674    38.333    alu_manual/multiplier/p_119_in
    SLICE_X55Y88         LUT4 (Prop_lut4_I3_O)        0.328    38.661 r  alu_manual/D_aluout_q[28]_i_47/O
                         net (fo=5, routed)           0.668    39.330    alu_manual/multiplier/p_117_in
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    39.454 r  alu_manual/D_aluout_q[31]_i_53/O
                         net (fo=4, routed)           1.122    40.575    alu_manual/multiplier/p_84_in
    SLICE_X57Y91         LUT6 (Prop_lut6_I1_O)        0.124    40.699 r  alu_manual/D_aluout_q[31]_i_41/O
                         net (fo=1, routed)           0.797    41.497    alu_manual/D_aluout_q[31]_i_41_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I3_O)        0.124    41.621 r  alu_manual/D_aluout_q[31]_i_26/O
                         net (fo=3, routed)           1.078    42.699    alu_manual/D_aluout_q[31]_i_26_n_0
    SLICE_X58Y87         LUT5 (Prop_lut5_I4_O)        0.150    42.849 r  alu_manual/D_aluout_q[31]_i_12/O
                         net (fo=1, routed)           0.688    43.537    alu_manual/D_aluout_q[31]_i_12_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I0_O)        0.326    43.863 r  alu_manual/D_aluout_q[31]_i_4/O
                         net (fo=2, routed)           0.827    44.690    alu_manual/alu/abs/D_aluout_q_reg[31]
    SLICE_X60Y86         LUT6 (Prop_lut6_I4_O)        0.124    44.814 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    44.814    alu_manual/alu/abs/io_led[2][7]_INST_0_i_6_n_0
    SLICE_X60Y86         MUXF7 (Prop_muxf7_I0_O)      0.209    45.023 f  alu_manual/alu/abs/io_led[2][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.612    45.635    alu_manual/alu/abs/io_led[2][7]_INST_0_i_3_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.297    45.932 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.910    48.843    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    52.374 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    52.374    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.201ns  (logic 10.359ns (21.946%)  route 36.842ns (78.054%))
  Logic Levels:           39  (LUT2=1 LUT4=7 LUT5=4 LUT6=25 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.674    38.333    alu_manual/multiplier/p_119_in
    SLICE_X55Y88         LUT4 (Prop_lut4_I3_O)        0.328    38.661 r  alu_manual/D_aluout_q[28]_i_47/O
                         net (fo=5, routed)           0.668    39.330    alu_manual/multiplier/p_117_in
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    39.454 r  alu_manual/D_aluout_q[31]_i_53/O
                         net (fo=4, routed)           1.122    40.575    alu_manual/multiplier/p_84_in
    SLICE_X57Y91         LUT6 (Prop_lut6_I1_O)        0.124    40.699 r  alu_manual/D_aluout_q[31]_i_41/O
                         net (fo=1, routed)           0.797    41.497    alu_manual/D_aluout_q[31]_i_41_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I3_O)        0.124    41.621 r  alu_manual/D_aluout_q[31]_i_26/O
                         net (fo=3, routed)           1.078    42.699    alu_manual/D_aluout_q[31]_i_26_n_0
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.124    42.823 r  alu_manual/D_aluout_q[30]_i_6/O
                         net (fo=2, routed)           0.956    43.779    alu_manual/alu/abs/D_aluout_q_reg[30]_1
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124    43.903 f  alu_manual/alu/abs/io_led[2][6]_INST_0_i_7/O
                         net (fo=1, routed)           0.805    44.708    alu_manual/alu/abs/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.124    44.832 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.573    45.405    alu_manual/alu/abs/io_led[2][6]_INST_0_i_6_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I4_O)        0.124    45.529 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    45.529    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X63Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    45.741 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.897    48.637    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.704    52.341 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    52.341    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.733ns  (logic 10.359ns (22.650%)  route 35.374ns (77.350%))
  Logic Levels:           39  (LUT2=2 LUT4=6 LUT5=4 LUT6=25 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.674    38.333    alu_manual/multiplier/p_119_in
    SLICE_X55Y88         LUT4 (Prop_lut4_I3_O)        0.328    38.661 r  alu_manual/D_aluout_q[28]_i_47/O
                         net (fo=5, routed)           0.992    39.653    alu_manual/multiplier/p_117_in
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.124    39.777 r  alu_manual/D_aluout_q[31]_i_55/O
                         net (fo=3, routed)           0.514    40.290    alu_manual/D_aluout_q[31]_i_55_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    40.414 r  alu_manual/D_aluout_q[31]_i_36/O
                         net (fo=3, routed)           0.975    41.389    alu_manual/D_aluout_q[31]_i_36_n_0
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    41.513 r  alu_manual/D_aluout_q[29]_i_6/O
                         net (fo=1, routed)           0.482    41.995    alu_manual/alu/abs/D_aluout_q_reg[29]_1
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    42.119 r  alu_manual/alu/abs/D_aluout_q[29]_i_3/O
                         net (fo=1, routed)           0.759    42.878    alu_manual/alu/abs/D_aluout_q[29]_i_3_n_0
    SLICE_X64Y83         LUT5 (Prop_lut5_I2_O)        0.124    43.002 r  alu_manual/alu/abs/D_aluout_q[29]_i_1/O
                         net (fo=2, routed)           0.495    43.497    alu_manual/alu/abs/D[29]
    SLICE_X65Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.621 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.645    44.266    alu_manual/alu/abs/io_led[2][5]_INST_0_i_4_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I5_O)        0.124    44.390 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    44.390    alu_manual/alu/abs/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    44.602 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.567    47.169    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.704    50.873 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    50.873    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.066ns  (logic 10.111ns (22.944%)  route 33.955ns (77.056%))
  Logic Levels:           37  (LUT2=1 LUT4=5 LUT5=2 LUT6=27 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.739    38.398    alu_manual/multiplier/p_119_in
    SLICE_X55Y88         LUT6 (Prop_lut6_I3_O)        0.328    38.726 r  alu_manual/D_aluout_q[28]_i_22/O
                         net (fo=5, routed)           1.489    40.215    alu_manual/multiplier/p_60_in
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    40.339 r  alu_manual/D_aluout_q[28]_i_10/O
                         net (fo=1, routed)           0.293    40.632    alu_manual/alu/abs/M_multiplier_mul[6]
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  alu_manual/alu/abs/D_aluout_q[28]_i_2/O
                         net (fo=1, routed)           0.309    41.065    alu_manual/alu/abs/D_aluout_q[28]_i_2_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    41.189 r  alu_manual/alu/abs/D_aluout_q[28]_i_1/O
                         net (fo=2, routed)           0.477    41.666    alu_manual/alu/abs/D[28]
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.124    41.790 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.666    42.456    alu_manual/alu/abs/io_led[2][4]_INST_0_i_4_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.124    42.580 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    42.580    alu_manual/alu/abs/io_led[2][4]_INST_0_i_2_n_0
    SLICE_X60Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    42.789 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.710    45.499    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.707    49.206 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    49.206    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.577ns  (logic 9.980ns (22.903%)  route 33.597ns (77.097%))
  Logic Levels:           36  (LUT2=1 LUT4=5 LUT5=3 LUT6=25 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.150    37.659 r  alu_manual/D_aluout_q[27]_i_8/O
                         net (fo=6, routed)           0.911    38.570    alu_manual/multiplier/p_119_in
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.328    38.898 r  alu_manual/D_aluout_q[27]_i_6/O
                         net (fo=1, routed)           0.499    39.397    alu_manual/alu/abs/p_52_in
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  alu_manual/alu/abs/D_aluout_q[27]_i_3/O
                         net (fo=1, routed)           0.802    40.323    alu_manual/alu/abs/D_aluout_q[27]_i_3_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.447 r  alu_manual/alu/abs/D_aluout_q[27]_i_1/O
                         net (fo=2, routed)           0.808    41.255    alu_manual/alu/abs/D[27]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    41.379 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_4/O
                         net (fo=1, routed)           0.808    42.187    alu_manual/alu/abs/io_led[2][3]_INST_0_i_4_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124    42.311 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    42.311    alu_manual/alu/abs/io_led[2][3]_INST_0_i_2_n_0
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    42.523 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.497    45.020    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.697    48.717 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    48.717    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.530ns  (logic 9.620ns (22.620%)  route 32.910ns (77.380%))
  Logic Levels:           35  (LUT2=1 LUT4=5 LUT5=3 LUT6=24 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           0.963    33.443    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.567 r  alu_manual/D_aluout_q[24]_i_31/O
                         net (fo=8, routed)           0.843    34.411    alu_manual/multiplier/p_277_in
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.146    34.557 r  alu_manual/D_aluout_q[25]_i_16/O
                         net (fo=3, routed)           0.904    35.461    alu_manual/D_aluout_q[25]_i_16_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.328    35.789 r  alu_manual/D_aluout_q[26]_i_11/O
                         net (fo=3, routed)           0.826    36.615    alu_manual/multiplier/p_198_in
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    36.739 r  alu_manual/D_aluout_q[26]_i_7/O
                         net (fo=3, routed)           0.770    37.509    alu_manual/multiplier/p_107_in
    SLICE_X54Y88         LUT4 (Prop_lut4_I0_O)        0.124    37.633 r  alu_manual/D_aluout_q[26]_i_5/O
                         net (fo=1, routed)           1.006    38.640    alu_manual/alu/abs/p_78_in
    SLICE_X57Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.764 r  alu_manual/alu/abs/D_aluout_q[26]_i_3/O
                         net (fo=1, routed)           0.660    39.424    alu_manual/alu/abs/D_aluout_q[26]_i_3_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I2_O)        0.124    39.548 r  alu_manual/alu/abs/D_aluout_q[26]_i_1/O
                         net (fo=2, routed)           0.653    40.201    alu_manual/alu/abs/D[26]
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124    40.325 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.802    41.128    alu_manual/alu/abs/io_led[2][2]_INST_0_i_4_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124    41.252 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.252    alu_manual/alu/abs/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X64Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    41.461 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.515    43.976    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.694    47.670 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    47.670    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.295ns  (logic 9.280ns (22.471%)  route 32.016ns (77.529%))
  Logic Levels:           34  (LUT2=2 LUT4=4 LUT5=2 LUT6=24 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.120    32.356    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    32.480 r  alu_manual/D_aluout_q[24]_i_34/O
                         net (fo=3, routed)           1.155    33.635    alu_manual/multiplier/p_416_in
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124    33.759 r  alu_manual/D_aluout_q[25]_i_21/O
                         net (fo=3, routed)           0.654    34.413    alu_manual/multiplier/p_353_in
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124    34.537 r  alu_manual/D_aluout_q[25]_i_15/O
                         net (fo=8, routed)           0.996    35.533    alu_manual/multiplier/p_275_in
    SLICE_X52Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.657 r  alu_manual/D_aluout_q[25]_i_10/O
                         net (fo=2, routed)           0.970    36.626    alu_manual/multiplier/p_143_in
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124    36.750 r  alu_manual/D_aluout_q[25]_i_6/O
                         net (fo=1, routed)           0.723    37.473    alu_manual/alu/abs/p_109_in
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.124    37.597 r  alu_manual/alu/abs/D_aluout_q[25]_i_3/O
                         net (fo=1, routed)           0.885    38.482    alu_manual/alu/abs/D_aluout_q[25]_i_3_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    38.606 r  alu_manual/alu/abs/D_aluout_q[25]_i_1/O
                         net (fo=2, routed)           1.047    39.654    alu_manual/alu/abs/D[25]
    SLICE_X65Y85         LUT6 (Prop_lut6_I5_O)        0.124    39.778 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    39.929    alu_manual/alu/abs/io_led[2][1]_INST_0_i_4_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I5_O)        0.124    40.053 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    40.053    alu_manual/alu/abs/io_led[2][1]_INST_0_i_2_n_0
    SLICE_X65Y85         MUXF7 (Prop_muxf7_I0_O)      0.212    40.265 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.470    42.735    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.701    46.435 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    46.435    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.105ns  (logic 9.155ns (22.827%)  route 30.951ns (77.173%))
  Logic Levels:           33  (LUT2=1 LUT4=5 LUT5=1 LUT6=24 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.324    32.561    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.124    32.685 r  alu_manual/D_aluout_q[23]_i_9/O
                         net (fo=6, routed)           0.844    33.529    alu_manual/multiplier/p_279_in
    SLICE_X52Y86         LUT4 (Prop_lut4_I0_O)        0.124    33.653 r  alu_manual/D_aluout_q[24]_i_30/O
                         net (fo=5, routed)           0.810    34.463    alu_manual/multiplier/p_299_in
    SLICE_X53Y87         LUT6 (Prop_lut6_I2_O)        0.124    34.587 r  alu_manual/D_aluout_q[24]_i_18/O
                         net (fo=2, routed)           0.462    35.048    alu_manual/multiplier/p_184_in
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124    35.172 r  alu_manual/D_aluout_q[24]_i_6/O
                         net (fo=1, routed)           1.015    36.187    alu_manual/alu/abs/M_multiplier_mul[5]
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124    36.311 r  alu_manual/alu/abs/D_aluout_q[24]_i_2/O
                         net (fo=1, routed)           0.340    36.651    alu_manual/alu/abs/D_aluout_q[24]_i_2_n_0
    SLICE_X57Y83         LUT6 (Prop_lut6_I0_O)        0.124    36.775 r  alu_manual/alu/abs/D_aluout_q[24]_i_1/O
                         net (fo=2, routed)           1.208    37.984    alu_manual/alu/abs/D[24]
    SLICE_X62Y85         LUT6 (Prop_lut6_I5_O)        0.124    38.108 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.800    38.907    alu_manual/alu/abs/io_led[2][0]_INST_0_i_4_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    39.031 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    39.031    alu_manual/alu/abs/io_led[2][0]_INST_0_i_2_n_0
    SLICE_X62Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    39.243 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.302    41.546    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.700    45.245 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    45.245    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.095ns  (logic 8.496ns (22.301%)  route 29.600ns (77.699%))
  Logic Levels:           30  (LUT2=1 LUT4=4 LUT5=4 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.920    30.045    alu_manual/multiplier/p_529_in
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.152    30.197 r  alu_manual/D_aluout_q[23]_i_22/O
                         net (fo=5, routed)           0.714    30.910    alu_manual/multiplier/p_557_in
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.326    31.236 r  alu_manual/D_aluout_q[23]_i_15/O
                         net (fo=6, routed)           1.324    32.561    alu_manual/multiplier/p_456_in
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.124    32.685 r  alu_manual/D_aluout_q[23]_i_9/O
                         net (fo=6, routed)           0.586    33.271    alu_manual/multiplier/p_279_in
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.124    33.395 r  alu_manual/D_aluout_q[23]_i_6/O
                         net (fo=1, routed)           1.151    34.546    alu_manual/alu/abs/p_186_in
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.124    34.670 r  alu_manual/alu/abs/D_aluout_q[23]_i_3/O
                         net (fo=1, routed)           0.451    35.121    alu_manual/alu/abs/D_aluout_q[23]_i_3_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I2_O)        0.124    35.245 r  alu_manual/alu/abs/D_aluout_q[23]_i_1/O
                         net (fo=2, routed)           0.814    36.059    alu_manual/alu/abs/D[23]
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124    36.183 r  alu_manual/alu/abs/io_led[1][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.658    36.842    alu_manual/alu/abs/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    36.966 r  alu_manual/alu/abs/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.769    39.735    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    43.235 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    43.235    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.430ns  (logic 8.144ns (22.986%)  route 27.286ns (77.014%))
  Logic Levels:           29  (LUT2=1 LUT4=4 LUT5=4 LUT6=19 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.556     5.140    alu_manual/CLK
    SLICE_X57Y88         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=82, routed)          2.988     8.584    alu_manual/D_a_q_reg_n_0_[4]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.708 r  alu_manual/D_aluout_q[4]_i_13/O
                         net (fo=2, routed)           0.957     9.665    alu_manual/D_aluout_q[4]_i_13_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  alu_manual/D_aluout_q[6]_i_27/O
                         net (fo=2, routed)           0.559    10.348    alu_manual/multiplier/p_2256_in
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.472 r  alu_manual/D_aluout_q[6]_i_18/O
                         net (fo=3, routed)           1.122    11.594    alu_manual/multiplier/p_2050_in
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.718 r  alu_manual/D_aluout_q[7]_i_13/O
                         net (fo=4, routed)           0.822    12.540    alu_manual/multiplier/p_2106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  alu_manual/D_aluout_q[9]_i_18/O
                         net (fo=2, routed)           1.056    13.719    alu_manual/D_aluout_q[9]_i_18_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  alu_manual/D_aluout_q[9]_i_15/O
                         net (fo=3, routed)           0.818    14.661    alu_manual/multiplier/p_1771_in
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.785 r  alu_manual/D_aluout_q[9]_i_12/O
                         net (fo=9, routed)           0.863    15.649    alu_manual/multiplier/p_1642_in
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  alu_manual/D_aluout_q[11]_i_20/O
                         net (fo=6, routed)           1.207    16.980    alu_manual/multiplier/p_1516_in
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.104 r  alu_manual/D_aluout_q[11]_i_17/O
                         net (fo=2, routed)           0.568    17.671    alu_manual/multiplier/p_1327_in
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.795 r  alu_manual/D_aluout_q[12]_i_11/O
                         net (fo=3, routed)           1.002    18.797    alu_manual/multiplier/p_1325_in
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.921 r  alu_manual/D_aluout_q[12]_i_7/O
                         net (fo=3, routed)           0.955    19.876    alu_manual/multiplier/p_1066_in
    SLICE_X46Y80         LUT4 (Prop_lut4_I0_O)        0.146    20.022 r  alu_manual/D_aluout_q[13]_i_8/O
                         net (fo=6, routed)           0.764    20.786    alu_manual/multiplier/p_1106_in
    SLICE_X46Y80         LUT5 (Prop_lut5_I1_O)        0.354    21.140 r  alu_manual/D_aluout_q[16]_i_32/O
                         net (fo=3, routed)           1.016    22.156    alu_manual/D_aluout_q[16]_i_32_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.355    22.511 r  alu_manual/D_aluout_q[16]_i_28/O
                         net (fo=3, routed)           1.009    23.520    alu_manual/multiplier/p_814_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.644 r  alu_manual/D_aluout_q[17]_i_23/O
                         net (fo=1, routed)           0.789    24.433    alu_manual/D_aluout_q[17]_i_23_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.557 r  alu_manual/D_aluout_q[17]_i_16/O
                         net (fo=2, routed)           0.312    24.869    alu_manual/multiplier/p_724_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.993 r  alu_manual/D_aluout_q[17]_i_9/O
                         net (fo=3, routed)           1.042    26.034    alu_manual/multiplier/p_611_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    26.186 r  alu_manual/D_aluout_q[18]_i_10/O
                         net (fo=6, routed)           0.666    26.852    alu_manual/multiplier/p_641_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.326    27.178 r  alu_manual/D_aluout_q[19]_i_16/O
                         net (fo=6, routed)           0.883    28.061    alu_manual/multiplier/p_639_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.124    28.185 r  alu_manual/D_aluout_q[21]_i_24/O
                         net (fo=3, routed)           0.816    29.001    alu_manual/multiplier/p_635_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    29.125 r  alu_manual/D_aluout_q[21]_i_14/O
                         net (fo=7, routed)           0.900    30.025    alu_manual/multiplier/p_529_in
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    30.149 r  alu_manual/D_aluout_q[22]_i_11/O
                         net (fo=3, routed)           1.017    31.166    alu_manual/multiplier/p_420_in
    SLICE_X49Y86         LUT6 (Prop_lut6_I1_O)        0.124    31.290 r  alu_manual/D_aluout_q[22]_i_7/O
                         net (fo=3, routed)           0.613    31.902    alu_manual/multiplier/p_281_in
    SLICE_X52Y86         LUT4 (Prop_lut4_I0_O)        0.124    32.026 r  alu_manual/D_aluout_q[22]_i_5/O
                         net (fo=1, routed)           0.655    32.682    alu_manual/alu/abs/p_232_in
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    32.806 r  alu_manual/alu/abs/D_aluout_q[22]_i_3/O
                         net (fo=1, routed)           0.706    33.512    alu_manual/alu/abs/D_aluout_q[22]_i_3_n_0
    SLICE_X57Y82         LUT5 (Prop_lut5_I2_O)        0.124    33.636 r  alu_manual/alu/abs/D_aluout_q[22]_i_1/O
                         net (fo=2, routed)           0.154    33.790    alu_manual/alu/abs/D[22]
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.124    33.914 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.722    34.636    alu_manual/alu/abs/io_led[1][6]_INST_0_i_2_n_0
    SLICE_X58Y82         LUT5 (Prop_lut5_I4_O)        0.124    34.760 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.307    37.067    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    40.570 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    40.570    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.431ns (73.001%)  route 0.529ns (26.999%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.585     1.529    alu_manual/CLK
    SLICE_X59Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  alu_manual/D_aluout_q_reg[20]/Q
                         net (fo=2, routed)           0.145     1.815    alu_manual/alu/abs/io_led[1][7][9]
    SLICE_X60Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.860 r  alu_manual/alu/abs/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.384     2.244    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.489 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.489    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.435ns (70.637%)  route 0.596ns (29.363%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.586     1.530    alu_manual/CLK
    SLICE_X58Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alu_manual/D_aluout_q_reg[13]/Q
                         net (fo=2, routed)           0.174     1.845    alu_manual/alu/abs/io_led[1][7][6]
    SLICE_X58Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.890 r  alu_manual/alu/abs/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.423     2.312    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.561 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     3.561    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.451ns (69.540%)  route 0.635ns (30.460%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.584     1.528    alu_manual/CLK
    SLICE_X60Y80         FDRE                                         r  alu_manual/D_aluout_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  alu_manual/D_aluout_q_reg[14]/Q
                         net (fo=2, routed)           0.170     1.862    alu_manual/alu/abs/io_led[1][7][7]
    SLICE_X62Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.907 r  alu_manual/alu/abs/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.465     2.372    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.614 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.614    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.564ns (74.703%)  route 0.530ns (25.297%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.586     1.530    alu_manual/CLK
    SLICE_X59Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alu_manual/D_aluout_q_reg[18]/Q
                         net (fo=2, routed)           0.149     1.820    alu_manual/in44[2]
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  alu_manual/io_led[1][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.865    alu_manual/alu/abs/io_led[1][2]
    SLICE_X59Y83         MUXF7 (Prop_muxf7_I1_O)      0.065     1.930 r  alu_manual/alu/abs/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.380     2.311    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.313     3.624 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.624    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.428ns (67.995%)  route 0.672ns (32.005%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.585     1.529    alu_manual/CLK
    SLICE_X58Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  alu_manual/D_aluout_q_reg[15]/Q
                         net (fo=2, routed)           0.151     1.821    alu_manual/alu/abs/io_led[1][7][8]
    SLICE_X59Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.866 r  alu_manual/alu/abs/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.521     2.387    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.630 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.630    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.573ns (72.095%)  route 0.609ns (27.905%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.586     1.530    alu_manual/CLK
    SLICE_X59Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alu_manual/D_aluout_q_reg[19]/Q
                         net (fo=2, routed)           0.229     1.899    alu_manual/in44[3]
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.944 r  alu_manual/io_led[1][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.944    alu_manual/alu/abs/io_led[1][3]
    SLICE_X59Y82         MUXF7 (Prop_muxf7_I1_O)      0.065     2.009 r  alu_manual/alu/abs/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.380     2.390    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.322     3.712 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.712    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.390ns (62.833%)  route 0.822ns (37.167%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.560     1.504    alu_manual/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  alu_manual/D_aluout_q_reg[22]/Q
                         net (fo=2, routed)           0.214     1.859    alu_manual/alu/abs/io_led[1][7][11]
    SLICE_X58Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.904 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.608     2.512    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.716 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.716    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.440ns (65.707%)  route 0.752ns (34.293%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.585     1.529    alu_manual/CLK
    SLICE_X59Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  alu_manual/D_aluout_q_reg[21]/Q
                         net (fo=2, routed)           0.355     2.025    alu_manual/alu/abs/io_led[1][7][10]
    SLICE_X60Y81         LUT5 (Prop_lut5_I2_O)        0.045     2.070 r  alu_manual/alu/abs/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.397     2.466    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.720 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.720    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.437ns (63.943%)  route 0.810ns (36.057%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.560     1.504    alu_manual/CLK
    SLICE_X57Y82         FDRE                                         r  alu_manual/D_aluout_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  alu_manual/D_aluout_q_reg[12]/Q
                         net (fo=2, routed)           0.324     1.969    alu_manual/alu/abs/io_led[1][7][5]
    SLICE_X58Y82         LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  alu_manual/alu/abs/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.486     2.500    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.751 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     3.751    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_aluout_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.564ns (67.161%)  route 0.765ns (32.839%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.585     1.529    alu_manual/CLK
    SLICE_X59Y81         FDRE                                         r  alu_manual/D_aluout_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  alu_manual/D_aluout_q_reg[17]/Q
                         net (fo=2, routed)           0.231     1.901    alu_manual/in44[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  alu_manual/io_led[1][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.946    alu_manual/alu/abs/io_led[1][1]
    SLICE_X59Y81         MUXF7 (Prop_muxf7_I1_O)      0.065     2.011 r  alu_manual/alu/abs/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.533     2.544    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.313     3.857 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.857    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.050ns  (logic 4.410ns (17.606%)  route 20.639ns (82.394%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 f  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.947    23.931    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.055 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.995    25.050    alu_manual/D_pass_counter_d
    SLICE_X60Y95         FDRE                                         r  alu_manual/D_pass_counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.508     4.912    alu_manual/CLK
    SLICE_X60Y95         FDRE                                         r  alu_manual/D_pass_counter_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.050ns  (logic 4.410ns (17.606%)  route 20.639ns (82.394%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 f  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.947    23.931    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.055 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.995    25.050    alu_manual/D_pass_counter_d
    SLICE_X60Y95         FDRE                                         r  alu_manual/D_pass_counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.508     4.912    alu_manual/CLK
    SLICE_X60Y95         FDRE                                         r  alu_manual/D_pass_counter_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.050ns  (logic 4.410ns (17.606%)  route 20.639ns (82.394%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 f  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.947    23.931    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.055 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.995    25.050    alu_manual/D_pass_counter_d
    SLICE_X60Y95         FDRE                                         r  alu_manual/D_pass_counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.508     4.912    alu_manual/CLK
    SLICE_X60Y95         FDRE                                         r  alu_manual/D_pass_counter_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.050ns  (logic 4.410ns (17.606%)  route 20.639ns (82.394%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 f  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.947    23.931    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.055 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.995    25.050    alu_manual/D_pass_counter_d
    SLICE_X60Y95         FDRE                                         r  alu_manual/D_pass_counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.508     4.912    alu_manual/CLK
    SLICE_X60Y95         FDRE                                         r  alu_manual/D_pass_counter_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.939ns  (logic 4.410ns (17.684%)  route 20.529ns (82.316%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 f  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.947    23.931    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.055 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.885    24.939    alu_manual/D_pass_counter_d
    SLICE_X59Y97         FDRE                                         r  alu_manual/D_pass_counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X59Y97         FDRE                                         r  alu_manual/D_pass_counter_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.939ns  (logic 4.410ns (17.684%)  route 20.529ns (82.316%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 f  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.947    23.931    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.055 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.885    24.939    alu_manual/D_pass_counter_d
    SLICE_X59Y97         FDRE                                         r  alu_manual/D_pass_counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X59Y97         FDRE                                         r  alu_manual/D_pass_counter_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.939ns  (logic 4.410ns (17.684%)  route 20.529ns (82.316%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 f  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.947    23.931    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.055 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.885    24.939    alu_manual/D_pass_counter_d
    SLICE_X59Y97         FDRE                                         r  alu_manual/D_pass_counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X59Y97         FDRE                                         r  alu_manual/D_pass_counter_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_error_counter_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.886ns  (logic 4.410ns (17.722%)  route 20.475ns (82.278%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 r  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 f  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.955    23.938    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.062 r  alu_manual/D_error_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.823    24.886    alu_manual/D_error_counter_d
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_error_counter_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.886ns  (logic 4.410ns (17.722%)  route 20.475ns (82.278%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 r  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 f  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.955    23.938    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.062 r  alu_manual/D_error_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.823    24.886    alu_manual/D_error_counter_d
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.509     4.913    alu_manual/CLK
    SLICE_X62Y93         FDRE                                         r  alu_manual/D_error_counter_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            alu_manual/D_pass_counter_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.798ns  (logic 4.410ns (17.785%)  route 20.388ns (82.215%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=2 LUT6=18)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_aluout_q_reg[28]_i_16/O
                         net (fo=1, routed)           1.988     3.474    alu_manual/D_aluout_q_reg[1]_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  alu_manual/D_aluout_q[28]_i_4/O
                         net (fo=154, routed)         3.468     7.066    alu_manual/M_alu_alufn_signal[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.190 r  alu_manual/D_aluout_q[3]_i_7/O
                         net (fo=3, routed)           1.077     8.268    alu_manual/D_aluout_q[3]_i_7_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  alu_manual/D_aluout_q[6]_i_8/O
                         net (fo=3, routed)           0.175     8.567    alu_manual/D_aluout_q[6]_i_8_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  alu_manual/D_aluout_q[6]_i_5/O
                         net (fo=3, routed)           0.435     9.125    alu_manual/D_aluout_q[6]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.249 r  alu_manual/D_aluout_q[11]_i_8/O
                         net (fo=3, routed)           0.600     9.849    alu_manual/D_aluout_q[11]_i_8_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  alu_manual/D_aluout_q[11]_i_5/O
                         net (fo=3, routed)           0.727    10.701    alu_manual/D_aluout_q[11]_i_5_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  alu_manual/D_aluout_q[13]_i_5/O
                         net (fo=3, routed)           0.606    11.431    alu_manual/D_aluout_q[13]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.555 r  alu_manual/D_aluout_q[17]_i_8/O
                         net (fo=3, routed)           0.286    11.841    alu_manual/D_aluout_q[17]_i_8_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  alu_manual/D_aluout_q[17]_i_5/O
                         net (fo=3, routed)           0.743    12.708    alu_manual/D_aluout_q[17]_i_5_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.832 r  alu_manual/D_aluout_q[18]_i_5/O
                         net (fo=3, routed)           0.333    13.165    alu_manual/D_aluout_q[18]_i_5_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.289 r  alu_manual/D_aluout_q[21]_i_5/O
                         net (fo=3, routed)           0.833    14.122    alu_manual/D_aluout_q[21]_i_5_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  alu_manual/D_aluout_q[23]_i_5/O
                         net (fo=3, routed)           0.845    15.091    alu_manual/D_aluout_q[23]_i_5_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  alu_manual/D_aluout_q[25]_i_5/O
                         net (fo=3, routed)           1.051    16.266    alu_manual/D_aluout_q[25]_i_5_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  alu_manual/D_aluout_q[27]_i_5/O
                         net (fo=3, routed)           0.858    17.248    alu_manual/D_aluout_q[27]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.372 r  alu_manual/D_aluout_q[29]_i_5/O
                         net (fo=3, routed)           0.828    18.200    alu_manual/D_aluout_q[29]_i_5_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.324 f  alu_manual/D_aluout_q[30]_i_5/O
                         net (fo=2, routed)           0.469    18.793    alu_manual/D_aluout_q[30]_i_5_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.118    18.911 r  alu_manual/D_aluout_q[31]_i_11/O
                         net (fo=3, routed)           0.800    19.711    alu_manual/D_aluout_q[31]_i_11_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.326    20.037 r  alu_manual/D_aluout_q[31]_i_3/O
                         net (fo=5, routed)           0.815    20.851    alu_manual/M_alu_n
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124    20.975 r  alu_manual/D_aluout_q[0]_i_11/O
                         net (fo=4, routed)           1.308    22.284    alu_manual/D_aluout_q[0]_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    22.408 f  alu_manual/D_error_counter_q[7]_i_6/O
                         net (fo=1, routed)           0.452    22.860    alu_manual/D_error_counter_q[7]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.984 r  alu_manual/D_error_counter_q[7]_i_3/O
                         net (fo=2, routed)           0.947    23.931    alu_manual/D_error_counter_q[7]_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    24.055 r  alu_manual/D_pass_counter_q[7]_i_1/O
                         net (fo=8, routed)           0.744    24.798    alu_manual/D_pass_counter_d
    SLICE_X59Y96         FDRE                                         r  alu_manual/D_pass_counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.508     4.912    alu_manual/CLK
    SLICE_X59Y96         FDRE                                         r  alu_manual/D_pass_counter_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.257ns (42.335%)  route 0.350ns (57.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.350     0.606    alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X64Y89         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     2.051    alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/sync/CLK
    SLICE_X64Y89         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.260ns (42.498%)  route 0.352ns (57.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.352     0.611    alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X65Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     2.051    alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/CLK
    SLICE_X65Y88         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.268ns (38.727%)  route 0.425ns (61.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.425     0.693    alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X64Y94         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.863     2.053    alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/sync/CLK
    SLICE_X64Y94         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[2].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_2128073202[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.270ns (34.888%)  route 0.503ns (65.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.503     0.773    alu_manual/forLoop_idx_0_2128073202[3].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X65Y89         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     2.051    alu_manual/forLoop_idx_0_2128073202[3].io_button_cond/sync/CLK
    SLICE_X65Y89         FDRE                                         r  alu_manual/forLoop_idx_0_2128073202[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.283ns (34.786%)  route 0.530ns (65.214%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  D_a_q_reg[17]_i_2/O
                         net (fo=4, routed)           0.530     0.769    alu_manual/D_b_q_reg[17]_0
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.044     0.813 r  alu_manual/D_a_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.813    alu_manual/D_a_q[1]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  alu_manual/D_a_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.859     2.049    alu_manual/CLK
    SLICE_X63Y87         FDRE                                         r  alu_manual/D_a_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.287ns (33.496%)  route 0.569ns (66.504%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  D_a_q_reg[16]_i_2/O
                         net (fo=4, routed)           0.569     0.811    alu_manual/D_b_q_reg[16]_0
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.045     0.856 r  alu_manual/D_a_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.856    alu_manual/D_a_q[0]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  alu_manual/D_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.859     2.049    alu_manual/CLK
    SLICE_X63Y87         FDRE                                         r  alu_manual/D_a_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.317ns (36.524%)  route 0.550ns (63.476%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  D_a_q_reg[26]_i_2/O
                         net (fo=4, routed)           0.550     0.822    alu_manual/D_b_q_reg[26]_0
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.867 r  alu_manual/D_a_q[10]_i_1/O
                         net (fo=1, routed)           0.000     0.867    alu_manual/D_a_q[10]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  alu_manual/D_a_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.829     2.019    alu_manual/CLK
    SLICE_X56Y86         FDRE                                         r  alu_manual/D_a_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[1][5]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.311ns (33.419%)  route 0.619ns (66.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[1][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][5]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  D_a_q_reg[29]_i_2/O
                         net (fo=4, routed)           0.619     0.882    alu_manual/D_a_q_reg[29]_0
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.048     0.930 r  alu_manual/D_a_q[13]_i_1/O
                         net (fo=1, routed)           0.000     0.930    alu_manual/D_a_q[13]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  alu_manual/D_a_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.829     2.019    alu_manual/CLK
    SLICE_X56Y86         FDRE                                         r  alu_manual/D_a_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.307ns (32.822%)  route 0.628ns (67.178%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  D_a_q_reg[28]_i_2/O
                         net (fo=4, routed)           0.628     0.890    alu_manual/D_a_q_reg[28]_0
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.935 r  alu_manual/D_a_q[28]_i_1/O
                         net (fo=1, routed)           0.000     0.935    alu_manual/D_a_q[28]_i_1_n_0
    SLICE_X56Y85         FDRE                                         r  alu_manual/D_a_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.829     2.019    alu_manual/CLK
    SLICE_X56Y85         FDRE                                         r  alu_manual/D_a_q_reg[28]/C

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.317ns (33.830%)  route 0.619ns (66.170%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  D_a_q_reg[26]_i_2/O
                         net (fo=4, routed)           0.619     0.891    alu_manual/D_b_q_reg[26]_0
    SLICE_X57Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.936 r  alu_manual/D_b_q[10]_i_1/O
                         net (fo=1, routed)           0.000     0.936    alu_manual/D_b_q[10]_i_1_n_0
    SLICE_X57Y86         FDRE                                         r  alu_manual/D_b_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.829     2.019    alu_manual/CLK
    SLICE_X57Y86         FDRE                                         r  alu_manual/D_b_q_reg[10]/C





