
stm_niso_watch_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f20c  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000d28c  0800f350  0800f350  00010350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801c5dc  0801c5dc  0001d5dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801c5e4  0801c5e4  0001d5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801c5e8  0801c5e8  0001d5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  20000008  0801c5ec  0001e008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003e4  200001e0  0801c7c4  0001e1e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200005c4  0801c7c4  0001e5c4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0001e1e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c3db  00000000  00000000  0001e210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000037f2  00000000  00000000  0003a5eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e30  00000000  00000000  0003dde0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000173d  00000000  00000000  0003fc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000266fe  00000000  00000000  0004134d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e8d3  00000000  00000000  00067a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f343b  00000000  00000000  0008631e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00179759  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000093e4  00000000  00000000  0017979c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000075  00000000  00000000  00182b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f334 	.word	0x0800f334

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	0800f334 	.word	0x0800f334

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b988 	b.w	8000e80 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	468e      	mov	lr, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	4688      	mov	r8, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14a      	bne.n	8000c2e <__udivmoddi4+0xa6>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d962      	bls.n	8000c64 <__udivmoddi4+0xdc>
 8000b9e:	fab2 f682 	clz	r6, r2
 8000ba2:	b14e      	cbz	r6, 8000bb8 <__udivmoddi4+0x30>
 8000ba4:	f1c6 0320 	rsb	r3, r6, #32
 8000ba8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bac:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb0:	40b7      	lsls	r7, r6
 8000bb2:	ea43 0808 	orr.w	r8, r3, r8
 8000bb6:	40b4      	lsls	r4, r6
 8000bb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bbc:	fa1f fc87 	uxth.w	ip, r7
 8000bc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bc4:	0c23      	lsrs	r3, r4, #16
 8000bc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bce:	fb01 f20c 	mul.w	r2, r1, ip
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x62>
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bdc:	f080 80ea 	bcs.w	8000db4 <__udivmoddi4+0x22c>
 8000be0:	429a      	cmp	r2, r3
 8000be2:	f240 80e7 	bls.w	8000db4 <__udivmoddi4+0x22c>
 8000be6:	3902      	subs	r1, #2
 8000be8:	443b      	add	r3, r7
 8000bea:	1a9a      	subs	r2, r3, r2
 8000bec:	b2a3      	uxth	r3, r4
 8000bee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bfe:	459c      	cmp	ip, r3
 8000c00:	d909      	bls.n	8000c16 <__udivmoddi4+0x8e>
 8000c02:	18fb      	adds	r3, r7, r3
 8000c04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c08:	f080 80d6 	bcs.w	8000db8 <__udivmoddi4+0x230>
 8000c0c:	459c      	cmp	ip, r3
 8000c0e:	f240 80d3 	bls.w	8000db8 <__udivmoddi4+0x230>
 8000c12:	443b      	add	r3, r7
 8000c14:	3802      	subs	r0, #2
 8000c16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c1a:	eba3 030c 	sub.w	r3, r3, ip
 8000c1e:	2100      	movs	r1, #0
 8000c20:	b11d      	cbz	r5, 8000c2a <__udivmoddi4+0xa2>
 8000c22:	40f3      	lsrs	r3, r6
 8000c24:	2200      	movs	r2, #0
 8000c26:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	428b      	cmp	r3, r1
 8000c30:	d905      	bls.n	8000c3e <__udivmoddi4+0xb6>
 8000c32:	b10d      	cbz	r5, 8000c38 <__udivmoddi4+0xb0>
 8000c34:	e9c5 0100 	strd	r0, r1, [r5]
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4608      	mov	r0, r1
 8000c3c:	e7f5      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c3e:	fab3 f183 	clz	r1, r3
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d146      	bne.n	8000cd4 <__udivmoddi4+0x14c>
 8000c46:	4573      	cmp	r3, lr
 8000c48:	d302      	bcc.n	8000c50 <__udivmoddi4+0xc8>
 8000c4a:	4282      	cmp	r2, r0
 8000c4c:	f200 8105 	bhi.w	8000e5a <__udivmoddi4+0x2d2>
 8000c50:	1a84      	subs	r4, r0, r2
 8000c52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	4690      	mov	r8, r2
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d0e5      	beq.n	8000c2a <__udivmoddi4+0xa2>
 8000c5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c62:	e7e2      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	f000 8090 	beq.w	8000d8a <__udivmoddi4+0x202>
 8000c6a:	fab2 f682 	clz	r6, r2
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	f040 80a4 	bne.w	8000dbc <__udivmoddi4+0x234>
 8000c74:	1a8a      	subs	r2, r1, r2
 8000c76:	0c03      	lsrs	r3, r0, #16
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	b280      	uxth	r0, r0
 8000c7e:	b2bc      	uxth	r4, r7
 8000c80:	2101      	movs	r1, #1
 8000c82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d907      	bls.n	8000ca6 <__udivmoddi4+0x11e>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c9c:	d202      	bcs.n	8000ca4 <__udivmoddi4+0x11c>
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	f200 80e0 	bhi.w	8000e64 <__udivmoddi4+0x2dc>
 8000ca4:	46c4      	mov	ip, r8
 8000ca6:	1a9b      	subs	r3, r3, r2
 8000ca8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cb4:	fb02 f404 	mul.w	r4, r2, r4
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x144>
 8000cbc:	18fb      	adds	r3, r7, r3
 8000cbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x142>
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	f200 80ca 	bhi.w	8000e5e <__udivmoddi4+0x2d6>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	1b1b      	subs	r3, r3, r4
 8000cce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cd2:	e7a5      	b.n	8000c20 <__udivmoddi4+0x98>
 8000cd4:	f1c1 0620 	rsb	r6, r1, #32
 8000cd8:	408b      	lsls	r3, r1
 8000cda:	fa22 f706 	lsr.w	r7, r2, r6
 8000cde:	431f      	orrs	r7, r3
 8000ce0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ce4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cf0:	4323      	orrs	r3, r4
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	fa1f fc87 	uxth.w	ip, r7
 8000cfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000cfe:	0c1c      	lsrs	r4, r3, #16
 8000d00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x1a0>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d1a:	f080 809c 	bcs.w	8000e56 <__udivmoddi4+0x2ce>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f240 8099 	bls.w	8000e56 <__udivmoddi4+0x2ce>
 8000d24:	3802      	subs	r0, #2
 8000d26:	443c      	add	r4, r7
 8000d28:	eba4 040e 	sub.w	r4, r4, lr
 8000d2c:	fa1f fe83 	uxth.w	lr, r3
 8000d30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d34:	fb09 4413 	mls	r4, r9, r3, r4
 8000d38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d40:	45a4      	cmp	ip, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x1ce>
 8000d44:	193c      	adds	r4, r7, r4
 8000d46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d4a:	f080 8082 	bcs.w	8000e52 <__udivmoddi4+0x2ca>
 8000d4e:	45a4      	cmp	ip, r4
 8000d50:	d97f      	bls.n	8000e52 <__udivmoddi4+0x2ca>
 8000d52:	3b02      	subs	r3, #2
 8000d54:	443c      	add	r4, r7
 8000d56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d5a:	eba4 040c 	sub.w	r4, r4, ip
 8000d5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d62:	4564      	cmp	r4, ip
 8000d64:	4673      	mov	r3, lr
 8000d66:	46e1      	mov	r9, ip
 8000d68:	d362      	bcc.n	8000e30 <__udivmoddi4+0x2a8>
 8000d6a:	d05f      	beq.n	8000e2c <__udivmoddi4+0x2a4>
 8000d6c:	b15d      	cbz	r5, 8000d86 <__udivmoddi4+0x1fe>
 8000d6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d72:	eb64 0409 	sbc.w	r4, r4, r9
 8000d76:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d7e:	431e      	orrs	r6, r3
 8000d80:	40cc      	lsrs	r4, r1
 8000d82:	e9c5 6400 	strd	r6, r4, [r5]
 8000d86:	2100      	movs	r1, #0
 8000d88:	e74f      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000d8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d8e:	0c01      	lsrs	r1, r0, #16
 8000d90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d94:	b280      	uxth	r0, r0
 8000d96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4638      	mov	r0, r7
 8000d9e:	463c      	mov	r4, r7
 8000da0:	46b8      	mov	r8, r7
 8000da2:	46be      	mov	lr, r7
 8000da4:	2620      	movs	r6, #32
 8000da6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000daa:	eba2 0208 	sub.w	r2, r2, r8
 8000dae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000db2:	e766      	b.n	8000c82 <__udivmoddi4+0xfa>
 8000db4:	4601      	mov	r1, r0
 8000db6:	e718      	b.n	8000bea <__udivmoddi4+0x62>
 8000db8:	4610      	mov	r0, r2
 8000dba:	e72c      	b.n	8000c16 <__udivmoddi4+0x8e>
 8000dbc:	f1c6 0220 	rsb	r2, r6, #32
 8000dc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000dc4:	40b7      	lsls	r7, r6
 8000dc6:	40b1      	lsls	r1, r6
 8000dc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dd6:	b2bc      	uxth	r4, r7
 8000dd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ddc:	0c11      	lsrs	r1, r2, #16
 8000dde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de2:	fb08 f904 	mul.w	r9, r8, r4
 8000de6:	40b0      	lsls	r0, r6
 8000de8:	4589      	cmp	r9, r1
 8000dea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dee:	b280      	uxth	r0, r0
 8000df0:	d93e      	bls.n	8000e70 <__udivmoddi4+0x2e8>
 8000df2:	1879      	adds	r1, r7, r1
 8000df4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000df8:	d201      	bcs.n	8000dfe <__udivmoddi4+0x276>
 8000dfa:	4589      	cmp	r9, r1
 8000dfc:	d81f      	bhi.n	8000e3e <__udivmoddi4+0x2b6>
 8000dfe:	eba1 0109 	sub.w	r1, r1, r9
 8000e02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e06:	fb09 f804 	mul.w	r8, r9, r4
 8000e0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e0e:	b292      	uxth	r2, r2
 8000e10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e14:	4542      	cmp	r2, r8
 8000e16:	d229      	bcs.n	8000e6c <__udivmoddi4+0x2e4>
 8000e18:	18ba      	adds	r2, r7, r2
 8000e1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e1e:	d2c4      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e20:	4542      	cmp	r2, r8
 8000e22:	d2c2      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e24:	f1a9 0102 	sub.w	r1, r9, #2
 8000e28:	443a      	add	r2, r7
 8000e2a:	e7be      	b.n	8000daa <__udivmoddi4+0x222>
 8000e2c:	45f0      	cmp	r8, lr
 8000e2e:	d29d      	bcs.n	8000d6c <__udivmoddi4+0x1e4>
 8000e30:	ebbe 0302 	subs.w	r3, lr, r2
 8000e34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e38:	3801      	subs	r0, #1
 8000e3a:	46e1      	mov	r9, ip
 8000e3c:	e796      	b.n	8000d6c <__udivmoddi4+0x1e4>
 8000e3e:	eba7 0909 	sub.w	r9, r7, r9
 8000e42:	4449      	add	r1, r9
 8000e44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4c:	fb09 f804 	mul.w	r8, r9, r4
 8000e50:	e7db      	b.n	8000e0a <__udivmoddi4+0x282>
 8000e52:	4673      	mov	r3, lr
 8000e54:	e77f      	b.n	8000d56 <__udivmoddi4+0x1ce>
 8000e56:	4650      	mov	r0, sl
 8000e58:	e766      	b.n	8000d28 <__udivmoddi4+0x1a0>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e6fd      	b.n	8000c5a <__udivmoddi4+0xd2>
 8000e5e:	443b      	add	r3, r7
 8000e60:	3a02      	subs	r2, #2
 8000e62:	e733      	b.n	8000ccc <__udivmoddi4+0x144>
 8000e64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e68:	443b      	add	r3, r7
 8000e6a:	e71c      	b.n	8000ca6 <__udivmoddi4+0x11e>
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	e79c      	b.n	8000daa <__udivmoddi4+0x222>
 8000e70:	eba1 0109 	sub.w	r1, r1, r9
 8000e74:	46c4      	mov	ip, r8
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fb09 f804 	mul.w	r8, r9, r4
 8000e7e:	e7c4      	b.n	8000e0a <__udivmoddi4+0x282>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <LCD_ShowChar>:
 * @param       bc:�ַ�������ɫ
 * @param       sizey:�ַ���С
 * @retval      ��
 */
void LCD_ShowChar(uint16_t x, uint16_t y, uint8_t num, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 8000e84:	b590      	push	{r4, r7, lr}
 8000e86:	b087      	sub	sp, #28
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4604      	mov	r4, r0
 8000e8c:	4608      	mov	r0, r1
 8000e8e:	4611      	mov	r1, r2
 8000e90:	461a      	mov	r2, r3
 8000e92:	4623      	mov	r3, r4
 8000e94:	80fb      	strh	r3, [r7, #6]
 8000e96:	4603      	mov	r3, r0
 8000e98:	80bb      	strh	r3, [r7, #4]
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	70fb      	strb	r3, [r7, #3]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	803b      	strh	r3, [r7, #0]
    uint8_t temp, sizex, t, m = 0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	757b      	strb	r3, [r7, #21]
    uint16_t i, TypefaceNum; // һ���ַ���ռ�ֽڴ�С
    sizex = sizey / 2;
 8000ea6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000eaa:	085b      	lsrs	r3, r3, #1
 8000eac:	747b      	strb	r3, [r7, #17]
    TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8000eae:	7c7b      	ldrb	r3, [r7, #17]
 8000eb0:	08db      	lsrs	r3, r3, #3
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	7c7b      	ldrb	r3, [r7, #17]
 8000eb8:	f003 0307 	and.w	r3, r3, #7
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	bf14      	ite	ne
 8000ec2:	2301      	movne	r3, #1
 8000ec4:	2300      	moveq	r3, #0
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	4413      	add	r3, r2
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	fb12 f303 	smulbb	r3, r2, r3
 8000ed6:	81fb      	strh	r3, [r7, #14]
    num = num - ' ';                                     // �õ�ƫ�ƺ��ֵ
 8000ed8:	78fb      	ldrb	r3, [r7, #3]
 8000eda:	3b20      	subs	r3, #32
 8000edc:	70fb      	strb	r3, [r7, #3]
    LCD_Address_Set(x, y, x + sizex - 1, y + sizey - 1); // ������ʾ����
 8000ede:	7c7b      	ldrb	r3, [r7, #17]
 8000ee0:	b29a      	uxth	r2, r3
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	3b01      	subs	r3, #1
 8000eea:	b29c      	uxth	r4, r3
 8000eec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000ef0:	b29a      	uxth	r2, r3
 8000ef2:	88bb      	ldrh	r3, [r7, #4]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	3b01      	subs	r3, #1
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	88b9      	ldrh	r1, [r7, #4]
 8000efe:	88f8      	ldrh	r0, [r7, #6]
 8000f00:	4622      	mov	r2, r4
 8000f02:	f000 fc46 	bl	8001792 <LCD_Address_Set>
    for (i = 0; i < TypefaceNum; i++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	827b      	strh	r3, [r7, #18]
 8000f0a:	e055      	b.n	8000fb8 <LCD_ShowChar+0x134>
    {
        if (sizey == 16)
 8000f0c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f10:	2b10      	cmp	r3, #16
 8000f12:	d108      	bne.n	8000f26 <LCD_ShowChar+0xa2>
            temp = ascii_1608[num][i]; // ����8x16����
 8000f14:	78fa      	ldrb	r2, [r7, #3]
 8000f16:	8a7b      	ldrh	r3, [r7, #18]
 8000f18:	492c      	ldr	r1, [pc, #176]	@ (8000fcc <LCD_ShowChar+0x148>)
 8000f1a:	0112      	lsls	r2, r2, #4
 8000f1c:	440a      	add	r2, r1
 8000f1e:	4413      	add	r3, r2
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	75fb      	strb	r3, [r7, #23]
 8000f24:	e01b      	b.n	8000f5e <LCD_ShowChar+0xda>
        else if (sizey == 24)
 8000f26:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f2a:	2b18      	cmp	r3, #24
 8000f2c:	d10b      	bne.n	8000f46 <LCD_ShowChar+0xc2>
            temp = ascii_2412[num][i]; // ����12x24����
 8000f2e:	78fa      	ldrb	r2, [r7, #3]
 8000f30:	8a79      	ldrh	r1, [r7, #18]
 8000f32:	4827      	ldr	r0, [pc, #156]	@ (8000fd0 <LCD_ShowChar+0x14c>)
 8000f34:	4613      	mov	r3, r2
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	4413      	add	r3, r2
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	4403      	add	r3, r0
 8000f3e:	440b      	add	r3, r1
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	75fb      	strb	r3, [r7, #23]
 8000f44:	e00b      	b.n	8000f5e <LCD_ShowChar+0xda>
        else if (sizey == 32)
 8000f46:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f4a:	2b20      	cmp	r3, #32
 8000f4c:	d139      	bne.n	8000fc2 <LCD_ShowChar+0x13e>
            temp = ascii_3216[num][i]; // ����16x32����
 8000f4e:	78fa      	ldrb	r2, [r7, #3]
 8000f50:	8a7b      	ldrh	r3, [r7, #18]
 8000f52:	4920      	ldr	r1, [pc, #128]	@ (8000fd4 <LCD_ShowChar+0x150>)
 8000f54:	0192      	lsls	r2, r2, #6
 8000f56:	440a      	add	r2, r1
 8000f58:	4413      	add	r3, r2
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	75fb      	strb	r3, [r7, #23]
        else
            return;
        for (t = 0; t < 8; t++)
 8000f5e:	2300      	movs	r3, #0
 8000f60:	75bb      	strb	r3, [r7, #22]
 8000f62:	e023      	b.n	8000fac <LCD_ShowChar+0x128>
        {
                if (temp & (0x01 << t))
 8000f64:	7dfa      	ldrb	r2, [r7, #23]
 8000f66:	7dbb      	ldrb	r3, [r7, #22]
 8000f68:	fa42 f303 	asr.w	r3, r2, r3
 8000f6c:	f003 0301 	and.w	r3, r3, #1
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d004      	beq.n	8000f7e <LCD_ShowChar+0xfa>
                    LCD_WR_DATA(fc);
 8000f74:	883b      	ldrh	r3, [r7, #0]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f003 feae 	bl	8004cd8 <LCD_WR_DATA>
 8000f7c:	e003      	b.n	8000f86 <LCD_ShowChar+0x102>
                else
                    LCD_WR_DATA(bc);
 8000f7e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f80:	4618      	mov	r0, r3
 8000f82:	f003 fea9 	bl	8004cd8 <LCD_WR_DATA>
                m++;
 8000f86:	7d7b      	ldrb	r3, [r7, #21]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	757b      	strb	r3, [r7, #21]
                if (m % sizex == 0)
 8000f8c:	7d7b      	ldrb	r3, [r7, #21]
 8000f8e:	7c7a      	ldrb	r2, [r7, #17]
 8000f90:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f94:	fb01 f202 	mul.w	r2, r1, r2
 8000f98:	1a9b      	subs	r3, r3, r2
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d102      	bne.n	8000fa6 <LCD_ShowChar+0x122>
                {
                    m = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	757b      	strb	r3, [r7, #21]
                    break;
 8000fa4:	e005      	b.n	8000fb2 <LCD_ShowChar+0x12e>
        for (t = 0; t < 8; t++)
 8000fa6:	7dbb      	ldrb	r3, [r7, #22]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	75bb      	strb	r3, [r7, #22]
 8000fac:	7dbb      	ldrb	r3, [r7, #22]
 8000fae:	2b07      	cmp	r3, #7
 8000fb0:	d9d8      	bls.n	8000f64 <LCD_ShowChar+0xe0>
    for (i = 0; i < TypefaceNum; i++)
 8000fb2:	8a7b      	ldrh	r3, [r7, #18]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	827b      	strh	r3, [r7, #18]
 8000fb8:	8a7a      	ldrh	r2, [r7, #18]
 8000fba:	89fb      	ldrh	r3, [r7, #14]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d3a5      	bcc.n	8000f0c <LCD_ShowChar+0x88>
 8000fc0:	e000      	b.n	8000fc4 <LCD_ShowChar+0x140>
            return;
 8000fc2:	bf00      	nop
                }
        }
    }
}
 8000fc4:	371c      	adds	r7, #28
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd90      	pop	{r4, r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	0800fb94 	.word	0x0800fb94
 8000fd0:	08010184 	.word	0x08010184
 8000fd4:	08011354 	.word	0x08011354

08000fd8 <LCD_ShowChinese12x12>:
 * @param       bc:�ַ�������ɫ
 * @param       sizey:�ַ���С
 * @retval      ��
 */
void LCD_ShowChinese12x12(uint16_t x, uint16_t y,const char *s, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b089      	sub	sp, #36	@ 0x24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60ba      	str	r2, [r7, #8]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	81fb      	strh	r3, [r7, #14]
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	81bb      	strh	r3, [r7, #12]
 8000fea:	4613      	mov	r3, r2
 8000fec:	80fb      	strh	r3, [r7, #6]
    uint8_t i, j, m = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	777b      	strb	r3, [r7, #29]
    uint16_t k, HZnum;    // ������Ŀ
    uint16_t TypefaceNum; // һ���ַ���ռ�ֽڴ�С

    TypefaceNum = (sizey / 8 + ((sizey % 8) ? 1 : 0)) * sizey;
 8000ff2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000ff6:	08db      	lsrs	r3, r3, #3
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	b2db      	uxtb	r3, r3
 8001006:	2b00      	cmp	r3, #0
 8001008:	bf14      	ite	ne
 800100a:	2301      	movne	r3, #1
 800100c:	2300      	moveq	r3, #0
 800100e:	b2db      	uxtb	r3, r3
 8001010:	4413      	add	r3, r2
 8001012:	b29a      	uxth	r2, r3
 8001014:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001018:	b29b      	uxth	r3, r3
 800101a:	fb12 f303 	smulbb	r3, r2, r3
 800101e:	833b      	strh	r3, [r7, #24]
    HZnum = sizeof(tfont12) / sizeof(typFONT_GB12); // ͳ�ƺ�����Ŀ
 8001020:	2305      	movs	r3, #5
 8001022:	82fb      	strh	r3, [r7, #22]
    for (k = 0; k < HZnum; k++)
 8001024:	2300      	movs	r3, #0
 8001026:	837b      	strh	r3, [r7, #26]
 8001028:	e070      	b.n	800110c <LCD_ShowChinese12x12+0x134>
    {
        if ((tfont12[k].Index[0] == *(s)) && (tfont12[k].Index[1] == *(s + 1)))
 800102a:	8b7b      	ldrh	r3, [r7, #26]
 800102c:	4a3c      	ldr	r2, [pc, #240]	@ (8001120 <LCD_ShowChinese12x12+0x148>)
 800102e:	211a      	movs	r1, #26
 8001030:	fb01 f303 	mul.w	r3, r1, r3
 8001034:	4413      	add	r3, r2
 8001036:	781a      	ldrb	r2, [r3, #0]
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	429a      	cmp	r2, r3
 800103e:	d161      	bne.n	8001104 <LCD_ShowChinese12x12+0x12c>
 8001040:	8b7b      	ldrh	r3, [r7, #26]
 8001042:	4a37      	ldr	r2, [pc, #220]	@ (8001120 <LCD_ShowChinese12x12+0x148>)
 8001044:	211a      	movs	r1, #26
 8001046:	fb01 f303 	mul.w	r3, r1, r3
 800104a:	4413      	add	r3, r2
 800104c:	3301      	adds	r3, #1
 800104e:	781a      	ldrb	r2, [r3, #0]
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	3301      	adds	r3, #1
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	429a      	cmp	r2, r3
 8001058:	d154      	bne.n	8001104 <LCD_ShowChinese12x12+0x12c>
        {
            LCD_Address_Set(x, y, x + sizey - 1, y + sizey - 1);
 800105a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800105e:	b29a      	uxth	r2, r3
 8001060:	89fb      	ldrh	r3, [r7, #14]
 8001062:	4413      	add	r3, r2
 8001064:	b29b      	uxth	r3, r3
 8001066:	3b01      	subs	r3, #1
 8001068:	b29c      	uxth	r4, r3
 800106a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800106e:	b29a      	uxth	r2, r3
 8001070:	89bb      	ldrh	r3, [r7, #12]
 8001072:	4413      	add	r3, r2
 8001074:	b29b      	uxth	r3, r3
 8001076:	3b01      	subs	r3, #1
 8001078:	b29b      	uxth	r3, r3
 800107a:	89b9      	ldrh	r1, [r7, #12]
 800107c:	89f8      	ldrh	r0, [r7, #14]
 800107e:	4622      	mov	r2, r4
 8001080:	f000 fb87 	bl	8001792 <LCD_Address_Set>
            for (i = 0; i < TypefaceNum; i++)
 8001084:	2300      	movs	r3, #0
 8001086:	77fb      	strb	r3, [r7, #31]
 8001088:	e037      	b.n	80010fa <LCD_ShowChinese12x12+0x122>
            {
                for (j = 0; j < 8; j++)
 800108a:	2300      	movs	r3, #0
 800108c:	77bb      	strb	r3, [r7, #30]
 800108e:	e02e      	b.n	80010ee <LCD_ShowChinese12x12+0x116>
                {
                        if (tfont12[k].Msk[i] & (0x01 << j))
 8001090:	8b7a      	ldrh	r2, [r7, #26]
 8001092:	7ffb      	ldrb	r3, [r7, #31]
 8001094:	4922      	ldr	r1, [pc, #136]	@ (8001120 <LCD_ShowChinese12x12+0x148>)
 8001096:	201a      	movs	r0, #26
 8001098:	fb00 f202 	mul.w	r2, r0, r2
 800109c:	440a      	add	r2, r1
 800109e:	4413      	add	r3, r2
 80010a0:	3302      	adds	r3, #2
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	461a      	mov	r2, r3
 80010a6:	7fbb      	ldrb	r3, [r7, #30]
 80010a8:	fa42 f303 	asr.w	r3, r2, r3
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d004      	beq.n	80010be <LCD_ShowChinese12x12+0xe6>
                        {
                            LCD_WR_DATA(fc);
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f003 fe0e 	bl	8004cd8 <LCD_WR_DATA>
 80010bc:	e003      	b.n	80010c6 <LCD_ShowChinese12x12+0xee>
                        }
                        else
                        {
                            LCD_WR_DATA(bc);
 80010be:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80010c0:	4618      	mov	r0, r3
 80010c2:	f003 fe09 	bl	8004cd8 <LCD_WR_DATA>
                        }
                        m++;
 80010c6:	7f7b      	ldrb	r3, [r7, #29]
 80010c8:	3301      	adds	r3, #1
 80010ca:	777b      	strb	r3, [r7, #29]
                        if (m % sizey == 0)
 80010cc:	7f7b      	ldrb	r3, [r7, #29]
 80010ce:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80010d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80010d6:	fb01 f202 	mul.w	r2, r1, r2
 80010da:	1a9b      	subs	r3, r3, r2
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d102      	bne.n	80010e8 <LCD_ShowChinese12x12+0x110>
                        {
                            m = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	777b      	strb	r3, [r7, #29]
                            break;
 80010e6:	e005      	b.n	80010f4 <LCD_ShowChinese12x12+0x11c>
                for (j = 0; j < 8; j++)
 80010e8:	7fbb      	ldrb	r3, [r7, #30]
 80010ea:	3301      	adds	r3, #1
 80010ec:	77bb      	strb	r3, [r7, #30]
 80010ee:	7fbb      	ldrb	r3, [r7, #30]
 80010f0:	2b07      	cmp	r3, #7
 80010f2:	d9cd      	bls.n	8001090 <LCD_ShowChinese12x12+0xb8>
            for (i = 0; i < TypefaceNum; i++)
 80010f4:	7ffb      	ldrb	r3, [r7, #31]
 80010f6:	3301      	adds	r3, #1
 80010f8:	77fb      	strb	r3, [r7, #31]
 80010fa:	7ffb      	ldrb	r3, [r7, #31]
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	8b3a      	ldrh	r2, [r7, #24]
 8001100:	429a      	cmp	r2, r3
 8001102:	d8c2      	bhi.n	800108a <LCD_ShowChinese12x12+0xb2>
                        }
                }
            }
        }
        continue; // ���ҵ���Ӧ�����ֿ������˳�����ֹ��������ظ�ȡģ����Ӱ��
 8001104:	bf00      	nop
    for (k = 0; k < HZnum; k++)
 8001106:	8b7b      	ldrh	r3, [r7, #26]
 8001108:	3301      	adds	r3, #1
 800110a:	837b      	strh	r3, [r7, #26]
 800110c:	8b7a      	ldrh	r2, [r7, #26]
 800110e:	8afb      	ldrh	r3, [r7, #22]
 8001110:	429a      	cmp	r2, r3
 8001112:	d38a      	bcc.n	800102a <LCD_ShowChinese12x12+0x52>
    }
}
 8001114:	bf00      	nop
 8001116:	bf00      	nop
 8001118:	3724      	adds	r7, #36	@ 0x24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd90      	pop	{r4, r7, pc}
 800111e:	bf00      	nop
 8001120:	08012b14 	.word	0x08012b14

08001124 <LCD_ShowChinese16x16>:
 * @param       bc:�ַ�������ɫ
 * @param       sizey:�ַ���С
 * @retval      ��
 */
void LCD_ShowChinese16x16(uint16_t x, uint16_t y,const char *s, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 8001124:	b590      	push	{r4, r7, lr}
 8001126:	b089      	sub	sp, #36	@ 0x24
 8001128:	af00      	add	r7, sp, #0
 800112a:	60ba      	str	r2, [r7, #8]
 800112c:	461a      	mov	r2, r3
 800112e:	4603      	mov	r3, r0
 8001130:	81fb      	strh	r3, [r7, #14]
 8001132:	460b      	mov	r3, r1
 8001134:	81bb      	strh	r3, [r7, #12]
 8001136:	4613      	mov	r3, r2
 8001138:	80fb      	strh	r3, [r7, #6]
    uint8_t i, j, m = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	777b      	strb	r3, [r7, #29]
    uint16_t k, HZnum;    // ������Ŀ
    uint16_t TypefaceNum; // һ���ַ���ռ�ֽڴ�С

    TypefaceNum = (sizey / 8 + ((sizey % 8) ? 1 : 0)) * sizey;
 800113e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001142:	08db      	lsrs	r3, r3, #3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	461a      	mov	r2, r3
 8001148:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800114c:	f003 0307 	and.w	r3, r3, #7
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	bf14      	ite	ne
 8001156:	2301      	movne	r3, #1
 8001158:	2300      	moveq	r3, #0
 800115a:	b2db      	uxtb	r3, r3
 800115c:	4413      	add	r3, r2
 800115e:	b29a      	uxth	r2, r3
 8001160:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001164:	b29b      	uxth	r3, r3
 8001166:	fb12 f303 	smulbb	r3, r2, r3
 800116a:	833b      	strh	r3, [r7, #24]
    HZnum = sizeof(tfont16) / sizeof(typFONT_GB16); // ͳ�ƺ�����Ŀ
 800116c:	2326      	movs	r3, #38	@ 0x26
 800116e:	82fb      	strh	r3, [r7, #22]
    for (k = 0; k < HZnum; k++)
 8001170:	2300      	movs	r3, #0
 8001172:	837b      	strh	r3, [r7, #26]
 8001174:	e073      	b.n	800125e <LCD_ShowChinese16x16+0x13a>
    {
        if ((tfont16[k].Index[0] == *(s)) && (tfont16[k].Index[1] == *(s + 1)))
 8001176:	8b7a      	ldrh	r2, [r7, #26]
 8001178:	493d      	ldr	r1, [pc, #244]	@ (8001270 <LCD_ShowChinese16x16+0x14c>)
 800117a:	4613      	mov	r3, r2
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	4413      	add	r3, r2
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	440b      	add	r3, r1
 8001184:	781a      	ldrb	r2, [r3, #0]
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	429a      	cmp	r2, r3
 800118c:	d163      	bne.n	8001256 <LCD_ShowChinese16x16+0x132>
 800118e:	8b7a      	ldrh	r2, [r7, #26]
 8001190:	4937      	ldr	r1, [pc, #220]	@ (8001270 <LCD_ShowChinese16x16+0x14c>)
 8001192:	4613      	mov	r3, r2
 8001194:	011b      	lsls	r3, r3, #4
 8001196:	4413      	add	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	440b      	add	r3, r1
 800119c:	3301      	adds	r3, #1
 800119e:	781a      	ldrb	r2, [r3, #0]
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	3301      	adds	r3, #1
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d155      	bne.n	8001256 <LCD_ShowChinese16x16+0x132>
        {
            LCD_Address_Set(x, y, x + sizey - 1, y + sizey - 1);
 80011aa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	89fb      	ldrh	r3, [r7, #14]
 80011b2:	4413      	add	r3, r2
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	3b01      	subs	r3, #1
 80011b8:	b29c      	uxth	r4, r3
 80011ba:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80011be:	b29a      	uxth	r2, r3
 80011c0:	89bb      	ldrh	r3, [r7, #12]
 80011c2:	4413      	add	r3, r2
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	3b01      	subs	r3, #1
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	89b9      	ldrh	r1, [r7, #12]
 80011cc:	89f8      	ldrh	r0, [r7, #14]
 80011ce:	4622      	mov	r2, r4
 80011d0:	f000 fadf 	bl	8001792 <LCD_Address_Set>
            for (i = 0; i < TypefaceNum; i++)
 80011d4:	2300      	movs	r3, #0
 80011d6:	77fb      	strb	r3, [r7, #31]
 80011d8:	e038      	b.n	800124c <LCD_ShowChinese16x16+0x128>
            {
                for (j = 0; j < 8; j++)
 80011da:	2300      	movs	r3, #0
 80011dc:	77bb      	strb	r3, [r7, #30]
 80011de:	e02f      	b.n	8001240 <LCD_ShowChinese16x16+0x11c>
                {
                        if (tfont16[k].Msk[i] & (0x01 << j))
 80011e0:	8b7a      	ldrh	r2, [r7, #26]
 80011e2:	7ff9      	ldrb	r1, [r7, #31]
 80011e4:	4822      	ldr	r0, [pc, #136]	@ (8001270 <LCD_ShowChinese16x16+0x14c>)
 80011e6:	4613      	mov	r3, r2
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	4413      	add	r3, r2
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	4403      	add	r3, r0
 80011f0:	440b      	add	r3, r1
 80011f2:	3302      	adds	r3, #2
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	461a      	mov	r2, r3
 80011f8:	7fbb      	ldrb	r3, [r7, #30]
 80011fa:	fa42 f303 	asr.w	r3, r2, r3
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <LCD_ShowChinese16x16+0xec>
                        {
                            LCD_WR_DATA(fc);
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	4618      	mov	r0, r3
 800120a:	f003 fd65 	bl	8004cd8 <LCD_WR_DATA>
 800120e:	e003      	b.n	8001218 <LCD_ShowChinese16x16+0xf4>
                        }
                        else
                        {
                            LCD_WR_DATA(bc);
 8001210:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001212:	4618      	mov	r0, r3
 8001214:	f003 fd60 	bl	8004cd8 <LCD_WR_DATA>
                        }
                        m++;
 8001218:	7f7b      	ldrb	r3, [r7, #29]
 800121a:	3301      	adds	r3, #1
 800121c:	777b      	strb	r3, [r7, #29]
                        if (m % sizey == 0)
 800121e:	7f7b      	ldrb	r3, [r7, #29]
 8001220:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001224:	fbb3 f1f2 	udiv	r1, r3, r2
 8001228:	fb01 f202 	mul.w	r2, r1, r2
 800122c:	1a9b      	subs	r3, r3, r2
 800122e:	b2db      	uxtb	r3, r3
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <LCD_ShowChinese16x16+0x116>
                        {
                            m = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	777b      	strb	r3, [r7, #29]
                            break;
 8001238:	e005      	b.n	8001246 <LCD_ShowChinese16x16+0x122>
                for (j = 0; j < 8; j++)
 800123a:	7fbb      	ldrb	r3, [r7, #30]
 800123c:	3301      	adds	r3, #1
 800123e:	77bb      	strb	r3, [r7, #30]
 8001240:	7fbb      	ldrb	r3, [r7, #30]
 8001242:	2b07      	cmp	r3, #7
 8001244:	d9cc      	bls.n	80011e0 <LCD_ShowChinese16x16+0xbc>
            for (i = 0; i < TypefaceNum; i++)
 8001246:	7ffb      	ldrb	r3, [r7, #31]
 8001248:	3301      	adds	r3, #1
 800124a:	77fb      	strb	r3, [r7, #31]
 800124c:	7ffb      	ldrb	r3, [r7, #31]
 800124e:	b29b      	uxth	r3, r3
 8001250:	8b3a      	ldrh	r2, [r7, #24]
 8001252:	429a      	cmp	r2, r3
 8001254:	d8c1      	bhi.n	80011da <LCD_ShowChinese16x16+0xb6>
                        }
                    
                }
            }
        }
        continue; // ���ҵ���Ӧ�����ֿ������˳�����ֹ��������ظ�ȡģ����Ӱ��
 8001256:	bf00      	nop
    for (k = 0; k < HZnum; k++)
 8001258:	8b7b      	ldrh	r3, [r7, #26]
 800125a:	3301      	adds	r3, #1
 800125c:	837b      	strh	r3, [r7, #26]
 800125e:	8b7a      	ldrh	r2, [r7, #26]
 8001260:	8afb      	ldrh	r3, [r7, #22]
 8001262:	429a      	cmp	r2, r3
 8001264:	d387      	bcc.n	8001176 <LCD_ShowChinese16x16+0x52>
    }
}
 8001266:	bf00      	nop
 8001268:	bf00      	nop
 800126a:	3724      	adds	r7, #36	@ 0x24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd90      	pop	{r4, r7, pc}
 8001270:	08012b98 	.word	0x08012b98

08001274 <LCD_ShowChinese24x24>:
 * @param       bc:�ַ�������ɫ
 * @param       sizey:�ַ���С
 * @retval      ��
 */
void LCD_ShowChinese24x24(uint16_t x, uint16_t y,const char *s, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 8001274:	b590      	push	{r4, r7, lr}
 8001276:	b089      	sub	sp, #36	@ 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60ba      	str	r2, [r7, #8]
 800127c:	461a      	mov	r2, r3
 800127e:	4603      	mov	r3, r0
 8001280:	81fb      	strh	r3, [r7, #14]
 8001282:	460b      	mov	r3, r1
 8001284:	81bb      	strh	r3, [r7, #12]
 8001286:	4613      	mov	r3, r2
 8001288:	80fb      	strh	r3, [r7, #6]
    uint8_t i, j, m = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	777b      	strb	r3, [r7, #29]
    uint16_t k, HZnum;    // ������Ŀ
    uint16_t TypefaceNum; // һ���ַ���ռ�ֽڴ�С

    TypefaceNum = (sizey / 8 + ((sizey % 8) ? 1 : 0)) * sizey;
 800128e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001292:	08db      	lsrs	r3, r3, #3
 8001294:	b2db      	uxtb	r3, r3
 8001296:	461a      	mov	r2, r3
 8001298:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800129c:	f003 0307 	and.w	r3, r3, #7
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	bf14      	ite	ne
 80012a6:	2301      	movne	r3, #1
 80012a8:	2300      	moveq	r3, #0
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	4413      	add	r3, r2
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	fb12 f303 	smulbb	r3, r2, r3
 80012ba:	833b      	strh	r3, [r7, #24]
    HZnum = sizeof(tfont24) / sizeof(typFONT_GB24); // ͳ�ƺ�����Ŀ
 80012bc:	2305      	movs	r3, #5
 80012be:	82fb      	strh	r3, [r7, #22]
    for (k = 0; k < HZnum; k++)
 80012c0:	2300      	movs	r3, #0
 80012c2:	837b      	strh	r3, [r7, #26]
 80012c4:	e070      	b.n	80013a8 <LCD_ShowChinese24x24+0x134>
    {
        if ((tfont24[k].Index[0] == *(s)) && (tfont24[k].Index[1] == *(s + 1)))
 80012c6:	8b7b      	ldrh	r3, [r7, #26]
 80012c8:	4a3c      	ldr	r2, [pc, #240]	@ (80013bc <LCD_ShowChinese24x24+0x148>)
 80012ca:	214a      	movs	r1, #74	@ 0x4a
 80012cc:	fb01 f303 	mul.w	r3, r1, r3
 80012d0:	4413      	add	r3, r2
 80012d2:	781a      	ldrb	r2, [r3, #0]
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d161      	bne.n	80013a0 <LCD_ShowChinese24x24+0x12c>
 80012dc:	8b7b      	ldrh	r3, [r7, #26]
 80012de:	4a37      	ldr	r2, [pc, #220]	@ (80013bc <LCD_ShowChinese24x24+0x148>)
 80012e0:	214a      	movs	r1, #74	@ 0x4a
 80012e2:	fb01 f303 	mul.w	r3, r1, r3
 80012e6:	4413      	add	r3, r2
 80012e8:	3301      	adds	r3, #1
 80012ea:	781a      	ldrb	r2, [r3, #0]
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	3301      	adds	r3, #1
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d154      	bne.n	80013a0 <LCD_ShowChinese24x24+0x12c>
        {
            LCD_Address_Set(x, y, x + sizey - 1, y + sizey - 1);
 80012f6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	89fb      	ldrh	r3, [r7, #14]
 80012fe:	4413      	add	r3, r2
 8001300:	b29b      	uxth	r3, r3
 8001302:	3b01      	subs	r3, #1
 8001304:	b29c      	uxth	r4, r3
 8001306:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800130a:	b29a      	uxth	r2, r3
 800130c:	89bb      	ldrh	r3, [r7, #12]
 800130e:	4413      	add	r3, r2
 8001310:	b29b      	uxth	r3, r3
 8001312:	3b01      	subs	r3, #1
 8001314:	b29b      	uxth	r3, r3
 8001316:	89b9      	ldrh	r1, [r7, #12]
 8001318:	89f8      	ldrh	r0, [r7, #14]
 800131a:	4622      	mov	r2, r4
 800131c:	f000 fa39 	bl	8001792 <LCD_Address_Set>
            for (i = 0; i < TypefaceNum; i++)
 8001320:	2300      	movs	r3, #0
 8001322:	77fb      	strb	r3, [r7, #31]
 8001324:	e037      	b.n	8001396 <LCD_ShowChinese24x24+0x122>
            {
                for (j = 0; j < 8; j++)
 8001326:	2300      	movs	r3, #0
 8001328:	77bb      	strb	r3, [r7, #30]
 800132a:	e02e      	b.n	800138a <LCD_ShowChinese24x24+0x116>
                {
                  
                        if (tfont24[k].Msk[i] & (0x01 << j))
 800132c:	8b7a      	ldrh	r2, [r7, #26]
 800132e:	7ffb      	ldrb	r3, [r7, #31]
 8001330:	4922      	ldr	r1, [pc, #136]	@ (80013bc <LCD_ShowChinese24x24+0x148>)
 8001332:	204a      	movs	r0, #74	@ 0x4a
 8001334:	fb00 f202 	mul.w	r2, r0, r2
 8001338:	440a      	add	r2, r1
 800133a:	4413      	add	r3, r2
 800133c:	3302      	adds	r3, #2
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	461a      	mov	r2, r3
 8001342:	7fbb      	ldrb	r3, [r7, #30]
 8001344:	fa42 f303 	asr.w	r3, r2, r3
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	2b00      	cmp	r3, #0
 800134e:	d004      	beq.n	800135a <LCD_ShowChinese24x24+0xe6>
                        {
                            LCD_WR_DATA(fc);
 8001350:	88fb      	ldrh	r3, [r7, #6]
 8001352:	4618      	mov	r0, r3
 8001354:	f003 fcc0 	bl	8004cd8 <LCD_WR_DATA>
 8001358:	e003      	b.n	8001362 <LCD_ShowChinese24x24+0xee>
                        }
                        else
                        {
                            LCD_WR_DATA(bc);
 800135a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800135c:	4618      	mov	r0, r3
 800135e:	f003 fcbb 	bl	8004cd8 <LCD_WR_DATA>
                        }
                        m++;
 8001362:	7f7b      	ldrb	r3, [r7, #29]
 8001364:	3301      	adds	r3, #1
 8001366:	777b      	strb	r3, [r7, #29]
                        if (m % sizey == 0)
 8001368:	7f7b      	ldrb	r3, [r7, #29]
 800136a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800136e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001372:	fb01 f202 	mul.w	r2, r1, r2
 8001376:	1a9b      	subs	r3, r3, r2
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d102      	bne.n	8001384 <LCD_ShowChinese24x24+0x110>
                        {
                            m = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	777b      	strb	r3, [r7, #29]
                            break;
 8001382:	e005      	b.n	8001390 <LCD_ShowChinese24x24+0x11c>
                for (j = 0; j < 8; j++)
 8001384:	7fbb      	ldrb	r3, [r7, #30]
 8001386:	3301      	adds	r3, #1
 8001388:	77bb      	strb	r3, [r7, #30]
 800138a:	7fbb      	ldrb	r3, [r7, #30]
 800138c:	2b07      	cmp	r3, #7
 800138e:	d9cd      	bls.n	800132c <LCD_ShowChinese24x24+0xb8>
            for (i = 0; i < TypefaceNum; i++)
 8001390:	7ffb      	ldrb	r3, [r7, #31]
 8001392:	3301      	adds	r3, #1
 8001394:	77fb      	strb	r3, [r7, #31]
 8001396:	7ffb      	ldrb	r3, [r7, #31]
 8001398:	b29b      	uxth	r3, r3
 800139a:	8b3a      	ldrh	r2, [r7, #24]
 800139c:	429a      	cmp	r2, r3
 800139e:	d8c2      	bhi.n	8001326 <LCD_ShowChinese24x24+0xb2>
                        }
                }
            }
        }
        continue; // ���ҵ���Ӧ�����ֿ������˳�����ֹ��������ظ�ȡģ����Ӱ��
 80013a0:	bf00      	nop
    for (k = 0; k < HZnum; k++)
 80013a2:	8b7b      	ldrh	r3, [r7, #26]
 80013a4:	3301      	adds	r3, #1
 80013a6:	837b      	strh	r3, [r7, #26]
 80013a8:	8b7a      	ldrh	r2, [r7, #26]
 80013aa:	8afb      	ldrh	r3, [r7, #22]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d38a      	bcc.n	80012c6 <LCD_ShowChinese24x24+0x52>
    }
}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	3724      	adds	r7, #36	@ 0x24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd90      	pop	{r4, r7, pc}
 80013ba:	bf00      	nop
 80013bc:	080130a4 	.word	0x080130a4

080013c0 <LCD_ShowChinese32x32>:
 * @param       bc:�ַ�������ɫ
 * @param       sizey:�ַ���С
 * @retval      ��
 */
void LCD_ShowChinese32x32(uint16_t x, uint16_t y,const char *s, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b089      	sub	sp, #36	@ 0x24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60ba      	str	r2, [r7, #8]
 80013c8:	461a      	mov	r2, r3
 80013ca:	4603      	mov	r3, r0
 80013cc:	81fb      	strh	r3, [r7, #14]
 80013ce:	460b      	mov	r3, r1
 80013d0:	81bb      	strh	r3, [r7, #12]
 80013d2:	4613      	mov	r3, r2
 80013d4:	80fb      	strh	r3, [r7, #6]
    uint8_t i, j, m = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	777b      	strb	r3, [r7, #29]
    uint16_t k, HZnum;    // ������Ŀ
    uint16_t TypefaceNum; // һ���ַ���ռ�ֽڴ�С

    TypefaceNum = (sizey / 8 + ((sizey % 8) ? 1 : 0)) * sizey;
 80013da:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80013de:	08db      	lsrs	r3, r3, #3
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	461a      	mov	r2, r3
 80013e4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80013e8:	f003 0307 	and.w	r3, r3, #7
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	bf14      	ite	ne
 80013f2:	2301      	movne	r3, #1
 80013f4:	2300      	moveq	r3, #0
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	4413      	add	r3, r2
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001400:	b29b      	uxth	r3, r3
 8001402:	fb12 f303 	smulbb	r3, r2, r3
 8001406:	833b      	strh	r3, [r7, #24]
    HZnum = sizeof(tfont32) / sizeof(typFONT_GB32); // ͳ�ƺ�����Ŀ
 8001408:	2305      	movs	r3, #5
 800140a:	82fb      	strh	r3, [r7, #22]
    for (k = 0; k < HZnum; k++)
 800140c:	2300      	movs	r3, #0
 800140e:	837b      	strh	r3, [r7, #26]
 8001410:	e073      	b.n	80014fa <LCD_ShowChinese32x32+0x13a>
    {
        if ((tfont32[k].Index[0] == *(s)) && (tfont32[k].Index[1] == *(s + 1)))
 8001412:	8b7a      	ldrh	r2, [r7, #26]
 8001414:	493d      	ldr	r1, [pc, #244]	@ (800150c <LCD_ShowChinese32x32+0x14c>)
 8001416:	4613      	mov	r3, r2
 8001418:	019b      	lsls	r3, r3, #6
 800141a:	4413      	add	r3, r2
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	440b      	add	r3, r1
 8001420:	781a      	ldrb	r2, [r3, #0]
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	429a      	cmp	r2, r3
 8001428:	d163      	bne.n	80014f2 <LCD_ShowChinese32x32+0x132>
 800142a:	8b7a      	ldrh	r2, [r7, #26]
 800142c:	4937      	ldr	r1, [pc, #220]	@ (800150c <LCD_ShowChinese32x32+0x14c>)
 800142e:	4613      	mov	r3, r2
 8001430:	019b      	lsls	r3, r3, #6
 8001432:	4413      	add	r3, r2
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	440b      	add	r3, r1
 8001438:	3301      	adds	r3, #1
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	3301      	adds	r3, #1
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	429a      	cmp	r2, r3
 8001444:	d155      	bne.n	80014f2 <LCD_ShowChinese32x32+0x132>
        {
            LCD_Address_Set(x, y, x + sizey - 1, y + sizey - 1);
 8001446:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800144a:	b29a      	uxth	r2, r3
 800144c:	89fb      	ldrh	r3, [r7, #14]
 800144e:	4413      	add	r3, r2
 8001450:	b29b      	uxth	r3, r3
 8001452:	3b01      	subs	r3, #1
 8001454:	b29c      	uxth	r4, r3
 8001456:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800145a:	b29a      	uxth	r2, r3
 800145c:	89bb      	ldrh	r3, [r7, #12]
 800145e:	4413      	add	r3, r2
 8001460:	b29b      	uxth	r3, r3
 8001462:	3b01      	subs	r3, #1
 8001464:	b29b      	uxth	r3, r3
 8001466:	89b9      	ldrh	r1, [r7, #12]
 8001468:	89f8      	ldrh	r0, [r7, #14]
 800146a:	4622      	mov	r2, r4
 800146c:	f000 f991 	bl	8001792 <LCD_Address_Set>
            for (i = 0; i < TypefaceNum; i++)
 8001470:	2300      	movs	r3, #0
 8001472:	77fb      	strb	r3, [r7, #31]
 8001474:	e038      	b.n	80014e8 <LCD_ShowChinese32x32+0x128>
            {
                for (j = 0; j < 8; j++)
 8001476:	2300      	movs	r3, #0
 8001478:	77bb      	strb	r3, [r7, #30]
 800147a:	e02f      	b.n	80014dc <LCD_ShowChinese32x32+0x11c>
                {
                        if (tfont32[k].Msk[i] & (0x01 << j))
 800147c:	8b7a      	ldrh	r2, [r7, #26]
 800147e:	7ff9      	ldrb	r1, [r7, #31]
 8001480:	4822      	ldr	r0, [pc, #136]	@ (800150c <LCD_ShowChinese32x32+0x14c>)
 8001482:	4613      	mov	r3, r2
 8001484:	019b      	lsls	r3, r3, #6
 8001486:	4413      	add	r3, r2
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	4403      	add	r3, r0
 800148c:	440b      	add	r3, r1
 800148e:	3302      	adds	r3, #2
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	461a      	mov	r2, r3
 8001494:	7fbb      	ldrb	r3, [r7, #30]
 8001496:	fa42 f303 	asr.w	r3, r2, r3
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d004      	beq.n	80014ac <LCD_ShowChinese32x32+0xec>
                        {
                            LCD_WR_DATA(fc);
 80014a2:	88fb      	ldrh	r3, [r7, #6]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f003 fc17 	bl	8004cd8 <LCD_WR_DATA>
 80014aa:	e003      	b.n	80014b4 <LCD_ShowChinese32x32+0xf4>
                        }
                        else
                        {
                            LCD_WR_DATA(bc);
 80014ac:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80014ae:	4618      	mov	r0, r3
 80014b0:	f003 fc12 	bl	8004cd8 <LCD_WR_DATA>
                        }
                        m++;
 80014b4:	7f7b      	ldrb	r3, [r7, #29]
 80014b6:	3301      	adds	r3, #1
 80014b8:	777b      	strb	r3, [r7, #29]
                        if (m % sizey == 0)
 80014ba:	7f7b      	ldrb	r3, [r7, #29]
 80014bc:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80014c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80014c4:	fb01 f202 	mul.w	r2, r1, r2
 80014c8:	1a9b      	subs	r3, r3, r2
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d102      	bne.n	80014d6 <LCD_ShowChinese32x32+0x116>
                        {
                            m = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	777b      	strb	r3, [r7, #29]
                            break;
 80014d4:	e005      	b.n	80014e2 <LCD_ShowChinese32x32+0x122>
                for (j = 0; j < 8; j++)
 80014d6:	7fbb      	ldrb	r3, [r7, #30]
 80014d8:	3301      	adds	r3, #1
 80014da:	77bb      	strb	r3, [r7, #30]
 80014dc:	7fbb      	ldrb	r3, [r7, #30]
 80014de:	2b07      	cmp	r3, #7
 80014e0:	d9cc      	bls.n	800147c <LCD_ShowChinese32x32+0xbc>
            for (i = 0; i < TypefaceNum; i++)
 80014e2:	7ffb      	ldrb	r3, [r7, #31]
 80014e4:	3301      	adds	r3, #1
 80014e6:	77fb      	strb	r3, [r7, #31]
 80014e8:	7ffb      	ldrb	r3, [r7, #31]
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	8b3a      	ldrh	r2, [r7, #24]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d8c1      	bhi.n	8001476 <LCD_ShowChinese32x32+0xb6>
                        }

                }
            }
        }
        continue; // ���ҵ���Ӧ�����ֿ������˳�����ֹ��������ظ�ȡģ����Ӱ��
 80014f2:	bf00      	nop
    for (k = 0; k < HZnum; k++)
 80014f4:	8b7b      	ldrh	r3, [r7, #26]
 80014f6:	3301      	adds	r3, #1
 80014f8:	837b      	strh	r3, [r7, #26]
 80014fa:	8b7a      	ldrh	r2, [r7, #26]
 80014fc:	8afb      	ldrh	r3, [r7, #22]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d387      	bcc.n	8001412 <LCD_ShowChinese32x32+0x52>
    }
}
 8001502:	bf00      	nop
 8001504:	bf00      	nop
 8001506:	3724      	adds	r7, #36	@ 0x24
 8001508:	46bd      	mov	sp, r7
 800150a:	bd90      	pop	{r4, r7, pc}
 800150c:	08013218 	.word	0x08013218

08001510 <LCD_ShowStr>:
 * @param       bc:�ַ�������ɫ
 * @param       sizey:�ַ���С
 * @retval      ��
 */
void LCD_ShowStr(uint16_t x, uint16_t y,const char *s, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 8001510:	b590      	push	{r4, r7, lr}
 8001512:	b089      	sub	sp, #36	@ 0x24
 8001514:	af02      	add	r7, sp, #8
 8001516:	60ba      	str	r2, [r7, #8]
 8001518:	461a      	mov	r2, r3
 800151a:	4603      	mov	r3, r0
 800151c:	81fb      	strh	r3, [r7, #14]
 800151e:	460b      	mov	r3, r1
 8001520:	81bb      	strh	r3, [r7, #12]
 8001522:	4613      	mov	r3, r2
 8001524:	80fb      	strh	r3, [r7, #6]
    uint16_t x0 = x;
 8001526:	89fb      	ldrh	r3, [r7, #14]
 8001528:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz = 0; // �ַ���������
 800152a:	2300      	movs	r3, #0
 800152c:	75fb      	strb	r3, [r7, #23]
    while (*s != 0)  // ����δ����
 800152e:	e09c      	b.n	800166a <LCD_ShowStr+0x15a>
    {
        if (!bHz) // Ӣ��
 8001530:	7dfb      	ldrb	r3, [r7, #23]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d141      	bne.n	80015ba <LCD_ShowStr+0xaa>
        {
            if (x > (LCD_W - sizey / 2) || y > (LCD_H - sizey))
 8001536:	89fa      	ldrh	r2, [r7, #14]
 8001538:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800153c:	085b      	lsrs	r3, r3, #1
 800153e:	b2db      	uxtb	r3, r3
 8001540:	f1c3 0378 	rsb	r3, r3, #120	@ 0x78
 8001544:	429a      	cmp	r2, r3
 8001546:	f300 8096 	bgt.w	8001676 <LCD_ShowStr+0x166>
 800154a:	89ba      	ldrh	r2, [r7, #12]
 800154c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001550:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001554:	429a      	cmp	r2, r3
 8001556:	f300 808e 	bgt.w	8001676 <LCD_ShowStr+0x166>
            {
                return;
            }
            if (*s > 0x80)
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b80      	cmp	r3, #128	@ 0x80
 8001560:	d902      	bls.n	8001568 <LCD_ShowStr+0x58>
            {
                bHz = 1; // ����
 8001562:	2301      	movs	r3, #1
 8001564:	75fb      	strb	r3, [r7, #23]
 8001566:	e080      	b.n	800166a <LCD_ShowStr+0x15a>
            }
            else // �ַ�
            {
                if (*s == 0x0D) // ���з���
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b0d      	cmp	r3, #13
 800156e:	d10b      	bne.n	8001588 <LCD_ShowStr+0x78>
                {
                    y += sizey;
 8001570:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001574:	b29a      	uxth	r2, r3
 8001576:	89bb      	ldrh	r3, [r7, #12]
 8001578:	4413      	add	r3, r2
 800157a:	81bb      	strh	r3, [r7, #12]
                    x = x0;
 800157c:	8abb      	ldrh	r3, [r7, #20]
 800157e:	81fb      	strh	r3, [r7, #14]
                    s++;
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	3301      	adds	r3, #1
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	e014      	b.n	80015b2 <LCD_ShowStr+0xa2>
                }
                else
                {
                    LCD_ShowChar(x, y, *s, fc, bc, sizey);
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	781a      	ldrb	r2, [r3, #0]
 800158c:	88fc      	ldrh	r4, [r7, #6]
 800158e:	89b9      	ldrh	r1, [r7, #12]
 8001590:	89f8      	ldrh	r0, [r7, #14]
 8001592:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001596:	9301      	str	r3, [sp, #4]
 8001598:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	4623      	mov	r3, r4
 800159e:	f7ff fc71 	bl	8000e84 <LCD_ShowChar>
                    x += sizey / 2; // �ַ�,Ϊȫ�ֵ�һ��
 80015a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015a6:	085b      	lsrs	r3, r3, #1
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	461a      	mov	r2, r3
 80015ac:	89fb      	ldrh	r3, [r7, #14]
 80015ae:	4413      	add	r3, r2
 80015b0:	81fb      	strh	r3, [r7, #14]
                }
                s++;
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	3301      	adds	r3, #1
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	e057      	b.n	800166a <LCD_ShowStr+0x15a>
            }
        }
        else // ����
        {
            if (x > (LCD_W - sizey) || y > (LCD_H - sizey))
 80015ba:	89fa      	ldrh	r2, [r7, #14]
 80015bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015c0:	f1c3 0378 	rsb	r3, r3, #120	@ 0x78
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dc58      	bgt.n	800167a <LCD_ShowStr+0x16a>
 80015c8:	89ba      	ldrh	r2, [r7, #12]
 80015ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015ce:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80015d2:	429a      	cmp	r2, r3
 80015d4:	dc51      	bgt.n	800167a <LCD_ShowStr+0x16a>
            {
                return;
            }
            bHz = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	75fb      	strb	r3, [r7, #23]
            if (sizey == 12)
 80015da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015de:	2b0c      	cmp	r3, #12
 80015e0:	d10c      	bne.n	80015fc <LCD_ShowStr+0xec>
                LCD_ShowChinese12x12(x, y, s, fc, bc, sizey);
 80015e2:	88fa      	ldrh	r2, [r7, #6]
 80015e4:	89b9      	ldrh	r1, [r7, #12]
 80015e6:	89f8      	ldrh	r0, [r7, #14]
 80015e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015ec:	9301      	str	r3, [sp, #4]
 80015ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	4613      	mov	r3, r2
 80015f4:	68ba      	ldr	r2, [r7, #8]
 80015f6:	f7ff fcef 	bl	8000fd8 <LCD_ShowChinese12x12>
 80015fa:	e02d      	b.n	8001658 <LCD_ShowStr+0x148>
            else if (sizey == 16)
 80015fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001600:	2b10      	cmp	r3, #16
 8001602:	d10c      	bne.n	800161e <LCD_ShowStr+0x10e>
                LCD_ShowChinese16x16(x, y, s, fc, bc, sizey);
 8001604:	88fa      	ldrh	r2, [r7, #6]
 8001606:	89b9      	ldrh	r1, [r7, #12]
 8001608:	89f8      	ldrh	r0, [r7, #14]
 800160a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800160e:	9301      	str	r3, [sp, #4]
 8001610:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001612:	9300      	str	r3, [sp, #0]
 8001614:	4613      	mov	r3, r2
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	f7ff fd84 	bl	8001124 <LCD_ShowChinese16x16>
 800161c:	e01c      	b.n	8001658 <LCD_ShowStr+0x148>
            else if (sizey == 24)
 800161e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001622:	2b18      	cmp	r3, #24
 8001624:	d10c      	bne.n	8001640 <LCD_ShowStr+0x130>
                LCD_ShowChinese24x24(x, y, s, fc, bc, sizey);
 8001626:	88fa      	ldrh	r2, [r7, #6]
 8001628:	89b9      	ldrh	r1, [r7, #12]
 800162a:	89f8      	ldrh	r0, [r7, #14]
 800162c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001630:	9301      	str	r3, [sp, #4]
 8001632:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	4613      	mov	r3, r2
 8001638:	68ba      	ldr	r2, [r7, #8]
 800163a:	f7ff fe1b 	bl	8001274 <LCD_ShowChinese24x24>
 800163e:	e00b      	b.n	8001658 <LCD_ShowStr+0x148>
            else
                LCD_ShowChinese32x32(x, y, s, fc, bc, sizey);
 8001640:	88fa      	ldrh	r2, [r7, #6]
 8001642:	89b9      	ldrh	r1, [r7, #12]
 8001644:	89f8      	ldrh	r0, [r7, #14]
 8001646:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800164a:	9301      	str	r3, [sp, #4]
 800164c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	4613      	mov	r3, r2
 8001652:	68ba      	ldr	r2, [r7, #8]
 8001654:	f7ff feb4 	bl	80013c0 <LCD_ShowChinese32x32>
            s += 2;
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	3302      	adds	r3, #2
 800165c:	60bb      	str	r3, [r7, #8]
            x += sizey;
 800165e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001662:	b29a      	uxth	r2, r3
 8001664:	89fb      	ldrh	r3, [r7, #14]
 8001666:	4413      	add	r3, r2
 8001668:	81fb      	strh	r3, [r7, #14]
    while (*s != 0)  // ����δ����
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	f47f af5e 	bne.w	8001530 <LCD_ShowStr+0x20>
 8001674:	e002      	b.n	800167c <LCD_ShowStr+0x16c>
                return;
 8001676:	bf00      	nop
 8001678:	e000      	b.n	800167c <LCD_ShowStr+0x16c>
                return;
 800167a:	bf00      	nop
        }
    }
}
 800167c:	371c      	adds	r7, #28
 800167e:	46bd      	mov	sp, r7
 8001680:	bd90      	pop	{r4, r7, pc}

08001682 <LCD_StrCenter>:
 * @param       bc:�ַ�������ɫ
 * @param       sizey:�ַ���С
 * @retval      ��
 */
void LCD_StrCenter(uint16_t x, uint16_t y,const char *s, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b088      	sub	sp, #32
 8001686:	af02      	add	r7, sp, #8
 8001688:	60ba      	str	r2, [r7, #8]
 800168a:	461a      	mov	r2, r3
 800168c:	4603      	mov	r3, r0
 800168e:	81fb      	strh	r3, [r7, #14]
 8001690:	460b      	mov	r3, r1
 8001692:	81bb      	strh	r3, [r7, #12]
 8001694:	4613      	mov	r3, r2
 8001696:	80fb      	strh	r3, [r7, #6]
    uint16_t len = strlen((const char *)s);
 8001698:	68b8      	ldr	r0, [r7, #8]
 800169a:	f7fe fdc1 	bl	8000220 <strlen>
 800169e:	4603      	mov	r3, r0
 80016a0:	82fb      	strh	r3, [r7, #22]
    uint16_t x1 = (LCD_W - len * 8) / 2;
 80016a2:	8afb      	ldrh	r3, [r7, #22]
 80016a4:	f1c3 030f 	rsb	r3, r3, #15
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	82bb      	strh	r3, [r7, #20]
    LCD_ShowStr(x1, y, s, fc, bc, sizey);
 80016ae:	88fa      	ldrh	r2, [r7, #6]
 80016b0:	89b9      	ldrh	r1, [r7, #12]
 80016b2:	8ab8      	ldrh	r0, [r7, #20]
 80016b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80016b8:	9301      	str	r3, [sp, #4]
 80016ba:	8c3b      	ldrh	r3, [r7, #32]
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	4613      	mov	r3, r2
 80016c0:	68ba      	ldr	r2, [r7, #8]
 80016c2:	f7ff ff25 	bl	8001510 <LCD_ShowStr>
}
 80016c6:	bf00      	nop
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <LCD_ShowPicture>:
 * @param       height:ͼƬ�߶�
 * @param       pic:ͼƬȡģ����
 * @retval      ��
 */
void LCD_ShowPicture(uint16_t x, uint16_t y, uint16_t width, uint16_t height, const uint8_t pic[])
{
 80016ce:	b590      	push	{r4, r7, lr}
 80016d0:	b087      	sub	sp, #28
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4604      	mov	r4, r0
 80016d6:	4608      	mov	r0, r1
 80016d8:	4611      	mov	r1, r2
 80016da:	461a      	mov	r2, r3
 80016dc:	4623      	mov	r3, r4
 80016de:	80fb      	strh	r3, [r7, #6]
 80016e0:	4603      	mov	r3, r0
 80016e2:	80bb      	strh	r3, [r7, #4]
 80016e4:	460b      	mov	r3, r1
 80016e6:	807b      	strh	r3, [r7, #2]
 80016e8:	4613      	mov	r3, r2
 80016ea:	803b      	strh	r3, [r7, #0]
    uint8_t picH, picL;
    uint16_t i, j;
    uint32_t k = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	60fb      	str	r3, [r7, #12]
    LCD_Address_Set(0, y, x + width - 1, y + height - 1);
 80016f0:	88fa      	ldrh	r2, [r7, #6]
 80016f2:	887b      	ldrh	r3, [r7, #2]
 80016f4:	4413      	add	r3, r2
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	3b01      	subs	r3, #1
 80016fa:	b298      	uxth	r0, r3
 80016fc:	88ba      	ldrh	r2, [r7, #4]
 80016fe:	883b      	ldrh	r3, [r7, #0]
 8001700:	4413      	add	r3, r2
 8001702:	b29b      	uxth	r3, r3
 8001704:	3b01      	subs	r3, #1
 8001706:	b29b      	uxth	r3, r3
 8001708:	88b9      	ldrh	r1, [r7, #4]
 800170a:	4602      	mov	r2, r0
 800170c:	2000      	movs	r0, #0
 800170e:	f000 f840 	bl	8001792 <LCD_Address_Set>
    for (i = 0; i < height; i++)
 8001712:	2300      	movs	r3, #0
 8001714:	82bb      	strh	r3, [r7, #20]
 8001716:	e033      	b.n	8001780 <LCD_ShowPicture+0xb2>
    {
        for (j = 0; j < width+x; j++)
 8001718:	2300      	movs	r3, #0
 800171a:	827b      	strh	r3, [r7, #18]
 800171c:	e027      	b.n	800176e <LCD_ShowPicture+0xa0>
        {
        	if(j<x)
 800171e:	8a7a      	ldrh	r2, [r7, #18]
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	429a      	cmp	r2, r3
 8001724:	d204      	bcs.n	8001730 <LCD_ShowPicture+0x62>
        	{
        		picH = 0x00;
 8001726:	2300      	movs	r3, #0
 8001728:	75fb      	strb	r3, [r7, #23]
        		picL = 0x00;
 800172a:	2300      	movs	r3, #0
 800172c:	75bb      	strb	r3, [r7, #22]
 800172e:	e00f      	b.n	8001750 <LCD_ShowPicture+0x82>
        	}
        	else
        	{
        		picH = pic[k * 2];
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001736:	4413      	add	r3, r2
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	75fb      	strb	r3, [r7, #23]
        		picL = pic[k * 2 + 1];
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	3301      	adds	r3, #1
 8001742:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001744:	4413      	add	r3, r2
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	75bb      	strb	r3, [r7, #22]
        		k++;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	3301      	adds	r3, #1
 800174e:	60fb      	str	r3, [r7, #12]
        	}
        	LCD_WR_DATA(picH << 8 | picL);
 8001750:	7dfb      	ldrb	r3, [r7, #23]
 8001752:	b21b      	sxth	r3, r3
 8001754:	021b      	lsls	r3, r3, #8
 8001756:	b21a      	sxth	r2, r3
 8001758:	7dbb      	ldrb	r3, [r7, #22]
 800175a:	b21b      	sxth	r3, r3
 800175c:	4313      	orrs	r3, r2
 800175e:	b21b      	sxth	r3, r3
 8001760:	b29b      	uxth	r3, r3
 8001762:	4618      	mov	r0, r3
 8001764:	f003 fab8 	bl	8004cd8 <LCD_WR_DATA>
        for (j = 0; j < width+x; j++)
 8001768:	8a7b      	ldrh	r3, [r7, #18]
 800176a:	3301      	adds	r3, #1
 800176c:	827b      	strh	r3, [r7, #18]
 800176e:	8a7a      	ldrh	r2, [r7, #18]
 8001770:	8879      	ldrh	r1, [r7, #2]
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	440b      	add	r3, r1
 8001776:	429a      	cmp	r2, r3
 8001778:	dbd1      	blt.n	800171e <LCD_ShowPicture+0x50>
    for (i = 0; i < height; i++)
 800177a:	8abb      	ldrh	r3, [r7, #20]
 800177c:	3301      	adds	r3, #1
 800177e:	82bb      	strh	r3, [r7, #20]
 8001780:	8aba      	ldrh	r2, [r7, #20]
 8001782:	883b      	ldrh	r3, [r7, #0]
 8001784:	429a      	cmp	r2, r3
 8001786:	d3c7      	bcc.n	8001718 <LCD_ShowPicture+0x4a>
        }
    }
}
 8001788:	bf00      	nop
 800178a:	bf00      	nop
 800178c:	371c      	adds	r7, #28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd90      	pop	{r4, r7, pc}

08001792 <LCD_Address_Set>:
 * @param       ye:нַ
 * @retval      
 * @note        IC;еַΪ4ı
 */
void LCD_Address_Set(uint16_t xs, uint16_t ys, uint16_t xe, uint16_t ye)
{
 8001792:	b590      	push	{r4, r7, lr}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	4604      	mov	r4, r0
 800179a:	4608      	mov	r0, r1
 800179c:	4611      	mov	r1, r2
 800179e:	461a      	mov	r2, r3
 80017a0:	4623      	mov	r3, r4
 80017a2:	80fb      	strh	r3, [r7, #6]
 80017a4:	4603      	mov	r3, r0
 80017a6:	80bb      	strh	r3, [r7, #4]
 80017a8:	460b      	mov	r3, r1
 80017aa:	807b      	strh	r3, [r7, #2]
 80017ac:	4613      	mov	r3, r2
 80017ae:	803b      	strh	r3, [r7, #0]
    LCD_WR_REG(0x2A); // еַ
 80017b0:	202a      	movs	r0, #42	@ 0x2a
 80017b2:	f003 fa5d 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(xs >> 8);
 80017b6:	88fb      	ldrh	r3, [r7, #6]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	f003 fa70 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(xs & 0xFF);
 80017c4:	88fb      	ldrh	r3, [r7, #6]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	4618      	mov	r0, r3
 80017ca:	f003 fa6b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(xe >> 8);
 80017ce:	887b      	ldrh	r3, [r7, #2]
 80017d0:	0a1b      	lsrs	r3, r3, #8
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	4618      	mov	r0, r3
 80017d8:	f003 fa64 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(xe & 0xFF);
 80017dc:	887b      	ldrh	r3, [r7, #2]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	4618      	mov	r0, r3
 80017e2:	f003 fa5f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_REG(0x2B); // еַ
 80017e6:	202b      	movs	r0, #43	@ 0x2b
 80017e8:	f003 fa42 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(ys >> 8);
 80017ec:	88bb      	ldrh	r3, [r7, #4]
 80017ee:	0a1b      	lsrs	r3, r3, #8
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	4618      	mov	r0, r3
 80017f6:	f003 fa55 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(ys & 0xFF);
 80017fa:	88bb      	ldrh	r3, [r7, #4]
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f003 fa50 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(ye >> 8);
 8001804:	883b      	ldrh	r3, [r7, #0]
 8001806:	0a1b      	lsrs	r3, r3, #8
 8001808:	b29b      	uxth	r3, r3
 800180a:	b2db      	uxtb	r3, r3
 800180c:	4618      	mov	r0, r3
 800180e:	f003 fa49 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(ye & 0xFF);
 8001812:	883b      	ldrh	r3, [r7, #0]
 8001814:	b2db      	uxtb	r3, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f003 fa44 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_REG(0x2c); // д
 800181c:	202c      	movs	r0, #44	@ 0x2c
 800181e:	f003 fa27 	bl	8004c70 <LCD_WR_REG>
    HAL_Delay(5);
 8001822:	2005      	movs	r0, #5
 8001824:	f004 ff3c 	bl	80066a0 <HAL_Delay>
    LCD_WR_REG(0x2c);
 8001828:	202c      	movs	r0, #44	@ 0x2c
 800182a:	f003 fa21 	bl	8004c70 <LCD_WR_REG>
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	bd90      	pop	{r4, r7, pc}

08001836 <LCD_Fill>:
 * @param       ye:нַ
 * @param       color:ɫֵ
 * @retval      
 */
void LCD_Fill(uint16_t xs, uint16_t ys, uint16_t xe, uint16_t ye, uint16_t color)
{
 8001836:	b590      	push	{r4, r7, lr}
 8001838:	b085      	sub	sp, #20
 800183a:	af00      	add	r7, sp, #0
 800183c:	4604      	mov	r4, r0
 800183e:	4608      	mov	r0, r1
 8001840:	4611      	mov	r1, r2
 8001842:	461a      	mov	r2, r3
 8001844:	4623      	mov	r3, r4
 8001846:	80fb      	strh	r3, [r7, #6]
 8001848:	4603      	mov	r3, r0
 800184a:	80bb      	strh	r3, [r7, #4]
 800184c:	460b      	mov	r3, r1
 800184e:	807b      	strh	r3, [r7, #2]
 8001850:	4613      	mov	r3, r2
 8001852:	803b      	strh	r3, [r7, #0]
    uint16_t i, j;
    LCD_Address_Set(xs, ys, xe - 1, ye - 1);
 8001854:	887b      	ldrh	r3, [r7, #2]
 8001856:	3b01      	subs	r3, #1
 8001858:	b29a      	uxth	r2, r3
 800185a:	883b      	ldrh	r3, [r7, #0]
 800185c:	3b01      	subs	r3, #1
 800185e:	b29b      	uxth	r3, r3
 8001860:	88b9      	ldrh	r1, [r7, #4]
 8001862:	88f8      	ldrh	r0, [r7, #6]
 8001864:	f7ff ff95 	bl	8001792 <LCD_Address_Set>
    for (j = ys; j < ye; j++)
 8001868:	88bb      	ldrh	r3, [r7, #4]
 800186a:	81bb      	strh	r3, [r7, #12]
 800186c:	e010      	b.n	8001890 <LCD_Fill+0x5a>
    {
        for (i = xs; i < xe; i++)
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	81fb      	strh	r3, [r7, #14]
 8001872:	e006      	b.n	8001882 <LCD_Fill+0x4c>
        {
            LCD_WR_DATA(color);
 8001874:	8c3b      	ldrh	r3, [r7, #32]
 8001876:	4618      	mov	r0, r3
 8001878:	f003 fa2e 	bl	8004cd8 <LCD_WR_DATA>
        for (i = xs; i < xe; i++)
 800187c:	89fb      	ldrh	r3, [r7, #14]
 800187e:	3301      	adds	r3, #1
 8001880:	81fb      	strh	r3, [r7, #14]
 8001882:	89fa      	ldrh	r2, [r7, #14]
 8001884:	887b      	ldrh	r3, [r7, #2]
 8001886:	429a      	cmp	r2, r3
 8001888:	d3f4      	bcc.n	8001874 <LCD_Fill+0x3e>
    for (j = ys; j < ye; j++)
 800188a:	89bb      	ldrh	r3, [r7, #12]
 800188c:	3301      	adds	r3, #1
 800188e:	81bb      	strh	r3, [r7, #12]
 8001890:	89ba      	ldrh	r2, [r7, #12]
 8001892:	883b      	ldrh	r3, [r7, #0]
 8001894:	429a      	cmp	r2, r3
 8001896:	d3ea      	bcc.n	800186e <LCD_Fill+0x38>
        }
    }
}
 8001898:	bf00      	nop
 800189a:	bf00      	nop
 800189c:	3714      	adds	r7, #20
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd90      	pop	{r4, r7, pc}
	...

080018a4 <LCD_Init>:
 * @brief       ʼLCD
 * @param       
 * @retval      
 */
void LCD_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
    LCD_GPIOInit();
 80018a8:	f003 f94c 	bl	8004b44 <LCD_GPIOInit>
    LCD_RES_Set();
 80018ac:	2201      	movs	r2, #1
 80018ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018b2:	48fd      	ldr	r0, [pc, #1012]	@ (8001ca8 <LCD_Init+0x404>)
 80018b4:	f006 fe16 	bl	80084e4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80018b8:	2064      	movs	r0, #100	@ 0x64
 80018ba:	f004 fef1 	bl	80066a0 <HAL_Delay>
    LCD_RES_Clr();
 80018be:	2200      	movs	r2, #0
 80018c0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018c4:	48f8      	ldr	r0, [pc, #992]	@ (8001ca8 <LCD_Init+0x404>)
 80018c6:	f006 fe0d 	bl	80084e4 <HAL_GPIO_WritePin>
    HAL_Delay(250);
 80018ca:	20fa      	movs	r0, #250	@ 0xfa
 80018cc:	f004 fee8 	bl	80066a0 <HAL_Delay>
    LCD_RES_Set();
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018d6:	48f4      	ldr	r0, [pc, #976]	@ (8001ca8 <LCD_Init+0x404>)
 80018d8:	f006 fe04 	bl	80084e4 <HAL_GPIO_WritePin>
    HAL_Delay(250);
 80018dc:	20fa      	movs	r0, #250	@ 0xfa
 80018de:	f004 fedf 	bl	80066a0 <HAL_Delay>

    LCD_WR_REG(0xC0);
 80018e2:	20c0      	movs	r0, #192	@ 0xc0
 80018e4:	f003 f9c4 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x5A);
 80018e8:	205a      	movs	r0, #90	@ 0x5a
 80018ea:	f003 f9db 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5A);
 80018ee:	205a      	movs	r0, #90	@ 0x5a
 80018f0:	f003 f9d8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_REG(0xC1);
 80018f4:	20c1      	movs	r0, #193	@ 0xc1
 80018f6:	f003 f9bb 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x5A);
 80018fa:	205a      	movs	r0, #90	@ 0x5a
 80018fc:	f003 f9d2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5A);
 8001900:	205a      	movs	r0, #90	@ 0x5a
 8001902:	f003 f9cf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_REG(0xD0);
 8001906:	20d0      	movs	r0, #208	@ 0xd0
 8001908:	f003 f9b2 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x10);
 800190c:	2010      	movs	r0, #16
 800190e:	f003 f9c9 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xB1);
 8001912:	20b1      	movs	r0, #177	@ 0xb1
 8001914:	f003 f9ac 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0xEA);
 8001918:	20ea      	movs	r0, #234	@ 0xea
 800191a:	f003 f9c3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF0);
 800191e:	20f0      	movs	r0, #240	@ 0xf0
 8001920:	f003 f9c0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001924:	2000      	movs	r0, #0
 8001926:	f003 f9bd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x78);
 800192a:	2078      	movs	r0, #120	@ 0x78
 800192c:	f003 f9ba 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001930:	2000      	movs	r0, #0
 8001932:	f003 f9b7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0C);
 8001936:	200c      	movs	r0, #12
 8001938:	f003 f9b4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800193c:	2000      	movs	r0, #0
 800193e:	f003 f9b1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8001942:	2008      	movs	r0, #8
 8001944:	f003 f9ae 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001948:	2000      	movs	r0, #0
 800194a:	f003 f9ab 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 800194e:	201c      	movs	r0, #28
 8001950:	f003 f9a8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001954:	2000      	movs	r0, #0
 8001956:	f003 f9a5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 800195a:	201c      	movs	r0, #28
 800195c:	f003 f9a2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001960:	2000      	movs	r0, #0
 8001962:	f003 f99f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0C);
 8001966:	200c      	movs	r0, #12
 8001968:	f003 f99c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800196c:	2000      	movs	r0, #0
 800196e:	f003 f999 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8001972:	2008      	movs	r0, #8
 8001974:	f003 f996 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001978:	2000      	movs	r0, #0
 800197a:	f003 f993 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 800197e:	201c      	movs	r0, #28
 8001980:	f003 f990 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001984:	2000      	movs	r0, #0
 8001986:	f003 f98d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 800198a:	201c      	movs	r0, #28
 800198c:	f003 f98a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001990:	2000      	movs	r0, #0
 8001992:	f003 f987 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001996:	2000      	movs	r0, #0
 8001998:	f003 f984 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0C);
 800199c:	200c      	movs	r0, #12
 800199e:	f003 f981 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019a2:	2000      	movs	r0, #0
 80019a4:	f003 f97e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5F);
 80019a8:	205f      	movs	r0, #95	@ 0x5f
 80019aa:	f003 f97b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019ae:	2000      	movs	r0, #0
 80019b0:	f003 f978 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 80019b4:	201c      	movs	r0, #28
 80019b6:	f003 f975 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019ba:	2000      	movs	r0, #0
 80019bc:	f003 f972 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 80019c0:	201c      	movs	r0, #28
 80019c2:	f003 f96f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019c6:	2000      	movs	r0, #0
 80019c8:	f003 f96c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0C);
 80019cc:	200c      	movs	r0, #12
 80019ce:	f003 f969 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019d2:	2000      	movs	r0, #0
 80019d4:	f003 f966 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5F);
 80019d8:	205f      	movs	r0, #95	@ 0x5f
 80019da:	f003 f963 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019de:	2000      	movs	r0, #0
 80019e0:	f003 f960 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 80019e4:	201c      	movs	r0, #28
 80019e6:	f003 f95d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019ea:	2000      	movs	r0, #0
 80019ec:	f003 f95a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 80019f0:	201c      	movs	r0, #28
 80019f2:	f003 f957 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019f6:	2000      	movs	r0, #0
 80019f8:	f003 f954 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80019fc:	2000      	movs	r0, #0
 80019fe:	f003 f951 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x20);
 8001a02:	2020      	movs	r0, #32
 8001a04:	f003 f94e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f003 f94b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f003 f948 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x77);
 8001a14:	2077      	movs	r0, #119	@ 0x77
 8001a16:	f003 f945 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f003 f942 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001a20:	2000      	movs	r0, #0
 8001a22:	f003 f93f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001a26:	2000      	movs	r0, #0
 8001a28:	f003 f93c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEF);
 8001a2c:	20ef      	movs	r0, #239	@ 0xef
 8001a2e:	f003 f939 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001a32:	2000      	movs	r0, #0
 8001a34:	f003 f936 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f003 f933 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f003 f930 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 8001a44:	2010      	movs	r0, #16
 8001a46:	f003 f92d 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xB2);
 8001a4a:	20b2      	movs	r0, #178	@ 0xb2
 8001a4c:	f003 f910 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x13);
 8001a50:	2013      	movs	r0, #19
 8001a52:	f003 f927 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x13);
 8001a56:	2013      	movs	r0, #19
 8001a58:	f003 f924 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001a5c:	2004      	movs	r0, #4
 8001a5e:	f003 f921 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001a62:	2004      	movs	r0, #4
 8001a64:	f003 f91e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x13);
 8001a68:	2013      	movs	r0, #19
 8001a6a:	f003 f91b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001a6e:	2004      	movs	r0, #4
 8001a70:	f003 f918 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001a74:	2004      	movs	r0, #4
 8001a76:	f003 f915 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x13);
 8001a7a:	2013      	movs	r0, #19
 8001a7c:	f003 f912 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x13);
 8001a80:	2013      	movs	r0, #19
 8001a82:	f003 f90f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001a86:	2004      	movs	r0, #4
 8001a88:	f003 f90c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001a8c:	2004      	movs	r0, #4
 8001a8e:	f003 f909 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001a92:	2004      	movs	r0, #4
 8001a94:	f003 f906 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001a98:	2004      	movs	r0, #4
 8001a9a:	f003 f903 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 8001a9e:	200f      	movs	r0, #15
 8001aa0:	f003 f900 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	f003 f8fd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f003 f8fa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 8001ab0:	205e      	movs	r0, #94	@ 0x5e
 8001ab2:	f003 f8f7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f003 f8f4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA6);
 8001abc:	20a6      	movs	r0, #166	@ 0xa6
 8001abe:	f003 f8f1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f003 f8ee 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 8001ac8:	205e      	movs	r0, #94	@ 0x5e
 8001aca:	f003 f8eb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ace:	2000      	movs	r0, #0
 8001ad0:	f003 f8e8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA9);
 8001ad4:	20a9      	movs	r0, #169	@ 0xa9
 8001ad6:	f003 f8e5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ada:	2000      	movs	r0, #0
 8001adc:	f003 f8e2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 8001ae0:	205e      	movs	r0, #94	@ 0x5e
 8001ae2:	f003 f8df 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	f003 f8dc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001aec:	2003      	movs	r0, #3
 8001aee:	f003 f8d9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f003 f8d6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 8001af8:	205e      	movs	r0, #94	@ 0x5e
 8001afa:	f003 f8d3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001afe:	2000      	movs	r0, #0
 8001b00:	f003 f8d0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b04:	2000      	movs	r0, #0
 8001b06:	f003 f8cd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f003 f8ca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 8001b10:	205e      	movs	r0, #94	@ 0x5e
 8001b12:	f003 f8c7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b16:	2000      	movs	r0, #0
 8001b18:	f003 f8c4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA6);
 8001b1c:	20a6      	movs	r0, #166	@ 0xa6
 8001b1e:	f003 f8c1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b22:	2000      	movs	r0, #0
 8001b24:	f003 f8be 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 8001b28:	205e      	movs	r0, #94	@ 0x5e
 8001b2a:	f003 f8bb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f003 f8b8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA9);
 8001b34:	20a9      	movs	r0, #169	@ 0xa9
 8001b36:	f003 f8b5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f003 f8b2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 8001b40:	205e      	movs	r0, #94	@ 0x5e
 8001b42:	f003 f8af 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b46:	2000      	movs	r0, #0
 8001b48:	f003 f8ac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001b4c:	2003      	movs	r0, #3
 8001b4e:	f003 f8a9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b52:	2000      	movs	r0, #0
 8001b54:	f003 f8a6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 8001b58:	205e      	movs	r0, #94	@ 0x5e
 8001b5a:	f003 f8a3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b5e:	2000      	movs	r0, #0
 8001b60:	f003 f8a0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8001b64:	2002      	movs	r0, #2
 8001b66:	f003 f89d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1F);
 8001b6a:	201f      	movs	r0, #31
 8001b6c:	f003 f89a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x58);
 8001b70:	2058      	movs	r0, #88	@ 0x58
 8001b72:	f003 f897 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x75);
 8001b76:	2075      	movs	r0, #117	@ 0x75
 8001b78:	f003 f894 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f003 f891 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8001b82:	2001      	movs	r0, #1
 8001b84:	f003 f88e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f003 f88b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f003 f888 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x31);
 8001b94:	2031      	movs	r0, #49	@ 0x31
 8001b96:	f003 f885 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5A);
 8001b9a:	205a      	movs	r0, #90	@ 0x5a
 8001b9c:	f003 f882 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1A);
 8001ba0:	201a      	movs	r0, #26
 8001ba2:	f003 f87f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xD5);
 8001ba6:	20d5      	movs	r0, #213	@ 0xd5
 8001ba8:	f003 f87c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x3D);
 8001bac:	203d      	movs	r0, #61	@ 0x3d
 8001bae:	f003 f879 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x60);
 8001bb2:	2060      	movs	r0, #96	@ 0x60
 8001bb4:	f003 f876 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f003 f873 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f003 f870 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f003 f86d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f003 f86a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f003 f867 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f003 f864 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f003 f861 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001be2:	2000      	movs	r0, #0
 8001be4:	f003 f85e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001be8:	2000      	movs	r0, #0
 8001bea:	f003 f85b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bee:	2000      	movs	r0, #0
 8001bf0:	f003 f858 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	f003 f855 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	f003 f852 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c00:	2000      	movs	r0, #0
 8001c02:	f003 f84f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c06:	2000      	movs	r0, #0
 8001c08:	f003 f84c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f003 f849 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c12:	2000      	movs	r0, #0
 8001c14:	f003 f846 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c18:	2000      	movs	r0, #0
 8001c1a:	f003 f843 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f003 f840 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c24:	2000      	movs	r0, #0
 8001c26:	f003 f83d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f003 f83a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c30:	2000      	movs	r0, #0
 8001c32:	f003 f837 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c36:	2000      	movs	r0, #0
 8001c38:	f003 f834 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f003 f831 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x13);
 8001c42:	2013      	movs	r0, #19
 8001c44:	f003 f82e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x77);
 8001c48:	2077      	movs	r0, #119	@ 0x77
 8001c4a:	f003 f82b 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xB3);
 8001c4e:	20b3      	movs	r0, #179	@ 0xb3
 8001c50:	f003 f80e 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8001c54:	2000      	movs	r0, #0
 8001c56:	f003 f825 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	f003 f822 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c60:	2000      	movs	r0, #0
 8001c62:	f003 f81f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001c66:	2003      	movs	r0, #3
 8001c68:	f003 f81c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8001c6c:	2002      	movs	r0, #2
 8001c6e:	f003 f819 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8001c72:	2001      	movs	r0, #1
 8001c74:	f003 f816 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c78:	2000      	movs	r0, #0
 8001c7a:	f003 f813 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f003 f810 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c84:	2000      	movs	r0, #0
 8001c86:	f003 f80d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x14);
 8001c8a:	2014      	movs	r0, #20
 8001c8c:	f003 f80a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x13);
 8001c90:	2013      	movs	r0, #19
 8001c92:	f003 f807 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x12);
 8001c96:	2012      	movs	r0, #18
 8001c98:	f003 f804 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001c9c:	2000      	movs	r0, #0
 8001c9e:	f003 f801 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	e002      	b.n	8001cac <LCD_Init+0x408>
 8001ca6:	bf00      	nop
 8001ca8:	48000400 	.word	0x48000400
 8001cac:	f002 fffa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f002 fff7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f002 fff4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 8001cbc:	2006      	movs	r0, #6
 8001cbe:	f002 fff1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8001cc2:	2005      	movs	r0, #5
 8001cc4:	f002 ffee 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8001cc8:	2004      	movs	r0, #4
 8001cca:	f002 ffeb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f002 ffe8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	f002 ffe5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f002 ffe2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 8001ce0:	200f      	movs	r0, #15
 8001ce2:	f002 ffdf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0E);
 8001ce6:	200e      	movs	r0, #14
 8001ce8:	f002 ffdc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0D);
 8001cec:	200d      	movs	r0, #13
 8001cee:	f002 ffd9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f002 ffd6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	f002 ffd3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001cfe:	2000      	movs	r0, #0
 8001d00:	f002 ffd0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001d04:	2000      	movs	r0, #0
 8001d06:	f002 ffcd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001d0a:	2000      	movs	r0, #0
 8001d0c:	f002 ffca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001d10:	2000      	movs	r0, #0
 8001d12:	f002 ffc7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001d16:	2000      	movs	r0, #0
 8001d18:	f002 ffc4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_REG(0xB4);
 8001d1c:	20b4      	movs	r0, #180	@ 0xb4
 8001d1e:	f002 ffa7 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x20);
 8001d22:	2020      	movs	r0, #32
 8001d24:	f002 ffbe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001d28:	2003      	movs	r0, #3
 8001d2a:	f002 ffbb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC0);
 8001d2e:	20c0      	movs	r0, #192	@ 0xc0
 8001d30:	f002 ffb8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001d34:	2000      	movs	r0, #0
 8001d36:	f002 ffb5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8001d3a:	2008      	movs	r0, #8
 8001d3c:	f002 ffb2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f002 ffaf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001d46:	2003      	movs	r0, #3
 8001d48:	f002 ffac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001d4c:	2003      	movs	r0, #3
 8001d4e:	f002 ffa9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001d52:	2003      	movs	r0, #3
 8001d54:	f002 ffa6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8001d58:	2003      	movs	r0, #3
 8001d5a:	f002 ffa3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f002 ffa0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8001d64:	200b      	movs	r0, #11
 8001d66:	f002 ff9d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8001d6a:	200b      	movs	r0, #11
 8001d6c:	f002 ff9a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8001d70:	200b      	movs	r0, #11
 8001d72:	f002 ff97 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8001d76:	200b      	movs	r0, #11
 8001d78:	f002 ff94 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8001d7c:	200b      	movs	r0, #11
 8001d7e:	f002 ff91 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8001d82:	200b      	movs	r0, #11
 8001d84:	f002 ff8e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x14);
 8001d88:	2014      	movs	r0, #20
 8001d8a:	f002 ff8b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x41);
 8001d8e:	2041      	movs	r0, #65	@ 0x41
 8001d90:	f002 ff88 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x25);
 8001d94:	2025      	movs	r0, #37	@ 0x25
 8001d96:	f002 ff85 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x52);
 8001d9a:	2052      	movs	r0, #82	@ 0x52
 8001d9c:	f002 ff82 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x36);
 8001da0:	2036      	movs	r0, #54	@ 0x36
 8001da2:	f002 ff7f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x63);
 8001da6:	2063      	movs	r0, #99	@ 0x63
 8001da8:	f002 ff7c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x41);
 8001dac:	2041      	movs	r0, #65	@ 0x41
 8001dae:	f002 ff79 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x14);
 8001db2:	2014      	movs	r0, #20
 8001db4:	f002 ff76 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x52);
 8001db8:	2052      	movs	r0, #82	@ 0x52
 8001dba:	f002 ff73 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x25);
 8001dbe:	2025      	movs	r0, #37	@ 0x25
 8001dc0:	f002 ff70 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x63);
 8001dc4:	2063      	movs	r0, #99	@ 0x63
 8001dc6:	f002 ff6d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x36);
 8001dca:	2036      	movs	r0, #54	@ 0x36
 8001dcc:	f002 ff6a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x14);
 8001dd0:	2014      	movs	r0, #20
 8001dd2:	f002 ff67 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x41);
 8001dd6:	2041      	movs	r0, #65	@ 0x41
 8001dd8:	f002 ff64 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x25);
 8001ddc:	2025      	movs	r0, #37	@ 0x25
 8001dde:	f002 ff61 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x52);
 8001de2:	2052      	movs	r0, #82	@ 0x52
 8001de4:	f002 ff5e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x36);
 8001de8:	2036      	movs	r0, #54	@ 0x36
 8001dea:	f002 ff5b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x63);
 8001dee:	2063      	movs	r0, #99	@ 0x63
 8001df0:	f002 ff58 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x41);
 8001df4:	2041      	movs	r0, #65	@ 0x41
 8001df6:	f002 ff55 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x14);
 8001dfa:	2014      	movs	r0, #20
 8001dfc:	f002 ff52 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x52);
 8001e00:	2052      	movs	r0, #82	@ 0x52
 8001e02:	f002 ff4f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x25);
 8001e06:	2025      	movs	r0, #37	@ 0x25
 8001e08:	f002 ff4c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x63);
 8001e0c:	2063      	movs	r0, #99	@ 0x63
 8001e0e:	f002 ff49 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x36);
 8001e12:	2036      	movs	r0, #54	@ 0x36
 8001e14:	f002 ff46 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f002 ff43 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f002 ff40 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2A);
 8001e24:	202a      	movs	r0, #42	@ 0x2a
 8001e26:	f002 ff3d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x15);
 8001e2a:	2015      	movs	r0, #21
 8001e2c:	f002 ff3a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2A);
 8001e30:	202a      	movs	r0, #42	@ 0x2a
 8001e32:	f002 ff37 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x15);
 8001e36:	2015      	movs	r0, #21
 8001e38:	f002 ff34 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x15);
 8001e3c:	2015      	movs	r0, #21
 8001e3e:	f002 ff31 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2A);
 8001e42:	202a      	movs	r0, #42	@ 0x2a
 8001e44:	f002 ff2e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x15);
 8001e48:	2015      	movs	r0, #21
 8001e4a:	f002 ff2b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2A);
 8001e4e:	202a      	movs	r0, #42	@ 0x2a
 8001e50:	f002 ff28 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e54:	2000      	movs	r0, #0
 8001e56:	f002 ff25 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f002 ff22 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e60:	2000      	movs	r0, #0
 8001e62:	f002 ff1f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e66:	2000      	movs	r0, #0
 8001e68:	f002 ff1c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	f002 ff19 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e72:	2000      	movs	r0, #0
 8001e74:	f002 ff16 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e78:	2000      	movs	r0, #0
 8001e7a:	f002 ff13 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xB5);
 8001e7e:	20b5      	movs	r0, #181	@ 0xb5
 8001e80:	f002 fef6 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8001e84:	2000      	movs	r0, #0
 8001e86:	f002 ff0d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f002 ff0a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x09);
 8001e90:	2009      	movs	r0, #9
 8001e92:	f002 ff07 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x09);
 8001e96:	2009      	movs	r0, #9
 8001e98:	f002 ff04 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	f002 ff01 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x29);
 8001ea2:	2029      	movs	r0, #41	@ 0x29
 8001ea4:	f002 fefe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 8001ea8:	2010      	movs	r0, #16
 8001eaa:	f002 fefb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f002 fef8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	f002 fef5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 8001eba:	2032      	movs	r0, #50	@ 0x32
 8001ebc:	f002 fef2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ec0:	2000      	movs	r0, #0
 8001ec2:	f002 feef 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 8001ec6:	2032      	movs	r0, #50	@ 0x32
 8001ec8:	f002 feec 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ecc:	2000      	movs	r0, #0
 8001ece:	f002 fee9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x63);
 8001ed2:	2063      	movs	r0, #99	@ 0x63
 8001ed4:	f002 fee6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f002 fee3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xAD);
 8001ede:	20ad      	movs	r0, #173	@ 0xad
 8001ee0:	f002 fee0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f002 fedd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x63);
 8001eea:	2063      	movs	r0, #99	@ 0x63
 8001eec:	f002 feda 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	f002 fed7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xAD);
 8001ef6:	20ad      	movs	r0, #173	@ 0xad
 8001ef8:	f002 fed4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001efc:	2000      	movs	r0, #0
 8001efe:	f002 fed1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f02:	2000      	movs	r0, #0
 8001f04:	f002 fece 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f002 fecb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f0e:	2000      	movs	r0, #0
 8001f10:	f002 fec8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f14:	2000      	movs	r0, #0
 8001f16:	f002 fec5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f002 fec2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f20:	2000      	movs	r0, #0
 8001f22:	f002 febf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f26:	2000      	movs	r0, #0
 8001f28:	f002 febc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f2c:	2000      	movs	r0, #0
 8001f2e:	f002 feb9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f32:	2000      	movs	r0, #0
 8001f34:	f002 feb6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f002 feb3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f002 feb0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f44:	2000      	movs	r0, #0
 8001f46:	f002 fead 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f002 feaa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f50:	2000      	movs	r0, #0
 8001f52:	f002 fea7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f56:	2000      	movs	r0, #0
 8001f58:	f002 fea4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f002 fea1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8001f62:	2002      	movs	r0, #2
 8001f64:	f002 fe9e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8001f68:	2001      	movs	r0, #1
 8001f6a:	f002 fe9b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8001f6e:	2002      	movs	r0, #2
 8001f70:	f002 fe98 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8001f74:	2001      	movs	r0, #1
 8001f76:	f002 fe95 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8001f7a:	2002      	movs	r0, #2
 8001f7c:	f002 fe92 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8001f80:	2001      	movs	r0, #1
 8001f82:	f002 fe8f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f86:	2000      	movs	r0, #0
 8001f88:	f002 fe8c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	f002 fe89 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f92:	2000      	movs	r0, #0
 8001f94:	f002 fe86 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001f98:	2000      	movs	r0, #0
 8001f9a:	f002 fe83 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8001f9e:	200b      	movs	r0, #11
 8001fa0:	f002 fe80 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	f002 fe7d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 8001faa:	2055      	movs	r0, #85	@ 0x55
 8001fac:	f002 fe7a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	f002 fe77 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8001fb6:	200b      	movs	r0, #11
 8001fb8:	f002 fe74 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	f002 fe71 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 8001fc2:	2055      	movs	r0, #85	@ 0x55
 8001fc4:	f002 fe6e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f002 fe6b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f002 fe68 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	f002 fe65 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fda:	2000      	movs	r0, #0
 8001fdc:	f002 fe62 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	f002 fe5f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f002 fe5c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001fec:	2000      	movs	r0, #0
 8001fee:	f002 fe59 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ff2:	2000      	movs	r0, #0
 8001ff4:	f002 fe56 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f002 fe53 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8001ffe:	2000      	movs	r0, #0
 8002000:	f002 fe50 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002004:	2000      	movs	r0, #0
 8002006:	f002 fe4d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800200a:	2000      	movs	r0, #0
 800200c:	f002 fe4a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002010:	2000      	movs	r0, #0
 8002012:	f002 fe47 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002016:	2000      	movs	r0, #0
 8002018:	f002 fe44 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800201c:	2000      	movs	r0, #0
 800201e:	f002 fe41 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002022:	2001      	movs	r0, #1
 8002024:	f002 fe3e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002028:	2000      	movs	r0, #0
 800202a:	f002 fe3b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800202e:	2001      	movs	r0, #1
 8002030:	f002 fe38 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002034:	2000      	movs	r0, #0
 8002036:	f002 fe35 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800203a:	2000      	movs	r0, #0
 800203c:	f002 fe32 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002040:	2000      	movs	r0, #0
 8002042:	f002 fe2f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002046:	2000      	movs	r0, #0
 8002048:	f002 fe2c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800204c:	2000      	movs	r0, #0
 800204e:	f002 fe29 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002052:	2000      	movs	r0, #0
 8002054:	f002 fe26 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002058:	2000      	movs	r0, #0
 800205a:	f002 fe23 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800205e:	2000      	movs	r0, #0
 8002060:	f002 fe20 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002064:	2000      	movs	r0, #0
 8002066:	f002 fe1d 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xB8);
 800206a:	20b8      	movs	r0, #184	@ 0xb8
 800206c:	f002 fe00 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8002070:	2000      	movs	r0, #0
 8002072:	f002 fe17 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xE7);
 8002076:	20e7      	movs	r0, #231	@ 0xe7
 8002078:	f002 fe14 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x30);
 800207c:	2030      	movs	r0, #48	@ 0x30
 800207e:	f002 fe11 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002082:	2000      	movs	r0, #0
 8002084:	f002 fe0e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 8002088:	2011      	movs	r0, #17
 800208a:	f002 fe0b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 800208e:	2011      	movs	r0, #17
 8002090:	f002 fe08 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 8002094:	2011      	movs	r0, #17
 8002096:	f002 fe05 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 800209a:	2011      	movs	r0, #17
 800209c:	f002 fe02 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80020a0:	2011      	movs	r0, #17
 80020a2:	f002 fdff 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80020a6:	2011      	movs	r0, #17
 80020a8:	f002 fdfc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 80020ac:	2022      	movs	r0, #34	@ 0x22
 80020ae:	f002 fdf9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 80020b2:	2022      	movs	r0, #34	@ 0x22
 80020b4:	f002 fdf6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 80020b8:	2022      	movs	r0, #34	@ 0x22
 80020ba:	f002 fdf3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80020be:	2000      	movs	r0, #0
 80020c0:	f002 fdf0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80020c4:	2000      	movs	r0, #0
 80020c6:	f002 fded 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 80020ca:	2022      	movs	r0, #34	@ 0x22
 80020cc:	f002 fdea 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 80020d0:	2022      	movs	r0, #34	@ 0x22
 80020d2:	f002 fde7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 80020d6:	2022      	movs	r0, #34	@ 0x22
 80020d8:	f002 fde4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80020dc:	2000      	movs	r0, #0
 80020de:	f002 fde1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80020e2:	2000      	movs	r0, #0
 80020e4:	f002 fdde 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80020e8:	2000      	movs	r0, #0
 80020ea:	f002 fddb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80020ee:	2000      	movs	r0, #0
 80020f0:	f002 fdd8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80020f4:	2000      	movs	r0, #0
 80020f6:	f002 fdd5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80020fa:	2000      	movs	r0, #0
 80020fc:	f002 fdd2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002100:	2000      	movs	r0, #0
 8002102:	f002 fdcf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002106:	2000      	movs	r0, #0
 8002108:	f002 fdcc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800210c:	2000      	movs	r0, #0
 800210e:	f002 fdc9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_REG(0xBB);
 8002112:	20bb      	movs	r0, #187	@ 0xbb
 8002114:	f002 fdac 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x01);
 8002118:	2001      	movs	r0, #1
 800211a:	f002 fdc3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC8);
 800211e:	20c8      	movs	r0, #200	@ 0xc8
 8002120:	f002 fdc0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC8);
 8002124:	20c8      	movs	r0, #200	@ 0xc8
 8002126:	f002 fdbd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC8);
 800212a:	20c8      	movs	r0, #200	@ 0xc8
 800212c:	f002 fdba 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x80);
 8002130:	2080      	movs	r0, #128	@ 0x80
 8002132:	f002 fdb7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x80);
 8002136:	2080      	movs	r0, #128	@ 0x80
 8002138:	f002 fdb4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x80);
 800213c:	2080      	movs	r0, #128	@ 0x80
 800213e:	f002 fdb1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x4C);
 8002142:	204c      	movs	r0, #76	@ 0x4c
 8002144:	f002 fdae 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x59);
 8002148:	2059      	movs	r0, #89	@ 0x59
 800214a:	f002 fdab 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x66);
 800214e:	2066      	movs	r0, #102	@ 0x66
 8002150:	f002 fda8 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xBD);
 8002154:	20bd      	movs	r0, #189	@ 0xbd
 8002156:	f002 fd8b 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x01);
 800215a:	2001      	movs	r0, #1
 800215c:	f002 fda2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002160:	2000      	movs	r0, #0
 8002162:	f002 fd9f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0A);
 8002166:	200a      	movs	r0, #10
 8002168:	f002 fd9c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800216c:	2000      	movs	r0, #0
 800216e:	f002 fd99 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 8002172:	2032      	movs	r0, #50	@ 0x32
 8002174:	f002 fd96 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002178:	2000      	movs	r0, #0
 800217a:	f002 fd93 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800217e:	2004      	movs	r0, #4
 8002180:	f002 fd90 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002184:	2001      	movs	r0, #1
 8002186:	f002 fd8d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 800218a:	2005      	movs	r0, #5
 800218c:	f002 fd8a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002190:	2005      	movs	r0, #5
 8002192:	f002 fd87 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002196:	2000      	movs	r0, #0
 8002198:	f002 fd84 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800219c:	2000      	movs	r0, #0
 800219e:	f002 fd81 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021a2:	2000      	movs	r0, #0
 80021a4:	f002 fd7e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021a8:	2000      	movs	r0, #0
 80021aa:	f002 fd7b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021ae:	2000      	movs	r0, #0
 80021b0:	f002 fd78 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021b4:	2000      	movs	r0, #0
 80021b6:	f002 fd75 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021ba:	2000      	movs	r0, #0
 80021bc:	f002 fd72 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x14);
 80021c0:	2014      	movs	r0, #20
 80021c2:	f002 fd6f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80021c6:	2001      	movs	r0, #1
 80021c8:	f002 fd6c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021cc:	2000      	movs	r0, #0
 80021ce:	f002 fd69 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021d2:	2000      	movs	r0, #0
 80021d4:	f002 fd66 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021d8:	2000      	movs	r0, #0
 80021da:	f002 fd63 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 80021de:	2010      	movs	r0, #16
 80021e0:	f002 fd60 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80021e4:	2003      	movs	r0, #3
 80021e6:	f002 fd5d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80021ea:	2003      	movs	r0, #3
 80021ec:	f002 fd5a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80021f0:	2000      	movs	r0, #0
 80021f2:	f002 fd57 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xBE);
 80021f6:	20be      	movs	r0, #190	@ 0xbe
 80021f8:	f002 fd3a 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 80021fc:	2000      	movs	r0, #0
 80021fe:	f002 fd51 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002202:	2000      	movs	r0, #0
 8002204:	f002 fd4e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002208:	2004      	movs	r0, #4
 800220a:	f002 fd4b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800220e:	2001      	movs	r0, #1
 8002210:	f002 fd48 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002214:	2004      	movs	r0, #4
 8002216:	f002 fd45 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800221a:	2001      	movs	r0, #1
 800221c:	f002 fd42 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002220:	2004      	movs	r0, #4
 8002222:	f002 fd3f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002226:	2001      	movs	r0, #1
 8002228:	f002 fd3c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800222c:	2004      	movs	r0, #4
 800222e:	f002 fd39 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002232:	2001      	movs	r0, #1
 8002234:	f002 fd36 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002238:	2004      	movs	r0, #4
 800223a:	f002 fd33 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800223e:	2001      	movs	r0, #1
 8002240:	f002 fd30 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002244:	2004      	movs	r0, #4
 8002246:	f002 fd2d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800224a:	2001      	movs	r0, #1
 800224c:	f002 fd2a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002250:	2004      	movs	r0, #4
 8002252:	f002 fd27 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002256:	2001      	movs	r0, #1
 8002258:	f002 fd24 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800225c:	2004      	movs	r0, #4
 800225e:	f002 fd21 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002262:	2001      	movs	r0, #1
 8002264:	f002 fd1e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002268:	2004      	movs	r0, #4
 800226a:	f002 fd1b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800226e:	2001      	movs	r0, #1
 8002270:	f002 fd18 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002274:	2000      	movs	r0, #0
 8002276:	f002 fd15 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800227a:	2000      	movs	r0, #0
 800227c:	f002 fd12 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002280:	2004      	movs	r0, #4
 8002282:	f002 fd0f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002286:	2001      	movs	r0, #1
 8002288:	f002 fd0c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800228c:	2004      	movs	r0, #4
 800228e:	f002 fd09 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002292:	2001      	movs	r0, #1
 8002294:	f002 fd06 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002298:	2004      	movs	r0, #4
 800229a:	f002 fd03 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800229e:	2001      	movs	r0, #1
 80022a0:	f002 fd00 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80022a4:	2004      	movs	r0, #4
 80022a6:	f002 fcfd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80022aa:	2001      	movs	r0, #1
 80022ac:	f002 fcfa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80022b0:	2004      	movs	r0, #4
 80022b2:	f002 fcf7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80022b6:	2001      	movs	r0, #1
 80022b8:	f002 fcf4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80022bc:	2004      	movs	r0, #4
 80022be:	f002 fcf1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80022c2:	2001      	movs	r0, #1
 80022c4:	f002 fcee 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80022c8:	2004      	movs	r0, #4
 80022ca:	f002 fceb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80022ce:	2001      	movs	r0, #1
 80022d0:	f002 fce8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80022d4:	2004      	movs	r0, #4
 80022d6:	f002 fce5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80022da:	2001      	movs	r0, #1
 80022dc:	f002 fce2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80022e0:	2004      	movs	r0, #4
 80022e2:	f002 fcdf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80022e6:	2001      	movs	r0, #1
 80022e8:	f002 fcdc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80022ec:	2000      	movs	r0, #0
 80022ee:	f002 fcd9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80022f2:	2000      	movs	r0, #0
 80022f4:	f002 fcd6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80022f8:	2004      	movs	r0, #4
 80022fa:	f002 fcd3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80022fe:	2001      	movs	r0, #1
 8002300:	f002 fcd0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002304:	2004      	movs	r0, #4
 8002306:	f002 fccd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800230a:	2001      	movs	r0, #1
 800230c:	f002 fcca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002310:	2004      	movs	r0, #4
 8002312:	f002 fcc7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002316:	2001      	movs	r0, #1
 8002318:	f002 fcc4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800231c:	2004      	movs	r0, #4
 800231e:	f002 fcc1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002322:	2001      	movs	r0, #1
 8002324:	f002 fcbe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002328:	2004      	movs	r0, #4
 800232a:	f002 fcbb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800232e:	2001      	movs	r0, #1
 8002330:	f002 fcb8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002334:	2004      	movs	r0, #4
 8002336:	f002 fcb5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800233a:	2001      	movs	r0, #1
 800233c:	f002 fcb2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002340:	2004      	movs	r0, #4
 8002342:	f002 fcaf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002346:	2001      	movs	r0, #1
 8002348:	f002 fcac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800234c:	2004      	movs	r0, #4
 800234e:	f002 fca9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002352:	2001      	movs	r0, #1
 8002354:	f002 fca6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002358:	2004      	movs	r0, #4
 800235a:	f002 fca3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800235e:	2001      	movs	r0, #1
 8002360:	f002 fca0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002364:	2002      	movs	r0, #2
 8002366:	f002 fc9d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800236a:	2002      	movs	r0, #2
 800236c:	f002 fc9a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002370:	2002      	movs	r0, #2
 8002372:	f002 fc97 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002376:	2002      	movs	r0, #2
 8002378:	f002 fc94 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800237c:	2002      	movs	r0, #2
 800237e:	f002 fc91 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002382:	2002      	movs	r0, #2
 8002384:	f002 fc8e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002388:	2000      	movs	r0, #0
 800238a:	f002 fc8b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800238e:	2000      	movs	r0, #0
 8002390:	f002 fc88 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002394:	2000      	movs	r0, #0
 8002396:	f002 fc85 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800239a:	2000      	movs	r0, #0
 800239c:	f002 fc82 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023a0:	2000      	movs	r0, #0
 80023a2:	f002 fc7f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023a6:	2000      	movs	r0, #0
 80023a8:	f002 fc7c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023ac:	2000      	movs	r0, #0
 80023ae:	f002 fc79 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023b2:	2000      	movs	r0, #0
 80023b4:	f002 fc76 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 80023b8:	20ff      	movs	r0, #255	@ 0xff
 80023ba:	f002 fc73 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023be:	2000      	movs	r0, #0
 80023c0:	f002 fc70 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023c4:	2000      	movs	r0, #0
 80023c6:	f002 fc6d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023ca:	2000      	movs	r0, #0
 80023cc:	f002 fc6a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023d0:	2000      	movs	r0, #0
 80023d2:	f002 fc67 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023d6:	2000      	movs	r0, #0
 80023d8:	f002 fc64 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023dc:	2000      	movs	r0, #0
 80023de:	f002 fc61 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023e2:	2000      	movs	r0, #0
 80023e4:	f002 fc5e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023e8:	2000      	movs	r0, #0
 80023ea:	f002 fc5b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 80023ee:	20ff      	movs	r0, #255	@ 0xff
 80023f0:	f002 fc58 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023f4:	2000      	movs	r0, #0
 80023f6:	f002 fc55 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80023fa:	2000      	movs	r0, #0
 80023fc:	f002 fc52 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002400:	2000      	movs	r0, #0
 8002402:	f002 fc4f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002406:	2000      	movs	r0, #0
 8002408:	f002 fc4c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800240c:	2000      	movs	r0, #0
 800240e:	f002 fc49 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002412:	2000      	movs	r0, #0
 8002414:	f002 fc46 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002418:	2000      	movs	r0, #0
 800241a:	f002 fc43 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800241e:	2000      	movs	r0, #0
 8002420:	f002 fc40 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 8002424:	20ff      	movs	r0, #255	@ 0xff
 8002426:	f002 fc3d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800242a:	2000      	movs	r0, #0
 800242c:	f002 fc3a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002430:	2000      	movs	r0, #0
 8002432:	f002 fc37 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002436:	2000      	movs	r0, #0
 8002438:	f002 fc34 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800243c:	2000      	movs	r0, #0
 800243e:	f002 fc31 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002442:	2004      	movs	r0, #4
 8002444:	f002 fc2e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002448:	2004      	movs	r0, #4
 800244a:	f002 fc2b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 800244e:	2010      	movs	r0, #16
 8002450:	f002 fc28 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002454:	2000      	movs	r0, #0
 8002456:	f002 fc25 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800245a:	2000      	movs	r0, #0
 800245c:	f002 fc22 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002460:	2000      	movs	r0, #0
 8002462:	f002 fc1f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 8002466:	2032      	movs	r0, #50	@ 0x32
 8002468:	f002 fc1c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800246c:	2000      	movs	r0, #0
 800246e:	f002 fc19 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002472:	2000      	movs	r0, #0
 8002474:	f002 fc16 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002478:	2000      	movs	r0, #0
 800247a:	f002 fc13 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800247e:	2000      	movs	r0, #0
 8002480:	f002 fc10 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002484:	2000      	movs	r0, #0
 8002486:	f002 fc0d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800248a:	2000      	movs	r0, #0
 800248c:	f002 fc0a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002490:	2000      	movs	r0, #0
 8002492:	f002 fc07 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002496:	2000      	movs	r0, #0
 8002498:	f002 fc04 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800249c:	2000      	movs	r0, #0
 800249e:	f002 fc01 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024a2:	2000      	movs	r0, #0
 80024a4:	f002 fbfe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024a8:	2000      	movs	r0, #0
 80024aa:	f002 fbfb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024ae:	2000      	movs	r0, #0
 80024b0:	f002 fbf8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024b4:	2000      	movs	r0, #0
 80024b6:	f002 fbf5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024ba:	2000      	movs	r0, #0
 80024bc:	f002 fbf2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024c0:	2000      	movs	r0, #0
 80024c2:	f002 fbef 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024c6:	2000      	movs	r0, #0
 80024c8:	f002 fbec 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024cc:	2000      	movs	r0, #0
 80024ce:	f002 fbe9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024d2:	2000      	movs	r0, #0
 80024d4:	f002 fbe6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024d8:	2000      	movs	r0, #0
 80024da:	f002 fbe3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024de:	2000      	movs	r0, #0
 80024e0:	f002 fbe0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024e4:	2000      	movs	r0, #0
 80024e6:	f002 fbdd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 80024ea:	2032      	movs	r0, #50	@ 0x32
 80024ec:	f002 fbda 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024f0:	2000      	movs	r0, #0
 80024f2:	f002 fbd7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024f6:	2000      	movs	r0, #0
 80024f8:	f002 fbd4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80024fc:	2000      	movs	r0, #0
 80024fe:	f002 fbd1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002502:	2000      	movs	r0, #0
 8002504:	f002 fbce 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002508:	2000      	movs	r0, #0
 800250a:	f002 fbcb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800250e:	2000      	movs	r0, #0
 8002510:	f002 fbc8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002514:	2000      	movs	r0, #0
 8002516:	f002 fbc5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800251a:	2000      	movs	r0, #0
 800251c:	f002 fbc2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002520:	2000      	movs	r0, #0
 8002522:	f002 fbbf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002526:	2000      	movs	r0, #0
 8002528:	f002 fbbc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800252c:	2000      	movs	r0, #0
 800252e:	f002 fbb9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002532:	2000      	movs	r0, #0
 8002534:	f002 fbb6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002538:	2000      	movs	r0, #0
 800253a:	f002 fbb3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800253e:	2000      	movs	r0, #0
 8002540:	f002 fbb0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002544:	2000      	movs	r0, #0
 8002546:	f002 fbad 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800254a:	2000      	movs	r0, #0
 800254c:	f002 fbaa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002550:	2000      	movs	r0, #0
 8002552:	f002 fba7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002556:	2000      	movs	r0, #0
 8002558:	f002 fba4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800255c:	2000      	movs	r0, #0
 800255e:	f002 fba1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002562:	2000      	movs	r0, #0
 8002564:	f002 fb9e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002568:	2000      	movs	r0, #0
 800256a:	f002 fb9b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 800256e:	2032      	movs	r0, #50	@ 0x32
 8002570:	f002 fb98 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002574:	2000      	movs	r0, #0
 8002576:	f002 fb95 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800257a:	2000      	movs	r0, #0
 800257c:	f002 fb92 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002580:	2000      	movs	r0, #0
 8002582:	f002 fb8f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002586:	2000      	movs	r0, #0
 8002588:	f002 fb8c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800258c:	2000      	movs	r0, #0
 800258e:	f002 fb89 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002592:	2000      	movs	r0, #0
 8002594:	f002 fb86 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002598:	2000      	movs	r0, #0
 800259a:	f002 fb83 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800259e:	2000      	movs	r0, #0
 80025a0:	f002 fb80 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025a4:	2000      	movs	r0, #0
 80025a6:	f002 fb7d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025aa:	2000      	movs	r0, #0
 80025ac:	f002 fb7a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025b0:	2000      	movs	r0, #0
 80025b2:	f002 fb77 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025b6:	2000      	movs	r0, #0
 80025b8:	f002 fb74 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025bc:	2000      	movs	r0, #0
 80025be:	f002 fb71 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025c2:	2000      	movs	r0, #0
 80025c4:	f002 fb6e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025c8:	2000      	movs	r0, #0
 80025ca:	f002 fb6b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025ce:	2000      	movs	r0, #0
 80025d0:	f002 fb68 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025d4:	2000      	movs	r0, #0
 80025d6:	f002 fb65 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025da:	2000      	movs	r0, #0
 80025dc:	f002 fb62 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025e0:	2000      	movs	r0, #0
 80025e2:	f002 fb5f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025e6:	2000      	movs	r0, #0
 80025e8:	f002 fb5c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025ec:	2000      	movs	r0, #0
 80025ee:	f002 fb59 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025f2:	2000      	movs	r0, #0
 80025f4:	f002 fb56 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025f8:	2000      	movs	r0, #0
 80025fa:	f002 fb53 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80025fe:	2000      	movs	r0, #0
 8002600:	f002 fb50 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xC2);
 8002604:	20c2      	movs	r0, #194	@ 0xc2
 8002606:	f002 fb33 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0xFC);
 800260a:	20fc      	movs	r0, #252	@ 0xfc
 800260c:	f002 fb4a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_REG(0xC3);
 8002610:	20c3      	movs	r0, #195	@ 0xc3
 8002612:	f002 fb2d 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8002616:	2000      	movs	r0, #0
 8002618:	f002 fb44 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800261c:	2000      	movs	r0, #0
 800261e:	f002 fb41 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 8002622:	20ff      	movs	r0, #255	@ 0xff
 8002624:	f002 fb3e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x07);
 8002628:	2007      	movs	r0, #7
 800262a:	f002 fb3b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800262e:	2000      	movs	r0, #0
 8002630:	f002 fb38 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002634:	2000      	movs	r0, #0
 8002636:	f002 fb35 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 800263a:	20ff      	movs	r0, #255	@ 0xff
 800263c:	f002 fb32 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x07);
 8002640:	2007      	movs	r0, #7
 8002642:	f002 fb2f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002646:	2000      	movs	r0, #0
 8002648:	f002 fb2c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800264c:	2000      	movs	r0, #0
 800264e:	f002 fb29 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 8002652:	20ff      	movs	r0, #255	@ 0xff
 8002654:	f002 fb26 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002658:	2004      	movs	r0, #4
 800265a:	f002 fb23 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xC5);
 800265e:	20c5      	movs	r0, #197	@ 0xc5
 8002660:	f002 fb06 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x80);
 8002664:	2080      	movs	r0, #128	@ 0x80
 8002666:	f002 fb1d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 800266a:	2005      	movs	r0, #5
 800266c:	f002 fb1a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 8002670:	2032      	movs	r0, #50	@ 0x32
 8002672:	f002 fb17 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002676:	2005      	movs	r0, #5
 8002678:	f002 fb14 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x3F);
 800267c:	203f      	movs	r0, #63	@ 0x3f
 800267e:	f002 fb11 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 8002682:	2006      	movs	r0, #6
 8002684:	f002 fb0e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x51);
 8002688:	2051      	movs	r0, #81	@ 0x51
 800268a:	f002 fb0b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 800268e:	2005      	movs	r0, #5
 8002690:	f002 fb08 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8002694:	2008      	movs	r0, #8
 8002696:	f002 fb05 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 800269a:	2005      	movs	r0, #5
 800269c:	f002 fb02 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80026a0:	2008      	movs	r0, #8
 80026a2:	f002 faff 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 80026a6:	2006      	movs	r0, #6
 80026a8:	f002 fafc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x21);
 80026ac:	2021      	movs	r0, #33	@ 0x21
 80026ae:	f002 faf9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80026b2:	2005      	movs	r0, #5
 80026b4:	f002 faf6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xDC);
 80026b8:	20dc      	movs	r0, #220	@ 0xdc
 80026ba:	f002 faf3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80026be:	2004      	movs	r0, #4
 80026c0:	f002 faf0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xCF);
 80026c4:	20cf      	movs	r0, #207	@ 0xcf
 80026c6:	f002 faed 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80026ca:	2005      	movs	r0, #5
 80026cc:	f002 faea 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF1);
 80026d0:	20f1      	movs	r0, #241	@ 0xf1
 80026d2:	f002 fae7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80026d6:	2004      	movs	r0, #4
 80026d8:	f002 fae4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xB0);
 80026dc:	20b0      	movs	r0, #176	@ 0xb0
 80026de:	f002 fae1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80026e2:	2004      	movs	r0, #4
 80026e4:	f002 fade 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x96);
 80026e8:	2096      	movs	r0, #150	@ 0x96
 80026ea:	f002 fadb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80026ee:	2005      	movs	r0, #5
 80026f0:	f002 fad8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC0);
 80026f4:	20c0      	movs	r0, #192	@ 0xc0
 80026f6:	f002 fad5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80026fa:	2004      	movs	r0, #4
 80026fc:	f002 fad2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x83);
 8002700:	2083      	movs	r0, #131	@ 0x83
 8002702:	f002 facf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002706:	2004      	movs	r0, #4
 8002708:	f002 facc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5E);
 800270c:	205e      	movs	r0, #94	@ 0x5e
 800270e:	f002 fac9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002712:	2005      	movs	r0, #5
 8002714:	f002 fac6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x8E);
 8002718:	208e      	movs	r0, #142	@ 0x8e
 800271a:	f002 fac3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800271e:	2004      	movs	r0, #4
 8002720:	f002 fac0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 8002724:	2055      	movs	r0, #85	@ 0x55
 8002726:	f002 fabd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800272a:	2004      	movs	r0, #4
 800272c:	f002 faba 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x25);
 8002730:	2025      	movs	r0, #37	@ 0x25
 8002732:	f002 fab7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002736:	2005      	movs	r0, #5
 8002738:	f002 fab4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5B);
 800273c:	205b      	movs	r0, #91	@ 0x5b
 800273e:	f002 fab1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002742:	2004      	movs	r0, #4
 8002744:	f002 faae 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x25);
 8002748:	2025      	movs	r0, #37	@ 0x25
 800274a:	f002 faab 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800274e:	2004      	movs	r0, #4
 8002750:	f002 faa8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEB);
 8002754:	20eb      	movs	r0, #235	@ 0xeb
 8002756:	f002 faa5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800275a:	2004      	movs	r0, #4
 800275c:	f002 faa2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x26);
 8002760:	2026      	movs	r0, #38	@ 0x26
 8002762:	f002 fa9f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002766:	2004      	movs	r0, #4
 8002768:	f002 fa9c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF4);
 800276c:	20f4      	movs	r0, #244	@ 0xf4
 800276e:	f002 fa99 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002772:	2003      	movs	r0, #3
 8002774:	f002 fa96 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xAF);
 8002778:	20af      	movs	r0, #175	@ 0xaf
 800277a:	f002 fa93 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800277e:	2004      	movs	r0, #4
 8002780:	f002 fa90 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEF);
 8002784:	20ef      	movs	r0, #239	@ 0xef
 8002786:	f002 fa8d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 800278a:	2003      	movs	r0, #3
 800278c:	f002 fa8a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC0);
 8002790:	20c0      	movs	r0, #192	@ 0xc0
 8002792:	f002 fa87 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002796:	2003      	movs	r0, #3
 8002798:	f002 fa84 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 800279c:	2070      	movs	r0, #112	@ 0x70
 800279e:	f002 fa81 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80027a2:	2004      	movs	r0, #4
 80027a4:	f002 fa7e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xB4);
 80027a8:	20b4      	movs	r0, #180	@ 0xb4
 80027aa:	f002 fa7b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80027ae:	2003      	movs	r0, #3
 80027b0:	f002 fa78 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x8A);
 80027b4:	208a      	movs	r0, #138	@ 0x8a
 80027b6:	f002 fa75 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80027ba:	2003      	movs	r0, #3
 80027bc:	f002 fa72 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2E);
 80027c0:	202e      	movs	r0, #46	@ 0x2e
 80027c2:	f002 fa6f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80027c6:	2004      	movs	r0, #4
 80027c8:	f002 fa6c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x76);
 80027cc:	2076      	movs	r0, #118	@ 0x76
 80027ce:	f002 fa69 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80027d2:	2003      	movs	r0, #3
 80027d4:	f002 fa66 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x50);
 80027d8:	2050      	movs	r0, #80	@ 0x50
 80027da:	f002 fa63 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80027de:	2003      	movs	r0, #3
 80027e0:	f002 fa60 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xE8);
 80027e4:	20e8      	movs	r0, #232	@ 0xe8
 80027e6:	f002 fa5d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80027ea:	2003      	movs	r0, #3
 80027ec:	f002 fa5a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x34);
 80027f0:	2034      	movs	r0, #52	@ 0x34
 80027f2:	f002 fa57 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80027f6:	2003      	movs	r0, #3
 80027f8:	f002 fa54 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80027fc:	2011      	movs	r0, #17
 80027fe:	f002 fa51 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002802:	2003      	movs	r0, #3
 8002804:	f002 fa4e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x9D);
 8002808:	209d      	movs	r0, #157	@ 0x9d
 800280a:	f002 fa4b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 800280e:	2003      	movs	r0, #3
 8002810:	f002 fa48 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEB);
 8002814:	20eb      	movs	r0, #235	@ 0xeb
 8002816:	f002 fa45 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800281a:	2002      	movs	r0, #2
 800281c:	f002 fa42 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xCE);
 8002820:	20ce      	movs	r0, #206	@ 0xce
 8002822:	f002 fa3f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002826:	2002      	movs	r0, #2
 8002828:	f002 fa3c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x4A);
 800282c:	204a      	movs	r0, #74	@ 0x4a
 800282e:	f002 fa39 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002832:	2003      	movs	r0, #3
 8002834:	f002 fa36 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC5);
 8002838:	20c5      	movs	r0, #197	@ 0xc5
 800283a:	f002 fa33 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800283e:	2002      	movs	r0, #2
 8002840:	f002 fa30 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xAA);
 8002844:	20aa      	movs	r0, #170	@ 0xaa
 8002846:	f002 fa2d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800284a:	2002      	movs	r0, #2
 800284c:	f002 fa2a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1D);
 8002850:	201d      	movs	r0, #29
 8002852:	f002 fa27 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002856:	2003      	movs	r0, #3
 8002858:	f002 fa24 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x9B);
 800285c:	209b      	movs	r0, #155	@ 0x9b
 800285e:	f002 fa21 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002862:	2002      	movs	r0, #2
 8002864:	f002 fa1e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x83);
 8002868:	2083      	movs	r0, #131	@ 0x83
 800286a:	f002 fa1b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800286e:	2002      	movs	r0, #2
 8002870:	f002 fa18 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xED);
 8002874:	20ed      	movs	r0, #237	@ 0xed
 8002876:	f002 fa15 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800287a:	2002      	movs	r0, #2
 800287c:	f002 fa12 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x6C);
 8002880:	206c      	movs	r0, #108	@ 0x6c
 8002882:	f002 fa0f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002886:	2002      	movs	r0, #2
 8002888:	f002 fa0c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x56);
 800288c:	2056      	movs	r0, #86	@ 0x56
 800288e:	f002 fa09 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002892:	2002      	movs	r0, #2
 8002894:	f002 fa06 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBB);
 8002898:	20bb      	movs	r0, #187	@ 0xbb
 800289a:	f002 fa03 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800289e:	2002      	movs	r0, #2
 80028a0:	f002 fa00 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x51);
 80028a4:	2051      	movs	r0, #81	@ 0x51
 80028a6:	f002 f9fd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80028aa:	2002      	movs	r0, #2
 80028ac:	f002 f9fa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x3D);
 80028b0:	203d      	movs	r0, #61	@ 0x3d
 80028b2:	f002 f9f7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80028b6:	2002      	movs	r0, #2
 80028b8:	f002 f9f4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA0);
 80028bc:	20a0      	movs	r0, #160	@ 0xa0
 80028be:	f002 f9f1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80028c2:	2002      	movs	r0, #2
 80028c4:	f002 f9ee 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x35);
 80028c8:	2035      	movs	r0, #53	@ 0x35
 80028ca:	f002 f9eb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80028ce:	2002      	movs	r0, #2
 80028d0:	f002 f9e8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x23);
 80028d4:	2023      	movs	r0, #35	@ 0x23
 80028d6:	f002 f9e5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80028da:	2002      	movs	r0, #2
 80028dc:	f002 f9e2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x84);
 80028e0:	2084      	movs	r0, #132	@ 0x84
 80028e2:	f002 f9df 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80028e6:	2002      	movs	r0, #2
 80028e8:	f002 f9dc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x16);
 80028ec:	2016      	movs	r0, #22
 80028ee:	f002 f9d9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80028f2:	2002      	movs	r0, #2
 80028f4:	f002 f9d6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 80028f8:	2006      	movs	r0, #6
 80028fa:	f002 f9d3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80028fe:	2002      	movs	r0, #2
 8002900:	f002 f9d0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x66);
 8002904:	2066      	movs	r0, #102	@ 0x66
 8002906:	f002 f9cd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800290a:	2002      	movs	r0, #2
 800290c:	f002 f9ca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF4);
 8002910:	20f4      	movs	r0, #244	@ 0xf4
 8002912:	f002 f9c7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002916:	2001      	movs	r0, #1
 8002918:	f002 f9c4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xE6);
 800291c:	20e6      	movs	r0, #230	@ 0xe6
 800291e:	f002 f9c1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002922:	2001      	movs	r0, #1
 8002924:	f002 f9be 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x47);
 8002928:	2047      	movs	r0, #71	@ 0x47
 800292a:	f002 f9bb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800292e:	2002      	movs	r0, #2
 8002930:	f002 f9b8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xCD);
 8002934:	20cd      	movs	r0, #205	@ 0xcd
 8002936:	f002 f9b5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800293a:	2001      	movs	r0, #1
 800293c:	f002 f9b2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC2);
 8002940:	20c2      	movs	r0, #194	@ 0xc2
 8002942:	f002 f9af 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002946:	2001      	movs	r0, #1
 8002948:	f002 f9ac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x25);
 800294c:	2025      	movs	r0, #37	@ 0x25
 800294e:	f002 f9a9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002952:	2002      	movs	r0, #2
 8002954:	f002 f9a6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x9C);
 8002958:	209c      	movs	r0, #156	@ 0x9c
 800295a:	f002 f9a3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800295e:	2001      	movs	r0, #1
 8002960:	f002 f9a0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x98);
 8002964:	2098      	movs	r0, #152	@ 0x98
 8002966:	f002 f99d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800296a:	2001      	movs	r0, #1
 800296c:	f002 f99a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002970:	2003      	movs	r0, #3
 8002972:	f002 f997 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002976:	2002      	movs	r0, #2
 8002978:	f002 f994 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x56);
 800297c:	2056      	movs	r0, #86	@ 0x56
 800297e:	f002 f991 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002982:	2001      	movs	r0, #1
 8002984:	f002 f98e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x64);
 8002988:	2064      	movs	r0, #100	@ 0x64
 800298a:	f002 f98b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800298e:	2001      	movs	r0, #1
 8002990:	f002 f988 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xDE);
 8002994:	20de      	movs	r0, #222	@ 0xde
 8002996:	f002 f985 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800299a:	2001      	movs	r0, #1
 800299c:	f002 f982 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 80029a0:	2010      	movs	r0, #16
 80029a2:	f002 f97f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80029a6:	2001      	movs	r0, #1
 80029a8:	f002 f97c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x30);
 80029ac:	2030      	movs	r0, #48	@ 0x30
 80029ae:	f002 f979 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80029b2:	2001      	movs	r0, #1
 80029b4:	f002 f976 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xB9);
 80029b8:	20b9      	movs	r0, #185	@ 0xb9
 80029ba:	f002 f973 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80029be:	2001      	movs	r0, #1
 80029c0:	f002 f970 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xCA);
 80029c4:	20ca      	movs	r0, #202	@ 0xca
 80029c6:	f002 f96d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80029ca:	2000      	movs	r0, #0
 80029cc:	f002 f96a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFC);
 80029d0:	20fc      	movs	r0, #252	@ 0xfc
 80029d2:	f002 f967 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80029d6:	2000      	movs	r0, #0
 80029d8:	f002 f964 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x94);
 80029dc:	2094      	movs	r0, #148	@ 0x94
 80029de:	f002 f961 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80029e2:	2001      	movs	r0, #1
 80029e4:	f002 f95e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA7);
 80029e8:	20a7      	movs	r0, #167	@ 0xa7
 80029ea:	f002 f95b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80029ee:	2000      	movs	r0, #0
 80029f0:	f002 f958 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xE2);
 80029f4:	20e2      	movs	r0, #226	@ 0xe2
 80029f6:	f002 f955 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80029fa:	2000      	movs	r0, #0
 80029fc:	f002 f952 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x82);
 8002a00:	2082      	movs	r0, #130	@ 0x82
 8002a02:	f002 f94f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002a06:	2001      	movs	r0, #1
 8002a08:	f002 f94c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	f002 f949 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002a12:	2000      	movs	r0, #0
 8002a14:	f002 f946 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002a18:	2000      	movs	r0, #0
 8002a1a:	f002 f943 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002a1e:	2000      	movs	r0, #0
 8002a20:	f002 f940 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002a24:	2000      	movs	r0, #0
 8002a26:	f002 f93d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	f002 f93a 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xC6);
 8002a30:	20c6      	movs	r0, #198	@ 0xc6
 8002a32:	f002 f91d 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0xFD);
 8002a36:	20fd      	movs	r0, #253	@ 0xfd
 8002a38:	f002 f934 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002a3c:	2005      	movs	r0, #5
 8002a3e:	f002 f931 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x87);
 8002a42:	2087      	movs	r0, #135	@ 0x87
 8002a44:	f002 f92e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002a48:	2005      	movs	r0, #5
 8002a4a:	f002 f92b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC2);
 8002a4e:	20c2      	movs	r0, #194	@ 0xc2
 8002a50:	f002 f928 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 8002a54:	2006      	movs	r0, #6
 8002a56:	f002 f925 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xB6);
 8002a5a:	20b6      	movs	r0, #182	@ 0xb6
 8002a5c:	f002 f922 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002a60:	2005      	movs	r0, #5
 8002a62:	f002 f91f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x51);
 8002a66:	2051      	movs	r0, #81	@ 0x51
 8002a68:	f002 f91c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002a6c:	2005      	movs	r0, #5
 8002a6e:	f002 f919 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x79);
 8002a72:	2079      	movs	r0, #121	@ 0x79
 8002a74:	f002 f916 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 8002a78:	2006      	movs	r0, #6
 8002a7a:	f002 f913 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x75);
 8002a7e:	2075      	movs	r0, #117	@ 0x75
 8002a80:	f002 f910 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002a84:	2005      	movs	r0, #5
 8002a86:	f002 f90d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 8002a8a:	201c      	movs	r0, #28
 8002a8c:	f002 f90a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002a90:	2005      	movs	r0, #5
 8002a92:	f002 f907 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x33);
 8002a96:	2033      	movs	r0, #51	@ 0x33
 8002a98:	f002 f904 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 8002a9c:	2006      	movs	r0, #6
 8002a9e:	f002 f901 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x38);
 8002aa2:	2038      	movs	r0, #56	@ 0x38
 8002aa4:	f002 f8fe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002aa8:	2005      	movs	r0, #5
 8002aaa:	f002 f8fb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xE8);
 8002aae:	20e8      	movs	r0, #232	@ 0xe8
 8002ab0:	f002 f8f8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002ab4:	2004      	movs	r0, #4
 8002ab6:	f002 f8f5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xED);
 8002aba:	20ed      	movs	r0, #237	@ 0xed
 8002abc:	f002 f8f2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002ac0:	2005      	movs	r0, #5
 8002ac2:	f002 f8ef 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFC);
 8002ac6:	20fc      	movs	r0, #252	@ 0xfc
 8002ac8:	f002 f8ec 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002acc:	2004      	movs	r0, #4
 8002ace:	f002 f8e9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xB2);
 8002ad2:	20b2      	movs	r0, #178	@ 0xb2
 8002ad4:	f002 f8e6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002ad8:	2004      	movs	r0, #4
 8002ada:	f002 f8e3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA6);
 8002ade:	20a6      	movs	r0, #166	@ 0xa6
 8002ae0:	f002 f8e0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002ae4:	2005      	movs	r0, #5
 8002ae6:	f002 f8dd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC1);
 8002aea:	20c1      	movs	r0, #193	@ 0xc1
 8002aec:	f002 f8da 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002af0:	2004      	movs	r0, #4
 8002af2:	f002 f8d7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x7D);
 8002af6:	207d      	movs	r0, #125	@ 0x7d
 8002af8:	f002 f8d4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002afc:	2004      	movs	r0, #4
 8002afe:	f002 f8d1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x61);
 8002b02:	2061      	movs	r0, #97	@ 0x61
 8002b04:	f002 f8ce 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002b08:	2005      	movs	r0, #5
 8002b0a:	f002 f8cb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x84);
 8002b0e:	2084      	movs	r0, #132	@ 0x84
 8002b10:	f002 f8c8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002b14:	2004      	movs	r0, #4
 8002b16:	f002 f8c5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x46);
 8002b1a:	2046      	movs	r0, #70	@ 0x46
 8002b1c:	f002 f8c2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002b20:	2004      	movs	r0, #4
 8002b22:	f002 f8bf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1D);
 8002b26:	201d      	movs	r0, #29
 8002b28:	f002 f8bc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002b2c:	2005      	movs	r0, #5
 8002b2e:	f002 f8b9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x47);
 8002b32:	2047      	movs	r0, #71	@ 0x47
 8002b34:	f002 f8b6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002b38:	2004      	movs	r0, #4
 8002b3a:	f002 f8b3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 8002b3e:	200f      	movs	r0, #15
 8002b40:	f002 f8b0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002b44:	2004      	movs	r0, #4
 8002b46:	f002 f8ad 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xD7);
 8002b4a:	20d7      	movs	r0, #215	@ 0xd7
 8002b4c:	f002 f8aa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002b50:	2004      	movs	r0, #4
 8002b52:	f002 f8a7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0A);
 8002b56:	200a      	movs	r0, #10
 8002b58:	f002 f8a4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002b5c:	2004      	movs	r0, #4
 8002b5e:	f002 f8a1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xD6);
 8002b62:	20d6      	movs	r0, #214	@ 0xd6
 8002b64:	f002 f89e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002b68:	2003      	movs	r0, #3
 8002b6a:	f002 f89b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x91);
 8002b6e:	2091      	movs	r0, #145	@ 0x91
 8002b70:	f002 f898 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002b74:	2004      	movs	r0, #4
 8002b76:	f002 f895 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC9);
 8002b7a:	20c9      	movs	r0, #201	@ 0xc9
 8002b7c:	f002 f892 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002b80:	2003      	movs	r0, #3
 8002b82:	f002 f88f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x9A);
 8002b86:	209a      	movs	r0, #154	@ 0x9a
 8002b88:	f002 f88c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002b8c:	2003      	movs	r0, #3
 8002b8e:	f002 f889 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x48);
 8002b92:	2048      	movs	r0, #72	@ 0x48
 8002b94:	f002 f886 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002b98:	2004      	movs	r0, #4
 8002b9a:	f002 f883 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x85);
 8002b9e:	2085      	movs	r0, #133	@ 0x85
 8002ba0:	f002 f880 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002ba4:	2003      	movs	r0, #3
 8002ba6:	f002 f87d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5B);
 8002baa:	205b      	movs	r0, #91	@ 0x5b
 8002bac:	f002 f87a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002bb0:	2003      	movs	r0, #3
 8002bb2:	f002 f877 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFB);
 8002bb6:	20fb      	movs	r0, #251	@ 0xfb
 8002bb8:	f002 f874 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002bbc:	2003      	movs	r0, #3
 8002bbe:	f002 f871 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x3E);
 8002bc2:	203e      	movs	r0, #62	@ 0x3e
 8002bc4:	f002 f86e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002bc8:	2003      	movs	r0, #3
 8002bca:	f002 f86b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x18);
 8002bce:	2018      	movs	r0, #24
 8002bd0:	f002 f868 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002bd4:	2003      	movs	r0, #3
 8002bd6:	f002 f865 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xAA);
 8002bda:	20aa      	movs	r0, #170	@ 0xaa
 8002bdc:	f002 f862 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002be0:	2003      	movs	r0, #3
 8002be2:	f002 f85f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF1);
 8002be6:	20f1      	movs	r0, #241	@ 0xf1
 8002be8:	f002 f85c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002bec:	2002      	movs	r0, #2
 8002bee:	f002 f859 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xD1);
 8002bf2:	20d1      	movs	r0, #209	@ 0xd1
 8002bf4:	f002 f856 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002bf8:	2002      	movs	r0, #2
 8002bfa:	f002 f853 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x52);
 8002bfe:	2052      	movs	r0, #82	@ 0x52
 8002c00:	f002 f850 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002c04:	2003      	movs	r0, #3
 8002c06:	f002 f84d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xCA);
 8002c0a:	20ca      	movs	r0, #202	@ 0xca
 8002c0c:	f002 f84a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c10:	2002      	movs	r0, #2
 8002c12:	f002 f847 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xAC);
 8002c16:	20ac      	movs	r0, #172	@ 0xac
 8002c18:	f002 f844 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c1c:	2002      	movs	r0, #2
 8002c1e:	f002 f841 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 8002c22:	2022      	movs	r0, #34	@ 0x22
 8002c24:	f002 f83e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8002c28:	2003      	movs	r0, #3
 8002c2a:	f002 f83b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x9E);
 8002c2e:	209e      	movs	r0, #158	@ 0x9e
 8002c30:	f002 f838 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c34:	2002      	movs	r0, #2
 8002c36:	f002 f835 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x83);
 8002c3a:	2083      	movs	r0, #131	@ 0x83
 8002c3c:	f002 f832 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c40:	2002      	movs	r0, #2
 8002c42:	f002 f82f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEF);
 8002c46:	20ef      	movs	r0, #239	@ 0xef
 8002c48:	f002 f82c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c4c:	2002      	movs	r0, #2
 8002c4e:	f002 f829 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x6E);
 8002c52:	206e      	movs	r0, #110	@ 0x6e
 8002c54:	f002 f826 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c58:	2002      	movs	r0, #2
 8002c5a:	f002 f823 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x56);
 8002c5e:	2056      	movs	r0, #86	@ 0x56
 8002c60:	f002 f820 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c64:	2002      	movs	r0, #2
 8002c66:	f002 f81d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBA);
 8002c6a:	20ba      	movs	r0, #186	@ 0xba
 8002c6c:	f002 f81a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c70:	2002      	movs	r0, #2
 8002c72:	f002 f817 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x54);
 8002c76:	2054      	movs	r0, #84	@ 0x54
 8002c78:	f002 f814 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c7c:	2002      	movs	r0, #2
 8002c7e:	f002 f811 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x3D);
 8002c82:	203d      	movs	r0, #61	@ 0x3d
 8002c84:	f002 f80e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c88:	2002      	movs	r0, #2
 8002c8a:	f002 f80b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x9E);
 8002c8e:	209e      	movs	r0, #158	@ 0x9e
 8002c90:	f002 f808 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002c94:	2002      	movs	r0, #2
 8002c96:	f002 f805 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 8002c9a:	2037      	movs	r0, #55	@ 0x37
 8002c9c:	f002 f802 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002ca0:	2002      	movs	r0, #2
 8002ca2:	f001 ffff 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 8002ca6:	2022      	movs	r0, #34	@ 0x22
 8002ca8:	f001 fffc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002cac:	2002      	movs	r0, #2
 8002cae:	f001 fff9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x80);
 8002cb2:	2080      	movs	r0, #128	@ 0x80
 8002cb4:	f001 fff6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002cb8:	2002      	movs	r0, #2
 8002cba:	f001 fff3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x19);
 8002cbe:	2019      	movs	r0, #25
 8002cc0:	f001 fff0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002cc4:	2002      	movs	r0, #2
 8002cc6:	f001 ffed 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 8002cca:	2006      	movs	r0, #6
 8002ccc:	f001 ffea 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	f001 ffe7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x5F);
 8002cd6:	205f      	movs	r0, #95	@ 0x5f
 8002cd8:	f001 ffe4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002cdc:	2002      	movs	r0, #2
 8002cde:	f001 ffe1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF8);
 8002ce2:	20f8      	movs	r0, #248	@ 0xf8
 8002ce4:	f001 ffde 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002ce8:	2001      	movs	r0, #1
 8002cea:	f001 ffdb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xE7);
 8002cee:	20e7      	movs	r0, #231	@ 0xe7
 8002cf0:	f001 ffd8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002cf4:	2001      	movs	r0, #1
 8002cf6:	f001 ffd5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x3D);
 8002cfa:	203d      	movs	r0, #61	@ 0x3d
 8002cfc:	f001 ffd2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002d00:	2002      	movs	r0, #2
 8002d02:	f001 ffcf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xD2);
 8002d06:	20d2      	movs	r0, #210	@ 0xd2
 8002d08:	f001 ffcc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	f001 ffc9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC3);
 8002d12:	20c3      	movs	r0, #195	@ 0xc3
 8002d14:	f001 ffc6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d18:	2001      	movs	r0, #1
 8002d1a:	f001 ffc3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x18);
 8002d1e:	2018      	movs	r0, #24
 8002d20:	f001 ffc0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8002d24:	2002      	movs	r0, #2
 8002d26:	f001 ffbd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA6);
 8002d2a:	20a6      	movs	r0, #166	@ 0xa6
 8002d2c:	f001 ffba 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d30:	2001      	movs	r0, #1
 8002d32:	f001 ffb7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x9C);
 8002d36:	209c      	movs	r0, #156	@ 0x9c
 8002d38:	f001 ffb4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d3c:	2001      	movs	r0, #1
 8002d3e:	f001 ffb1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF1);
 8002d42:	20f1      	movs	r0, #241	@ 0xf1
 8002d44:	f001 ffae 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d48:	2001      	movs	r0, #1
 8002d4a:	f001 ffab 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x6F);
 8002d4e:	206f      	movs	r0, #111	@ 0x6f
 8002d50:	f001 ffa8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d54:	2001      	movs	r0, #1
 8002d56:	f001 ffa5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x6A);
 8002d5a:	206a      	movs	r0, #106	@ 0x6a
 8002d5c:	f001 ffa2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d60:	2001      	movs	r0, #1
 8002d62:	f001 ff9f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC5);
 8002d66:	20c5      	movs	r0, #197	@ 0xc5
 8002d68:	f001 ff9c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	f001 ff99 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x38);
 8002d72:	2038      	movs	r0, #56	@ 0x38
 8002d74:	f001 ff96 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d78:	2001      	movs	r0, #1
 8002d7a:	f001 ff93 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x38);
 8002d7e:	2038      	movs	r0, #56	@ 0x38
 8002d80:	f001 ff90 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d84:	2001      	movs	r0, #1
 8002d86:	f001 ff8d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x99);
 8002d8a:	2099      	movs	r0, #153	@ 0x99
 8002d8c:	f001 ff8a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d90:	2001      	movs	r0, #1
 8002d92:	f001 ff87 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d96:	2001      	movs	r0, #1
 8002d98:	f001 ff84 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002d9c:	2001      	movs	r0, #1
 8002d9e:	f001 ff81 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 8002da2:	2006      	movs	r0, #6
 8002da4:	f001 ff7e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002da8:	2001      	movs	r0, #1
 8002daa:	f001 ff7b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x6D);
 8002dae:	206d      	movs	r0, #109	@ 0x6d
 8002db0:	f001 ff78 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002db4:	2001      	movs	r0, #1
 8002db6:	f001 ff75 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xE6);
 8002dba:	20e6      	movs	r0, #230	@ 0xe6
 8002dbc:	f001 ff72 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	f001 ff6f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xED);
 8002dc6:	20ed      	movs	r0, #237	@ 0xed
 8002dc8:	f001 ff6c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002dcc:	2000      	movs	r0, #0
 8002dce:	f001 ff69 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x57);
 8002dd2:	2057      	movs	r0, #87	@ 0x57
 8002dd4:	f001 ff66 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002dd8:	2001      	movs	r0, #1
 8002dda:	f001 ff63 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002dde:	2000      	movs	r0, #0
 8002de0:	f001 ff60 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002de4:	2000      	movs	r0, #0
 8002de6:	f001 ff5d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002dea:	2000      	movs	r0, #0
 8002dec:	f001 ff5a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002df0:	2000      	movs	r0, #0
 8002df2:	f001 ff57 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002df6:	2000      	movs	r0, #0
 8002df8:	f001 ff54 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f001 ff51 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xD4);
 8002e02:	20d4      	movs	r0, #212	@ 0xd4
 8002e04:	f001 ff34 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8002e08:	2000      	movs	r0, #0
 8002e0a:	f001 ff4b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x78);
 8002e0e:	2078      	movs	r0, #120	@ 0x78
 8002e10:	f001 ff48 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e14:	2000      	movs	r0, #0
 8002e16:	f001 ff45 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF0);
 8002e1a:	20f0      	movs	r0, #240	@ 0xf0
 8002e1c:	f001 ff42 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e20:	2000      	movs	r0, #0
 8002e22:	f001 ff3f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8002e26:	2008      	movs	r0, #8
 8002e28:	f001 ff3c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8002e2c:	2008      	movs	r0, #8
 8002e2e:	f001 ff39 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x14);
 8002e32:	2014      	movs	r0, #20
 8002e34:	f001 ff36 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x14);
 8002e38:	2014      	movs	r0, #20
 8002e3a:	f001 ff33 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e3e:	2000      	movs	r0, #0
 8002e40:	f001 ff30 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e44:	2000      	movs	r0, #0
 8002e46:	f001 ff2d 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xD5);
 8002e4a:	20d5      	movs	r0, #213	@ 0xd5
 8002e4c:	f001 ff10 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x01);
 8002e50:	2001      	movs	r0, #1
 8002e52:	f001 ff27 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e56:	2000      	movs	r0, #0
 8002e58:	f001 ff24 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 8002e5c:	2037      	movs	r0, #55	@ 0x37
 8002e5e:	f001 ff21 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e62:	2000      	movs	r0, #0
 8002e64:	f001 ff1e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002e68:	2001      	movs	r0, #1
 8002e6a:	f001 ff1b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e6e:	2000      	movs	r0, #0
 8002e70:	f001 ff18 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002e74:	2004      	movs	r0, #4
 8002e76:	f001 ff15 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f001 ff12 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBF);
 8002e80:	20bf      	movs	r0, #191	@ 0xbf
 8002e82:	f001 ff0f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e86:	2000      	movs	r0, #0
 8002e88:	f001 ff0c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002e8c:	2004      	movs	r0, #4
 8002e8e:	f001 ff09 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e92:	2000      	movs	r0, #0
 8002e94:	f001 ff06 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e98:	2000      	movs	r0, #0
 8002e9a:	f001 ff03 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	f001 ff00 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ea4:	2000      	movs	r0, #0
 8002ea6:	f001 fefd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002eaa:	2000      	movs	r0, #0
 8002eac:	f001 fefa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	f001 fef7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	f001 fef4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ebc:	2000      	movs	r0, #0
 8002ebe:	f001 fef1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	f001 feee 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ec8:	2000      	movs	r0, #0
 8002eca:	f001 feeb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ece:	2000      	movs	r0, #0
 8002ed0:	f001 fee8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	f001 fee5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002eda:	2000      	movs	r0, #0
 8002edc:	f001 fee2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002ee0:	2004      	movs	r0, #4
 8002ee2:	f001 fedf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	f001 fedc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBF);
 8002eec:	20bf      	movs	r0, #191	@ 0xbf
 8002eee:	f001 fed9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ef2:	2000      	movs	r0, #0
 8002ef4:	f001 fed6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002ef8:	2004      	movs	r0, #4
 8002efa:	f001 fed3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002efe:	2000      	movs	r0, #0
 8002f00:	f001 fed0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002f04:	2001      	movs	r0, #1
 8002f06:	f001 fecd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	f001 feca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 8002f10:	2037      	movs	r0, #55	@ 0x37
 8002f12:	f001 fec7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f16:	2000      	movs	r0, #0
 8002f18:	f001 fec4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002f1c:	2001      	movs	r0, #1
 8002f1e:	f001 fec1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f22:	2000      	movs	r0, #0
 8002f24:	f001 febe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f001 febb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f2e:	2000      	movs	r0, #0
 8002f30:	f001 feb8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002f34:	2005      	movs	r0, #5
 8002f36:	f001 feb5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f3a:	2000      	movs	r0, #0
 8002f3c:	f001 feb2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f40:	2000      	movs	r0, #0
 8002f42:	f001 feaf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f46:	2000      	movs	r0, #0
 8002f48:	f001 feac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002f4c:	2005      	movs	r0, #5
 8002f4e:	f001 fea9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f52:	2000      	movs	r0, #0
 8002f54:	f001 fea6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEC);
 8002f58:	20ec      	movs	r0, #236	@ 0xec
 8002f5a:	f001 fea3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f5e:	2000      	movs	r0, #0
 8002f60:	f001 fea0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002f64:	2005      	movs	r0, #5
 8002f66:	f001 fe9d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f6a:	2000      	movs	r0, #0
 8002f6c:	f001 fe9a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f70:	2000      	movs	r0, #0
 8002f72:	f001 fe97 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f76:	2000      	movs	r0, #0
 8002f78:	f001 fe94 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8002f7c:	2005      	movs	r0, #5
 8002f7e:	f001 fe91 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f82:	2000      	movs	r0, #0
 8002f84:	f001 fe8e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f88:	2000      	movs	r0, #0
 8002f8a:	f001 fe8b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002f8e:	2000      	movs	r0, #0
 8002f90:	f001 fe88 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xD6);
 8002f94:	20d6      	movs	r0, #214	@ 0xd6
 8002f96:	f001 fe6b 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x01);
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f001 fe82 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fa0:	2000      	movs	r0, #0
 8002fa2:	f001 fe7f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 8002fa6:	2037      	movs	r0, #55	@ 0x37
 8002fa8:	f001 fe7c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fac:	2000      	movs	r0, #0
 8002fae:	f001 fe79 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8002fb2:	2001      	movs	r0, #1
 8002fb4:	f001 fe76 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fb8:	2000      	movs	r0, #0
 8002fba:	f001 fe73 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002fbe:	2004      	movs	r0, #4
 8002fc0:	f001 fe70 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fc4:	2000      	movs	r0, #0
 8002fc6:	f001 fe6d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBF);
 8002fca:	20bf      	movs	r0, #191	@ 0xbf
 8002fcc:	f001 fe6a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	f001 fe67 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8002fd6:	2004      	movs	r0, #4
 8002fd8:	f001 fe64 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fdc:	2000      	movs	r0, #0
 8002fde:	f001 fe61 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	f001 fe5e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fe8:	2000      	movs	r0, #0
 8002fea:	f001 fe5b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002fee:	2000      	movs	r0, #0
 8002ff0:	f001 fe58 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	f001 fe55 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8002ffa:	2000      	movs	r0, #0
 8002ffc:	f001 fe52 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003000:	2000      	movs	r0, #0
 8003002:	f001 fe4f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003006:	2000      	movs	r0, #0
 8003008:	f001 fe4c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800300c:	2000      	movs	r0, #0
 800300e:	f001 fe49 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003012:	2000      	movs	r0, #0
 8003014:	f001 fe46 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003018:	2000      	movs	r0, #0
 800301a:	f001 fe43 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800301e:	2000      	movs	r0, #0
 8003020:	f001 fe40 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003024:	2000      	movs	r0, #0
 8003026:	f001 fe3d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800302a:	2004      	movs	r0, #4
 800302c:	f001 fe3a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003030:	2000      	movs	r0, #0
 8003032:	f001 fe37 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBF);
 8003036:	20bf      	movs	r0, #191	@ 0xbf
 8003038:	f001 fe34 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800303c:	2000      	movs	r0, #0
 800303e:	f001 fe31 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003042:	2004      	movs	r0, #4
 8003044:	f001 fe2e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003048:	2000      	movs	r0, #0
 800304a:	f001 fe2b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800304e:	2001      	movs	r0, #1
 8003050:	f001 fe28 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003054:	2000      	movs	r0, #0
 8003056:	f001 fe25 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 800305a:	2037      	movs	r0, #55	@ 0x37
 800305c:	f001 fe22 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003060:	2000      	movs	r0, #0
 8003062:	f001 fe1f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003066:	2001      	movs	r0, #1
 8003068:	f001 fe1c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800306c:	2000      	movs	r0, #0
 800306e:	f001 fe19 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003072:	2000      	movs	r0, #0
 8003074:	f001 fe16 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003078:	2000      	movs	r0, #0
 800307a:	f001 fe13 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 800307e:	2005      	movs	r0, #5
 8003080:	f001 fe10 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003084:	2000      	movs	r0, #0
 8003086:	f001 fe0d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800308a:	2000      	movs	r0, #0
 800308c:	f001 fe0a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003090:	2000      	movs	r0, #0
 8003092:	f001 fe07 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8003096:	2005      	movs	r0, #5
 8003098:	f001 fe04 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800309c:	2000      	movs	r0, #0
 800309e:	f001 fe01 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEC);
 80030a2:	20ec      	movs	r0, #236	@ 0xec
 80030a4:	f001 fdfe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030a8:	2000      	movs	r0, #0
 80030aa:	f001 fdfb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80030ae:	2005      	movs	r0, #5
 80030b0:	f001 fdf8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030b4:	2000      	movs	r0, #0
 80030b6:	f001 fdf5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030ba:	2000      	movs	r0, #0
 80030bc:	f001 fdf2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030c0:	2000      	movs	r0, #0
 80030c2:	f001 fdef 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80030c6:	2005      	movs	r0, #5
 80030c8:	f001 fdec 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030cc:	2000      	movs	r0, #0
 80030ce:	f001 fde9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030d2:	2000      	movs	r0, #0
 80030d4:	f001 fde6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030d8:	2000      	movs	r0, #0
 80030da:	f001 fde3 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xD7);
 80030de:	20d7      	movs	r0, #215	@ 0xd7
 80030e0:	f001 fdc6 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x01);
 80030e4:	2001      	movs	r0, #1
 80030e6:	f001 fddd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030ea:	2000      	movs	r0, #0
 80030ec:	f001 fdda 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 80030f0:	2037      	movs	r0, #55	@ 0x37
 80030f2:	f001 fdd7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80030f6:	2000      	movs	r0, #0
 80030f8:	f001 fdd4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80030fc:	2001      	movs	r0, #1
 80030fe:	f001 fdd1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003102:	2000      	movs	r0, #0
 8003104:	f001 fdce 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003108:	2004      	movs	r0, #4
 800310a:	f001 fdcb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800310e:	2000      	movs	r0, #0
 8003110:	f001 fdc8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBF);
 8003114:	20bf      	movs	r0, #191	@ 0xbf
 8003116:	f001 fdc5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800311a:	2000      	movs	r0, #0
 800311c:	f001 fdc2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003120:	2004      	movs	r0, #4
 8003122:	f001 fdbf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003126:	2000      	movs	r0, #0
 8003128:	f001 fdbc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800312c:	2000      	movs	r0, #0
 800312e:	f001 fdb9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003132:	2000      	movs	r0, #0
 8003134:	f001 fdb6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003138:	2000      	movs	r0, #0
 800313a:	f001 fdb3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800313e:	2000      	movs	r0, #0
 8003140:	f001 fdb0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003144:	2000      	movs	r0, #0
 8003146:	f001 fdad 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800314a:	2000      	movs	r0, #0
 800314c:	f001 fdaa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003150:	2000      	movs	r0, #0
 8003152:	f001 fda7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003156:	2000      	movs	r0, #0
 8003158:	f001 fda4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800315c:	2000      	movs	r0, #0
 800315e:	f001 fda1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003162:	2000      	movs	r0, #0
 8003164:	f001 fd9e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003168:	2000      	movs	r0, #0
 800316a:	f001 fd9b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800316e:	2000      	movs	r0, #0
 8003170:	f001 fd98 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003174:	2004      	movs	r0, #4
 8003176:	f001 fd95 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800317a:	2000      	movs	r0, #0
 800317c:	f001 fd92 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBF);
 8003180:	20bf      	movs	r0, #191	@ 0xbf
 8003182:	f001 fd8f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003186:	2000      	movs	r0, #0
 8003188:	f001 fd8c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800318c:	2004      	movs	r0, #4
 800318e:	f001 fd89 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003192:	2000      	movs	r0, #0
 8003194:	f001 fd86 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003198:	2001      	movs	r0, #1
 800319a:	f001 fd83 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800319e:	2000      	movs	r0, #0
 80031a0:	f001 fd80 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 80031a4:	2037      	movs	r0, #55	@ 0x37
 80031a6:	f001 fd7d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031aa:	2000      	movs	r0, #0
 80031ac:	f001 fd7a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80031b0:	2001      	movs	r0, #1
 80031b2:	f001 fd77 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031b6:	2000      	movs	r0, #0
 80031b8:	f001 fd74 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031bc:	2000      	movs	r0, #0
 80031be:	f001 fd71 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031c2:	2000      	movs	r0, #0
 80031c4:	f001 fd6e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80031c8:	2005      	movs	r0, #5
 80031ca:	f001 fd6b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031ce:	2000      	movs	r0, #0
 80031d0:	f001 fd68 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031d4:	2000      	movs	r0, #0
 80031d6:	f001 fd65 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031da:	2000      	movs	r0, #0
 80031dc:	f001 fd62 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80031e0:	2005      	movs	r0, #5
 80031e2:	f001 fd5f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031e6:	2000      	movs	r0, #0
 80031e8:	f001 fd5c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEC);
 80031ec:	20ec      	movs	r0, #236	@ 0xec
 80031ee:	f001 fd59 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031f2:	2000      	movs	r0, #0
 80031f4:	f001 fd56 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80031f8:	2005      	movs	r0, #5
 80031fa:	f001 fd53 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80031fe:	2000      	movs	r0, #0
 8003200:	f001 fd50 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003204:	2000      	movs	r0, #0
 8003206:	f001 fd4d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800320a:	2000      	movs	r0, #0
 800320c:	f001 fd4a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8003210:	2005      	movs	r0, #5
 8003212:	f001 fd47 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003216:	2000      	movs	r0, #0
 8003218:	f001 fd44 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800321c:	2000      	movs	r0, #0
 800321e:	f001 fd41 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003222:	2000      	movs	r0, #0
 8003224:	f001 fd3e 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xD8);
 8003228:	20d8      	movs	r0, #216	@ 0xd8
 800322a:	f001 fd21 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x01);
 800322e:	2001      	movs	r0, #1
 8003230:	f001 fd38 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003234:	2000      	movs	r0, #0
 8003236:	f001 fd35 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 800323a:	2037      	movs	r0, #55	@ 0x37
 800323c:	f001 fd32 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003240:	2000      	movs	r0, #0
 8003242:	f001 fd2f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003246:	2001      	movs	r0, #1
 8003248:	f001 fd2c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800324c:	2000      	movs	r0, #0
 800324e:	f001 fd29 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003252:	2004      	movs	r0, #4
 8003254:	f001 fd26 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003258:	2000      	movs	r0, #0
 800325a:	f001 fd23 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBF);
 800325e:	20bf      	movs	r0, #191	@ 0xbf
 8003260:	f001 fd20 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003264:	2000      	movs	r0, #0
 8003266:	f001 fd1d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800326a:	2004      	movs	r0, #4
 800326c:	f001 fd1a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003270:	2000      	movs	r0, #0
 8003272:	f001 fd17 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003276:	2000      	movs	r0, #0
 8003278:	f001 fd14 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800327c:	2000      	movs	r0, #0
 800327e:	f001 fd11 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003282:	2000      	movs	r0, #0
 8003284:	f001 fd0e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003288:	2000      	movs	r0, #0
 800328a:	f001 fd0b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800328e:	2000      	movs	r0, #0
 8003290:	f001 fd08 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003294:	2000      	movs	r0, #0
 8003296:	f001 fd05 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800329a:	2000      	movs	r0, #0
 800329c:	f001 fd02 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032a0:	2000      	movs	r0, #0
 80032a2:	f001 fcff 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032a6:	2000      	movs	r0, #0
 80032a8:	f001 fcfc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032ac:	2000      	movs	r0, #0
 80032ae:	f001 fcf9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032b2:	2000      	movs	r0, #0
 80032b4:	f001 fcf6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032b8:	2000      	movs	r0, #0
 80032ba:	f001 fcf3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80032be:	2004      	movs	r0, #4
 80032c0:	f001 fcf0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032c4:	2000      	movs	r0, #0
 80032c6:	f001 fced 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xBF);
 80032ca:	20bf      	movs	r0, #191	@ 0xbf
 80032cc:	f001 fcea 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032d0:	2000      	movs	r0, #0
 80032d2:	f001 fce7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80032d6:	2004      	movs	r0, #4
 80032d8:	f001 fce4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032dc:	2000      	movs	r0, #0
 80032de:	f001 fce1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80032e2:	2001      	movs	r0, #1
 80032e4:	f001 fcde 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032e8:	2000      	movs	r0, #0
 80032ea:	f001 fcdb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x37);
 80032ee:	2037      	movs	r0, #55	@ 0x37
 80032f0:	f001 fcd8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80032f4:	2000      	movs	r0, #0
 80032f6:	f001 fcd5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80032fa:	2001      	movs	r0, #1
 80032fc:	f001 fcd2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003300:	2000      	movs	r0, #0
 8003302:	f001 fccf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003306:	2000      	movs	r0, #0
 8003308:	f001 fccc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800330c:	2000      	movs	r0, #0
 800330e:	f001 fcc9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8003312:	2005      	movs	r0, #5
 8003314:	f001 fcc6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003318:	2000      	movs	r0, #0
 800331a:	f001 fcc3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800331e:	2000      	movs	r0, #0
 8003320:	f001 fcc0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003324:	2000      	movs	r0, #0
 8003326:	f001 fcbd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 800332a:	2005      	movs	r0, #5
 800332c:	f001 fcba 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003330:	2000      	movs	r0, #0
 8003332:	f001 fcb7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEC);
 8003336:	20ec      	movs	r0, #236	@ 0xec
 8003338:	f001 fcb4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800333c:	2000      	movs	r0, #0
 800333e:	f001 fcb1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8003342:	2005      	movs	r0, #5
 8003344:	f001 fcae 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003348:	2000      	movs	r0, #0
 800334a:	f001 fcab 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800334e:	2000      	movs	r0, #0
 8003350:	f001 fca8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003354:	2000      	movs	r0, #0
 8003356:	f001 fca5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 800335a:	2005      	movs	r0, #5
 800335c:	f001 fca2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003360:	2000      	movs	r0, #0
 8003362:	f001 fc9f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003366:	2000      	movs	r0, #0
 8003368:	f001 fc9c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800336c:	2000      	movs	r0, #0
 800336e:	f001 fc99 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xDE);
 8003372:	20de      	movs	r0, #222	@ 0xde
 8003374:	f001 fc7c 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003378:	2000      	movs	r0, #0
 800337a:	f001 fc93 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800337e:	2000      	movs	r0, #0
 8003380:	f001 fc90 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003384:	2000      	movs	r0, #0
 8003386:	f001 fc8d 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xDF);
 800338a:	20df      	movs	r0, #223	@ 0xdf
 800338c:	f001 fc70 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0xFF);
 8003390:	20ff      	movs	r0, #255	@ 0xff
 8003392:	f001 fc87 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 8003396:	20ff      	movs	r0, #255	@ 0xff
 8003398:	f001 fc84 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 800339c:	20ff      	movs	r0, #255	@ 0xff
 800339e:	f001 fc81 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 80033a2:	20ff      	movs	r0, #255	@ 0xff
 80033a4:	f001 fc7e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 80033a8:	20ff      	movs	r0, #255	@ 0xff
 80033aa:	f001 fc7b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 80033ae:	20ff      	movs	r0, #255	@ 0xff
 80033b0:	f001 fc78 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033b4:	2008      	movs	r0, #8
 80033b6:	f001 fc75 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033ba:	2008      	movs	r0, #8
 80033bc:	f001 fc72 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033c0:	2008      	movs	r0, #8
 80033c2:	f001 fc6f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033c6:	2008      	movs	r0, #8
 80033c8:	f001 fc6c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033cc:	2008      	movs	r0, #8
 80033ce:	f001 fc69 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033d2:	2008      	movs	r0, #8
 80033d4:	f001 fc66 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033d8:	2008      	movs	r0, #8
 80033da:	f001 fc63 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033de:	2008      	movs	r0, #8
 80033e0:	f001 fc60 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033e4:	2008      	movs	r0, #8
 80033e6:	f001 fc5d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 80033ea:	2008      	movs	r0, #8
 80033ec:	f001 fc5a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80033f0:	2000      	movs	r0, #0
 80033f2:	f001 fc57 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x06);
 80033f6:	2006      	movs	r0, #6
 80033f8:	f001 fc54 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 80033fc:	2055      	movs	r0, #85	@ 0x55
 80033fe:	f001 fc51 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x50);
 8003402:	2050      	movs	r0, #80	@ 0x50
 8003404:	f001 fc4e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 8003408:	20ff      	movs	r0, #255	@ 0xff
 800340a:	f001 fc4b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 800340e:	20ff      	movs	r0, #255	@ 0xff
 8003410:	f001 fc48 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8003414:	2008      	movs	r0, #8
 8003416:	f001 fc45 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 800341a:	2008      	movs	r0, #8
 800341c:	f001 fc42 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8003420:	2008      	movs	r0, #8
 8003422:	f001 fc3f 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xEE);
 8003426:	20ee      	movs	r0, #238	@ 0xee
 8003428:	f001 fc22 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x40);
 800342c:	2040      	movs	r0, #64	@ 0x40
 800342e:	f001 fc39 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003432:	2000      	movs	r0, #0
 8003434:	f001 fc36 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003438:	2000      	movs	r0, #0
 800343a:	f001 fc33 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800343e:	2000      	movs	r0, #0
 8003440:	f001 fc30 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003444:	2000      	movs	r0, #0
 8003446:	f001 fc2d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800344a:	2000      	movs	r0, #0
 800344c:	f001 fc2a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003450:	2000      	movs	r0, #0
 8003452:	f001 fc27 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003456:	2000      	movs	r0, #0
 8003458:	f001 fc24 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800345c:	2001      	movs	r0, #1
 800345e:	f001 fc21 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003462:	2001      	movs	r0, #1
 8003464:	f001 fc1e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003468:	2000      	movs	r0, #0
 800346a:	f001 fc1b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800346e:	2000      	movs	r0, #0
 8003470:	f001 fc18 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003474:	2000      	movs	r0, #0
 8003476:	f001 fc15 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800347a:	2000      	movs	r0, #0
 800347c:	f001 fc12 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003480:	2000      	movs	r0, #0
 8003482:	f001 fc0f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003486:	2000      	movs	r0, #0
 8003488:	f001 fc0c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800348c:	2000      	movs	r0, #0
 800348e:	f001 fc09 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003492:	2000      	movs	r0, #0
 8003494:	f001 fc06 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003498:	2000      	movs	r0, #0
 800349a:	f001 fc03 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800349e:	2000      	movs	r0, #0
 80034a0:	f001 fc00 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034a4:	2000      	movs	r0, #0
 80034a6:	f001 fbfd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034aa:	2000      	movs	r0, #0
 80034ac:	f001 fbfa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034b0:	2000      	movs	r0, #0
 80034b2:	f001 fbf7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034b6:	2000      	movs	r0, #0
 80034b8:	f001 fbf4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034bc:	2000      	movs	r0, #0
 80034be:	f001 fbf1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034c2:	2000      	movs	r0, #0
 80034c4:	f001 fbee 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034c8:	2000      	movs	r0, #0
 80034ca:	f001 fbeb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034ce:	2000      	movs	r0, #0
 80034d0:	f001 fbe8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034d4:	2000      	movs	r0, #0
 80034d6:	f001 fbe5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034da:	2000      	movs	r0, #0
 80034dc:	f001 fbe2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034e0:	2000      	movs	r0, #0
 80034e2:	f001 fbdf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034e6:	2000      	movs	r0, #0
 80034e8:	f001 fbdc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034ec:	2000      	movs	r0, #0
 80034ee:	f001 fbd9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034f2:	2000      	movs	r0, #0
 80034f4:	f001 fbd6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034f8:	2000      	movs	r0, #0
 80034fa:	f001 fbd3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80034fe:	2000      	movs	r0, #0
 8003500:	f001 fbd0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003504:	2000      	movs	r0, #0
 8003506:	f001 fbcd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800350a:	2000      	movs	r0, #0
 800350c:	f001 fbca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003510:	2000      	movs	r0, #0
 8003512:	f001 fbc7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003516:	2000      	movs	r0, #0
 8003518:	f001 fbc4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800351c:	2000      	movs	r0, #0
 800351e:	f001 fbc1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003522:	2000      	movs	r0, #0
 8003524:	f001 fbbe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003528:	2000      	movs	r0, #0
 800352a:	f001 fbbb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800352e:	2000      	movs	r0, #0
 8003530:	f001 fbb8 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF0);
 8003534:	20f0      	movs	r0, #240	@ 0xf0
 8003536:	f001 fb9b 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x75);
 800353a:	2075      	movs	r0, #117	@ 0x75
 800353c:	f001 fbb2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2A);
 8003540:	202a      	movs	r0, #42	@ 0x2a
 8003542:	f001 fbaf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 8003546:	2070      	movs	r0, #112	@ 0x70
 8003548:	f001 fbac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 800354c:	2070      	movs	r0, #112	@ 0x70
 800354e:	f001 fba9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 8003552:	2070      	movs	r0, #112	@ 0x70
 8003554:	f001 fba6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x58);
 8003558:	2058      	movs	r0, #88	@ 0x58
 800355a:	f001 fba3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2F);
 800355e:	202f      	movs	r0, #47	@ 0x2f
 8003560:	f001 fba0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 8003564:	201c      	movs	r0, #28
 8003566:	f001 fb9d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 800356a:	201c      	movs	r0, #28
 800356c:	f001 fb9a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x8A);
 8003570:	208a      	movs	r0, #138	@ 0x8a
 8003572:	f001 fb97 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x8A);
 8003576:	208a      	movs	r0, #138	@ 0x8a
 8003578:	f001 fb94 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 800357c:	2010      	movs	r0, #16
 800357e:	f001 fb91 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 8003582:	2010      	movs	r0, #16
 8003584:	f001 fb8e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x75);
 8003588:	2075      	movs	r0, #117	@ 0x75
 800358a:	f001 fb8b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2A);
 800358e:	202a      	movs	r0, #42	@ 0x2a
 8003590:	f001 fb88 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 8003594:	2070      	movs	r0, #112	@ 0x70
 8003596:	f001 fb85 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 800359a:	2070      	movs	r0, #112	@ 0x70
 800359c:	f001 fb82 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 80035a0:	2070      	movs	r0, #112	@ 0x70
 80035a2:	f001 fb7f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x58);
 80035a6:	2058      	movs	r0, #88	@ 0x58
 80035a8:	f001 fb7c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x25);
 80035ac:	2025      	movs	r0, #37	@ 0x25
 80035ae:	f001 fb79 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 80035b2:	201c      	movs	r0, #28
 80035b4:	f001 fb76 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1C);
 80035b8:	201c      	movs	r0, #28
 80035ba:	f001 fb73 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x8A);
 80035be:	208a      	movs	r0, #138	@ 0x8a
 80035c0:	f001 fb70 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x8A);
 80035c4:	208a      	movs	r0, #138	@ 0x8a
 80035c6:	f001 fb6d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 80035ca:	2010      	movs	r0, #16
 80035cc:	f001 fb6a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 80035d0:	2010      	movs	r0, #16
 80035d2:	f001 fb67 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF1);
 80035d6:	20f1      	movs	r0, #241	@ 0xf1
 80035d8:	f001 fb4a 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x11);
 80035dc:	2011      	movs	r0, #17
 80035de:	f001 fb61 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x6E);
 80035e2:	206e      	movs	r0, #110	@ 0x6e
 80035e4:	f001 fb5e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x49);
 80035e8:	2049      	movs	r0, #73	@ 0x49
 80035ea:	f001 fb5b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xD0);
 80035ee:	20d0      	movs	r0, #208	@ 0xd0
 80035f0:	f001 fb58 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x95);
 80035f4:	2095      	movs	r0, #149	@ 0x95
 80035f6:	f001 fb55 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x15);
 80035fa:	2015      	movs	r0, #21
 80035fc:	f001 fb52 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA5);
 8003600:	20a5      	movs	r0, #165	@ 0xa5
 8003602:	f001 fb4f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 8003606:	2055      	movs	r0, #85	@ 0x55
 8003608:	f001 fb4c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0E);
 800360c:	200e      	movs	r0, #14
 800360e:	f001 fb49 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 8003612:	2010      	movs	r0, #16
 8003614:	f001 fb46 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xC6);
 8003618:	20c6      	movs	r0, #198	@ 0xc6
 800361a:	f001 fb43 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF2);
 800361e:	20f2      	movs	r0, #242	@ 0xf2
 8003620:	f001 fb26 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x75);
 8003624:	2075      	movs	r0, #117	@ 0x75
 8003626:	f001 fb3d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2A);
 800362a:	202a      	movs	r0, #42	@ 0x2a
 800362c:	f001 fb3a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8003630:	2008      	movs	r0, #8
 8003632:	f001 fb37 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 8003636:	2070      	movs	r0, #112	@ 0x70
 8003638:	f001 fb34 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x70);
 800363c:	2070      	movs	r0, #112	@ 0x70
 800363e:	f001 fb31 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x58);
 8003642:	2058      	movs	r0, #88	@ 0x58
 8003644:	f001 fb2e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2F);
 8003648:	202f      	movs	r0, #47	@ 0x2f
 800364a:	f001 fb2b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 800364e:	2003      	movs	r0, #3
 8003650:	f001 fb28 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x1A);
 8003654:	201a      	movs	r0, #26
 8003656:	f001 fb25 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x8A);
 800365a:	208a      	movs	r0, #138	@ 0x8a
 800365c:	f001 fb22 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x8A);
 8003660:	208a      	movs	r0, #138	@ 0x8a
 8003662:	f001 fb1f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 8003666:	2010      	movs	r0, #16
 8003668:	f001 fb1c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 800366c:	200b      	movs	r0, #11
 800366e:	f001 fb19 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF3);
 8003672:	20f3      	movs	r0, #243	@ 0xf3
 8003674:	f001 fafc 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x11);
 8003678:	2011      	movs	r0, #17
 800367a:	f001 fb13 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x60);
 800367e:	2060      	movs	r0, #96	@ 0x60
 8003680:	f001 fb10 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x41);
 8003684:	2041      	movs	r0, #65	@ 0x41
 8003686:	f001 fb0d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 800368a:	2010      	movs	r0, #16
 800368c:	f001 fb0a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x95);
 8003690:	2095      	movs	r0, #149	@ 0x95
 8003692:	f001 fb07 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x15);
 8003696:	2015      	movs	r0, #21
 8003698:	f001 fb04 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA5);
 800369c:	20a5      	movs	r0, #165	@ 0xa5
 800369e:	f001 fb01 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 80036a2:	2055      	movs	r0, #85	@ 0x55
 80036a4:	f001 fafe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0E);
 80036a8:	200e      	movs	r0, #14
 80036aa:	f001 fafb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 80036ae:	2010      	movs	r0, #16
 80036b0:	f001 faf8 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF4);
 80036b4:	20f4      	movs	r0, #244	@ 0xf4
 80036b6:	f001 fadb 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x0B);
 80036ba:	200b      	movs	r0, #11
 80036bc:	f001 faf2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80036c0:	2000      	movs	r0, #0
 80036c2:	f001 faef 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80036c6:	2000      	movs	r0, #0
 80036c8:	f001 faec 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x75);
 80036cc:	2075      	movs	r0, #117	@ 0x75
 80036ce:	f001 fae9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x2A);
 80036d2:	202a      	movs	r0, #42	@ 0x2a
 80036d4:	f001 fae6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x78);
 80036d8:	2078      	movs	r0, #120	@ 0x78
 80036da:	f001 fae3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF0);
 80036de:	20f0      	movs	r0, #240	@ 0xf0
 80036e0:	f001 fae0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xF0);
 80036e4:	20f0      	movs	r0, #240	@ 0xf0
 80036e6:	f001 fadd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x41);
 80036ea:	2041      	movs	r0, #65	@ 0x41
 80036ec:	f001 fada 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x33);
 80036f0:	2033      	movs	r0, #51	@ 0x33
 80036f2:	f001 fad7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 80036f6:	2010      	movs	r0, #16
 80036f8:	f001 fad4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x95);
 80036fc:	2095      	movs	r0, #149	@ 0x95
 80036fe:	f001 fad1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x15);
 8003702:	2015      	movs	r0, #21
 8003704:	f001 face 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xA5);
 8003708:	20a5      	movs	r0, #165	@ 0xa5
 800370a:	f001 facb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 800370e:	2055      	movs	r0, #85	@ 0x55
 8003710:	f001 fac8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 8003714:	2010      	movs	r0, #16
 8003716:	f001 fac5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0E);
 800371a:	200e      	movs	r0, #14
 800371c:	f001 fac2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0E);
 8003720:	200e      	movs	r0, #14
 8003722:	f001 fabf 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF5);
 8003726:	20f5      	movs	r0, #245	@ 0xf5
 8003728:	f001 faa2 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x3F);
 800372c:	203f      	movs	r0, #63	@ 0x3f
 800372e:	f001 fab9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x53);
 8003732:	2053      	movs	r0, #83	@ 0x53
 8003734:	f001 fab6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003738:	2001      	movs	r0, #1
 800373a:	f001 fab3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 800373e:	2011      	movs	r0, #17
 8003740:	f001 fab0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x19);
 8003744:	2019      	movs	r0, #25
 8003746:	f001 faad 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0A);
 800374a:	200a      	movs	r0, #10
 800374c:	f001 faaa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x29);
 8003750:	2029      	movs	r0, #41	@ 0x29
 8003752:	f001 faa7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003756:	2001      	movs	r0, #1
 8003758:	f001 faa4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 800375c:	2003      	movs	r0, #3
 800375e:	f001 faa1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8003762:	2005      	movs	r0, #5
 8003764:	f001 fa9e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x07);
 8003768:	2007      	movs	r0, #7
 800376a:	f001 fa9b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x09);
 800376e:	2009      	movs	r0, #9
 8003770:	f001 fa98 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8003774:	200b      	movs	r0, #11
 8003776:	f001 fa95 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0D);
 800377a:	200d      	movs	r0, #13
 800377c:	f001 fa92 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 8003780:	200f      	movs	r0, #15
 8003782:	f001 fa8f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 8003786:	2011      	movs	r0, #17
 8003788:	f001 fa8c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800378c:	2000      	movs	r0, #0
 800378e:	f001 fa89 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003792:	2001      	movs	r0, #1
 8003794:	f001 fa86 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003798:	2001      	movs	r0, #1
 800379a:	f001 fa83 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x3F);
 800379e:	203f      	movs	r0, #63	@ 0x3f
 80037a0:	f001 fa80 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x53);
 80037a4:	2053      	movs	r0, #83	@ 0x53
 80037a6:	f001 fa7d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x31);
 80037aa:	2031      	movs	r0, #49	@ 0x31
 80037ac:	f001 fa7a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80037b0:	2011      	movs	r0, #17
 80037b2:	f001 fa77 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x19);
 80037b6:	2019      	movs	r0, #25
 80037b8:	f001 fa74 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0A);
 80037bc:	200a      	movs	r0, #10
 80037be:	f001 fa71 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x29);
 80037c2:	2029      	movs	r0, #41	@ 0x29
 80037c4:	f001 fa6e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80037c8:	2001      	movs	r0, #1
 80037ca:	f001 fa6b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80037ce:	2003      	movs	r0, #3
 80037d0:	f001 fa68 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80037d4:	2005      	movs	r0, #5
 80037d6:	f001 fa65 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x07);
 80037da:	2007      	movs	r0, #7
 80037dc:	f001 fa62 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x09);
 80037e0:	2009      	movs	r0, #9
 80037e2:	f001 fa5f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 80037e6:	200b      	movs	r0, #11
 80037e8:	f001 fa5c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0D);
 80037ec:	200d      	movs	r0, #13
 80037ee:	f001 fa59 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 80037f2:	200f      	movs	r0, #15
 80037f4:	f001 fa56 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80037f8:	2011      	movs	r0, #17
 80037fa:	f001 fa53 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 80037fe:	2001      	movs	r0, #1
 8003800:	f001 fa50 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 8003804:	2010      	movs	r0, #16
 8003806:	f001 fa4d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 800380a:	2010      	movs	r0, #16
 800380c:	f001 fa4a 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF6);
 8003810:	20f6      	movs	r0, #246	@ 0xf6
 8003812:	f001 fa2d 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003816:	2000      	movs	r0, #0
 8003818:	f001 fa44 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800381c:	2000      	movs	r0, #0
 800381e:	f001 fa41 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003822:	2000      	movs	r0, #0
 8003824:	f001 fa3e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003828:	2000      	movs	r0, #0
 800382a:	f001 fa3b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800382e:	2001      	movs	r0, #1
 8003830:	f001 fa38 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003834:	2001      	movs	r0, #1
 8003836:	f001 fa35 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800383a:	2002      	movs	r0, #2
 800383c:	f001 fa32 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8003840:	2002      	movs	r0, #2
 8003842:	f001 fa2f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8003846:	2002      	movs	r0, #2
 8003848:	f001 fa2c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 800384c:	2003      	movs	r0, #3
 800384e:	f001 fa29 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003852:	2004      	movs	r0, #4
 8003854:	f001 fa26 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003858:	2004      	movs	r0, #4
 800385a:	f001 fa23 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x07);
 800385e:	2007      	movs	r0, #7
 8003860:	f001 fa20 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x07);
 8003864:	2007      	movs	r0, #7
 8003866:	f001 fa1d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 800386a:	2008      	movs	r0, #8
 800386c:	f001 fa1a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8003870:	2008      	movs	r0, #8
 8003872:	f001 fa17 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x08);
 8003876:	2008      	movs	r0, #8
 8003878:	f001 fa14 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800387c:	2002      	movs	r0, #2
 800387e:	f001 fa11 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8003882:	2002      	movs	r0, #2
 8003884:	f001 fa0e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003888:	2004      	movs	r0, #4
 800388a:	f001 fa0b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 800388e:	2004      	movs	r0, #4
 8003890:	f001 fa08 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 8003894:	200b      	movs	r0, #11
 8003896:	f001 fa05 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 800389a:	200b      	movs	r0, #11
 800389c:	f001 fa02 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 80038a0:	200b      	movs	r0, #11
 80038a2:	f001 f9ff 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 80038a6:	200b      	movs	r0, #11
 80038a8:	f001 f9fc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x4B);
 80038ac:	204b      	movs	r0, #75	@ 0x4b
 80038ae:	f001 f9f9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x4B);
 80038b2:	204b      	movs	r0, #75	@ 0x4b
 80038b4:	f001 f9f6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0B);
 80038b8:	200b      	movs	r0, #11
 80038ba:	f001 f9f3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0C);
 80038be:	200c      	movs	r0, #12
 80038c0:	f001 f9f0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0C);
 80038c4:	200c      	movs	r0, #12
 80038c6:	f001 f9ed 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0D);
 80038ca:	200d      	movs	r0, #13
 80038cc:	f001 f9ea 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0E);
 80038d0:	200e      	movs	r0, #14
 80038d2:	f001 f9e7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x10);
 80038d6:	2010      	movs	r0, #16
 80038d8:	f001 f9e4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 80038dc:	2003      	movs	r0, #3
 80038de:	f001 f9e1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 80038e2:	2004      	movs	r0, #4
 80038e4:	f001 f9de 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x42);
 80038e8:	2042      	movs	r0, #66	@ 0x42
 80038ea:	f001 f9db 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80038ee:	2002      	movs	r0, #2
 80038f0:	f001 f9d8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80038f4:	2011      	movs	r0, #17
 80038f6:	f001 f9d5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80038fa:	2000      	movs	r0, #0
 80038fc:	f001 f9d2 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF7);
 8003900:	20f7      	movs	r0, #247	@ 0xf7
 8003902:	f001 f9b5 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x55);
 8003906:	2055      	movs	r0, #85	@ 0x55
 8003908:	f001 f9cc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 800390c:	2055      	movs	r0, #85	@ 0x55
 800390e:	f001 f9c9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 8003912:	2055      	movs	r0, #85	@ 0x55
 8003914:	f001 f9c6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 8003918:	2055      	movs	r0, #85	@ 0x55
 800391a:	f001 f9c3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x44);
 800391e:	2044      	movs	r0, #68	@ 0x44
 8003920:	f001 f9c0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x34);
 8003924:	2034      	movs	r0, #52	@ 0x34
 8003926:	f001 f9bd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x23);
 800392a:	2023      	movs	r0, #35	@ 0x23
 800392c:	f001 f9ba 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 8003930:	2022      	movs	r0, #34	@ 0x22
 8003932:	f001 f9b7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x41);
 8003936:	2041      	movs	r0, #65	@ 0x41
 8003938:	f001 f9b4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x34);
 800393c:	2034      	movs	r0, #52	@ 0x34
 800393e:	f001 f9b1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x13);
 8003942:	2013      	movs	r0, #19
 8003944:	f001 f9ae 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 8003948:	2011      	movs	r0, #17
 800394a:	f001 f9ab 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 800394e:	2011      	movs	r0, #17
 8003950:	f001 f9a8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 8003954:	2011      	movs	r0, #17
 8003956:	f001 f9a5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800395a:	2000      	movs	r0, #0
 800395c:	f001 f9a2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003960:	2000      	movs	r0, #0
 8003962:	f001 f99f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8003966:	2005      	movs	r0, #5
 8003968:	f001 f99c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800396c:	2000      	movs	r0, #0
 800396e:	f001 f999 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003972:	2000      	movs	r0, #0
 8003974:	f001 f996 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8003978:	2002      	movs	r0, #2
 800397a:	f001 f993 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800397e:	2000      	movs	r0, #0
 8003980:	f001 f990 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x04);
 8003984:	2004      	movs	r0, #4
 8003986:	f001 f98d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800398a:	2001      	movs	r0, #1
 800398c:	f001 f98a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8003990:	2002      	movs	r0, #2
 8003992:	f001 f987 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xF8);
 8003996:	20f8      	movs	r0, #248	@ 0xf8
 8003998:	f001 f96a 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x55);
 800399c:	2055      	movs	r0, #85	@ 0x55
 800399e:	f001 f981 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 80039a2:	2055      	movs	r0, #85	@ 0x55
 80039a4:	f001 f97e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 80039a8:	2055      	movs	r0, #85	@ 0x55
 80039aa:	f001 f97b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x55);
 80039ae:	2055      	movs	r0, #85	@ 0x55
 80039b0:	f001 f978 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x44);
 80039b4:	2044      	movs	r0, #68	@ 0x44
 80039b6:	f001 f975 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x34);
 80039ba:	2034      	movs	r0, #52	@ 0x34
 80039bc:	f001 f972 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x23);
 80039c0:	2023      	movs	r0, #35	@ 0x23
 80039c2:	f001 f96f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x22);
 80039c6:	2022      	movs	r0, #34	@ 0x22
 80039c8:	f001 f96c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x41);
 80039cc:	2041      	movs	r0, #65	@ 0x41
 80039ce:	f001 f969 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x34);
 80039d2:	2034      	movs	r0, #52	@ 0x34
 80039d4:	f001 f966 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x13);
 80039d8:	2013      	movs	r0, #19
 80039da:	f001 f963 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80039de:	2011      	movs	r0, #17
 80039e0:	f001 f960 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80039e4:	2011      	movs	r0, #17
 80039e6:	f001 f95d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 80039ea:	2011      	movs	r0, #17
 80039ec:	f001 f95a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80039f0:	2000      	movs	r0, #0
 80039f2:	f001 f957 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80039f6:	2000      	movs	r0, #0
 80039f8:	f001 f954 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 80039fc:	2005      	movs	r0, #5
 80039fe:	f001 f951 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a02:	2000      	movs	r0, #0
 8003a04:	f001 f94e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a08:	2000      	movs	r0, #0
 8003a0a:	f001 f94b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a0e:	2000      	movs	r0, #0
 8003a10:	f001 f948 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a14:	2000      	movs	r0, #0
 8003a16:	f001 f945 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f001 f942 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a20:	2000      	movs	r0, #0
 8003a22:	f001 f93f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a26:	2000      	movs	r0, #0
 8003a28:	f001 f93c 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xFE);
 8003a2c:	20fe      	movs	r0, #254	@ 0xfe
 8003a2e:	f001 f91f 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003a32:	2000      	movs	r0, #0
 8003a34:	f001 f936 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8003a38:	2001      	movs	r0, #1
 8003a3a:	f001 f933 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8003a3e:	2002      	movs	r0, #2
 8003a40:	f001 f930 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x03);
 8003a44:	2003      	movs	r0, #3
 8003a46:	f001 f92d 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x8E);
 8003a4a:	208e      	movs	r0, #142	@ 0x8e
 8003a4c:	f001 f910 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003a50:	2000      	movs	r0, #0
 8003a52:	f001 f927 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a56:	2000      	movs	r0, #0
 8003a58:	f001 f924 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	f001 f921 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a62:	2000      	movs	r0, #0
 8003a64:	f001 f91e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a68:	2000      	movs	r0, #0
 8003a6a:	f001 f91b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a6e:	2000      	movs	r0, #0
 8003a70:	f001 f918 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a74:	2000      	movs	r0, #0
 8003a76:	f001 f915 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f001 f912 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a80:	2000      	movs	r0, #0
 8003a82:	f001 f90f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a86:	2000      	movs	r0, #0
 8003a88:	f001 f90c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f001 f909 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a92:	2000      	movs	r0, #0
 8003a94:	f001 f906 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a98:	2000      	movs	r0, #0
 8003a9a:	f001 f903 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003a9e:	2000      	movs	r0, #0
 8003aa0:	f001 f900 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f001 f8fd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003aaa:	2000      	movs	r0, #0
 8003aac:	f001 f8fa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	f001 f8f7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	f001 f8f4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003abc:	2000      	movs	r0, #0
 8003abe:	f001 f8f1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	f001 f8ee 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x8F);
 8003ac8:	208f      	movs	r0, #143	@ 0x8f
 8003aca:	f001 f8d1 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003ace:	2000      	movs	r0, #0
 8003ad0:	f001 f8e8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	f001 f8e5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ada:	2000      	movs	r0, #0
 8003adc:	f001 f8e2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	f001 f8df 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	f001 f8dc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003aec:	2000      	movs	r0, #0
 8003aee:	f001 f8d9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003af2:	2000      	movs	r0, #0
 8003af4:	f001 f8d6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003af8:	2000      	movs	r0, #0
 8003afa:	f001 f8d3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003afe:	2000      	movs	r0, #0
 8003b00:	f001 f8d0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b04:	2000      	movs	r0, #0
 8003b06:	f001 f8cd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b0a:	2000      	movs	r0, #0
 8003b0c:	f001 f8ca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b10:	2000      	movs	r0, #0
 8003b12:	f001 f8c7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b16:	2000      	movs	r0, #0
 8003b18:	f001 f8c4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	f001 f8c1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b22:	2000      	movs	r0, #0
 8003b24:	f001 f8be 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b28:	2000      	movs	r0, #0
 8003b2a:	f001 f8bb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b2e:	2000      	movs	r0, #0
 8003b30:	f001 f8b8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b34:	2000      	movs	r0, #0
 8003b36:	f001 f8b5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	f001 f8b2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b40:	2000      	movs	r0, #0
 8003b42:	f001 f8af 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b46:	2000      	movs	r0, #0
 8003b48:	f001 f8ac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	f001 f8a9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b52:	2000      	movs	r0, #0
 8003b54:	f001 f8a6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b58:	2000      	movs	r0, #0
 8003b5a:	f001 f8a3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b5e:	2000      	movs	r0, #0
 8003b60:	f001 f8a0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b64:	2000      	movs	r0, #0
 8003b66:	f001 f89d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	f001 f89a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b70:	2000      	movs	r0, #0
 8003b72:	f001 f897 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b76:	2000      	movs	r0, #0
 8003b78:	f001 f894 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	f001 f891 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b82:	2000      	movs	r0, #0
 8003b84:	f001 f88e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b88:	2000      	movs	r0, #0
 8003b8a:	f001 f88b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003b8e:	2000      	movs	r0, #0
 8003b90:	f001 f888 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x90);
 8003b94:	2090      	movs	r0, #144	@ 0x90
 8003b96:	f001 f86b 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	f001 f882 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ba0:	2000      	movs	r0, #0
 8003ba2:	f001 f87f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	f001 f87c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bac:	2000      	movs	r0, #0
 8003bae:	f001 f879 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	f001 f876 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bb8:	2000      	movs	r0, #0
 8003bba:	f001 f873 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x91);
 8003bbe:	2091      	movs	r0, #145	@ 0x91
 8003bc0:	f001 f856 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003bc4:	2000      	movs	r0, #0
 8003bc6:	f001 f86d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bca:	2000      	movs	r0, #0
 8003bcc:	f001 f86a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	f001 f867 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bd6:	2000      	movs	r0, #0
 8003bd8:	f001 f864 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bdc:	2000      	movs	r0, #0
 8003bde:	f001 f861 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003be2:	2000      	movs	r0, #0
 8003be4:	f001 f85e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003be8:	2000      	movs	r0, #0
 8003bea:	f001 f85b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bee:	2000      	movs	r0, #0
 8003bf0:	f001 f858 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	f001 f855 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	f001 f852 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c00:	2000      	movs	r0, #0
 8003c02:	f001 f84f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c06:	2000      	movs	r0, #0
 8003c08:	f001 f84c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c0c:	2000      	movs	r0, #0
 8003c0e:	f001 f849 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c12:	2000      	movs	r0, #0
 8003c14:	f001 f846 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c18:	2000      	movs	r0, #0
 8003c1a:	f001 f843 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c1e:	2000      	movs	r0, #0
 8003c20:	f001 f840 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c24:	2000      	movs	r0, #0
 8003c26:	f001 f83d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	f001 f83a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c30:	2000      	movs	r0, #0
 8003c32:	f001 f837 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c36:	2000      	movs	r0, #0
 8003c38:	f001 f834 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x92);
 8003c3c:	2092      	movs	r0, #146	@ 0x92
 8003c3e:	f001 f817 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003c42:	2000      	movs	r0, #0
 8003c44:	f001 f82e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c48:	2000      	movs	r0, #0
 8003c4a:	f001 f82b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c4e:	2000      	movs	r0, #0
 8003c50:	f001 f828 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c54:	2000      	movs	r0, #0
 8003c56:	f001 f825 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c5a:	2000      	movs	r0, #0
 8003c5c:	f001 f822 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c60:	2000      	movs	r0, #0
 8003c62:	f001 f81f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c66:	2000      	movs	r0, #0
 8003c68:	f001 f81c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f001 f819 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c72:	2000      	movs	r0, #0
 8003c74:	f001 f816 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c78:	2000      	movs	r0, #0
 8003c7a:	f001 f813 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c7e:	2000      	movs	r0, #0
 8003c80:	f001 f810 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c84:	2000      	movs	r0, #0
 8003c86:	f001 f80d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c8a:	2000      	movs	r0, #0
 8003c8c:	f001 f80a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c90:	2000      	movs	r0, #0
 8003c92:	f001 f807 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c96:	2000      	movs	r0, #0
 8003c98:	f001 f804 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	f001 f801 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ca2:	2000      	movs	r0, #0
 8003ca4:	f000 fffe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f000 fffb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cae:	2000      	movs	r0, #0
 8003cb0:	f000 fff8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cb4:	2000      	movs	r0, #0
 8003cb6:	f000 fff5 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x93);
 8003cba:	2093      	movs	r0, #147	@ 0x93
 8003cbc:	f000 ffd8 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	f000 ffef 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	f000 ffec 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ccc:	2000      	movs	r0, #0
 8003cce:	f000 ffe9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cd2:	2000      	movs	r0, #0
 8003cd4:	f000 ffe6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cd8:	2000      	movs	r0, #0
 8003cda:	f000 ffe3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cde:	2000      	movs	r0, #0
 8003ce0:	f000 ffe0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ce4:	2000      	movs	r0, #0
 8003ce6:	f000 ffdd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cea:	2000      	movs	r0, #0
 8003cec:	f000 ffda 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	f000 ffd7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cf6:	2000      	movs	r0, #0
 8003cf8:	f000 ffd4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	f000 ffd1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d02:	2000      	movs	r0, #0
 8003d04:	f000 ffce 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d08:	2000      	movs	r0, #0
 8003d0a:	f000 ffcb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d0e:	2000      	movs	r0, #0
 8003d10:	f000 ffc8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d14:	2000      	movs	r0, #0
 8003d16:	f000 ffc5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d1a:	2000      	movs	r0, #0
 8003d1c:	f000 ffc2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d20:	2000      	movs	r0, #0
 8003d22:	f000 ffbf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d26:	2000      	movs	r0, #0
 8003d28:	f000 ffbc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	f000 ffb9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d32:	2000      	movs	r0, #0
 8003d34:	f000 ffb6 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x94);
 8003d38:	2094      	movs	r0, #148	@ 0x94
 8003d3a:	f000 ff99 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f000 ffb0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d44:	2000      	movs	r0, #0
 8003d46:	f000 ffad 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	f000 ffaa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d50:	2000      	movs	r0, #0
 8003d52:	f000 ffa7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d56:	2000      	movs	r0, #0
 8003d58:	f000 ffa4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d5c:	2000      	movs	r0, #0
 8003d5e:	f000 ffa1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d62:	2000      	movs	r0, #0
 8003d64:	f000 ff9e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d68:	2000      	movs	r0, #0
 8003d6a:	f000 ff9b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d6e:	2000      	movs	r0, #0
 8003d70:	f000 ff98 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d74:	2000      	movs	r0, #0
 8003d76:	f000 ff95 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d7a:	2000      	movs	r0, #0
 8003d7c:	f000 ff92 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d80:	2000      	movs	r0, #0
 8003d82:	f000 ff8f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d86:	2000      	movs	r0, #0
 8003d88:	f000 ff8c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d8c:	2000      	movs	r0, #0
 8003d8e:	f000 ff89 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d92:	2000      	movs	r0, #0
 8003d94:	f000 ff86 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d98:	2000      	movs	r0, #0
 8003d9a:	f000 ff83 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003d9e:	2000      	movs	r0, #0
 8003da0:	f000 ff80 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003da4:	2000      	movs	r0, #0
 8003da6:	f000 ff7d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003daa:	2000      	movs	r0, #0
 8003dac:	f000 ff7a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003db0:	2000      	movs	r0, #0
 8003db2:	f000 ff77 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x95);
 8003db6:	2095      	movs	r0, #149	@ 0x95
 8003db8:	f000 ff5a 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003dbc:	2000      	movs	r0, #0
 8003dbe:	f000 ff71 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	f000 ff6e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003dc8:	2000      	movs	r0, #0
 8003dca:	f000 ff6b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003dce:	2000      	movs	r0, #0
 8003dd0:	f000 ff68 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003dd4:	2000      	movs	r0, #0
 8003dd6:	f000 ff65 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003dda:	2000      	movs	r0, #0
 8003ddc:	f000 ff62 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003de0:	2000      	movs	r0, #0
 8003de2:	f000 ff5f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003de6:	2000      	movs	r0, #0
 8003de8:	f000 ff5c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003dec:	2000      	movs	r0, #0
 8003dee:	f000 ff59 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003df2:	2000      	movs	r0, #0
 8003df4:	f000 ff56 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003df8:	2000      	movs	r0, #0
 8003dfa:	f000 ff53 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003dfe:	2000      	movs	r0, #0
 8003e00:	f000 ff50 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e04:	2000      	movs	r0, #0
 8003e06:	f000 ff4d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e0a:	2000      	movs	r0, #0
 8003e0c:	f000 ff4a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e10:	2000      	movs	r0, #0
 8003e12:	f000 ff47 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e16:	2000      	movs	r0, #0
 8003e18:	f000 ff44 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	f000 ff41 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x96);
 8003e22:	2096      	movs	r0, #150	@ 0x96
 8003e24:	f000 ff24 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003e28:	2000      	movs	r0, #0
 8003e2a:	f000 ff3b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e2e:	2000      	movs	r0, #0
 8003e30:	f000 ff38 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e34:	2000      	movs	r0, #0
 8003e36:	f000 ff35 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e3a:	2000      	movs	r0, #0
 8003e3c:	f000 ff32 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e40:	2000      	movs	r0, #0
 8003e42:	f000 ff2f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e46:	2000      	movs	r0, #0
 8003e48:	f000 ff2c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e4c:	2000      	movs	r0, #0
 8003e4e:	f000 ff29 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e52:	2000      	movs	r0, #0
 8003e54:	f000 ff26 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e58:	2000      	movs	r0, #0
 8003e5a:	f000 ff23 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e5e:	2000      	movs	r0, #0
 8003e60:	f000 ff20 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e64:	2000      	movs	r0, #0
 8003e66:	f000 ff1d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e6a:	2000      	movs	r0, #0
 8003e6c:	f000 ff1a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e70:	2000      	movs	r0, #0
 8003e72:	f000 ff17 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e76:	2000      	movs	r0, #0
 8003e78:	f000 ff14 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	f000 ff11 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e82:	2000      	movs	r0, #0
 8003e84:	f000 ff0e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e88:	2000      	movs	r0, #0
 8003e8a:	f000 ff0b 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x97);
 8003e8e:	2097      	movs	r0, #151	@ 0x97
 8003e90:	f000 feee 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003e94:	2000      	movs	r0, #0
 8003e96:	f000 ff05 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003e9a:	2000      	movs	r0, #0
 8003e9c:	f000 ff02 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ea0:	2000      	movs	r0, #0
 8003ea2:	f000 feff 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	f000 fefc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003eac:	2000      	movs	r0, #0
 8003eae:	f000 fef9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003eb2:	2000      	movs	r0, #0
 8003eb4:	f000 fef6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003eb8:	2000      	movs	r0, #0
 8003eba:	f000 fef3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	f000 fef0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ec4:	2000      	movs	r0, #0
 8003ec6:	f000 feed 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003eca:	2000      	movs	r0, #0
 8003ecc:	f000 feea 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ed0:	2000      	movs	r0, #0
 8003ed2:	f000 fee7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	f000 fee4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003edc:	2000      	movs	r0, #0
 8003ede:	f000 fee1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ee2:	2000      	movs	r0, #0
 8003ee4:	f000 fede 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ee8:	2000      	movs	r0, #0
 8003eea:	f000 fedb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f000 fed8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ef4:	2000      	movs	r0, #0
 8003ef6:	f000 fed5 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x98);
 8003efa:	2098      	movs	r0, #152	@ 0x98
 8003efc:	f000 feb8 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003f00:	2000      	movs	r0, #0
 8003f02:	f000 fecf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f06:	2000      	movs	r0, #0
 8003f08:	f000 fecc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	f000 fec9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f12:	2000      	movs	r0, #0
 8003f14:	f000 fec6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f18:	2000      	movs	r0, #0
 8003f1a:	f000 fec3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f1e:	2000      	movs	r0, #0
 8003f20:	f000 fec0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f24:	2000      	movs	r0, #0
 8003f26:	f000 febd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	f000 feba 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f30:	2000      	movs	r0, #0
 8003f32:	f000 feb7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f36:	2000      	movs	r0, #0
 8003f38:	f000 feb4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	f000 feb1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f42:	2000      	movs	r0, #0
 8003f44:	f000 feae 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f48:	2000      	movs	r0, #0
 8003f4a:	f000 feab 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f4e:	2000      	movs	r0, #0
 8003f50:	f000 fea8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f54:	2000      	movs	r0, #0
 8003f56:	f000 fea5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	f000 fea2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f60:	2000      	movs	r0, #0
 8003f62:	f000 fe9f 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x99);
 8003f66:	2099      	movs	r0, #153	@ 0x99
 8003f68:	f000 fe82 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003f6c:	2000      	movs	r0, #0
 8003f6e:	f000 fe99 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f72:	2000      	movs	r0, #0
 8003f74:	f000 fe96 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f78:	2000      	movs	r0, #0
 8003f7a:	f000 fe93 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f7e:	2000      	movs	r0, #0
 8003f80:	f000 fe90 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f84:	2000      	movs	r0, #0
 8003f86:	f000 fe8d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	f000 fe8a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f90:	2000      	movs	r0, #0
 8003f92:	f000 fe87 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f96:	2000      	movs	r0, #0
 8003f98:	f000 fe84 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003f9c:	2000      	movs	r0, #0
 8003f9e:	f000 fe81 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	f000 fe7e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fa8:	2000      	movs	r0, #0
 8003faa:	f000 fe7b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fae:	2000      	movs	r0, #0
 8003fb0:	f000 fe78 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	f000 fe75 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fba:	2000      	movs	r0, #0
 8003fbc:	f000 fe72 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	f000 fe6f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	f000 fe6c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fcc:	2000      	movs	r0, #0
 8003fce:	f000 fe69 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x9A);
 8003fd2:	209a      	movs	r0, #154	@ 0x9a
 8003fd4:	f000 fe4c 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8003fd8:	2000      	movs	r0, #0
 8003fda:	f000 fe63 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fde:	2000      	movs	r0, #0
 8003fe0:	f000 fe60 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fe4:	2000      	movs	r0, #0
 8003fe6:	f000 fe5d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003fea:	2000      	movs	r0, #0
 8003fec:	f000 fe5a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	f000 fe57 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ff6:	2000      	movs	r0, #0
 8003ff8:	f000 fe54 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f000 fe51 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004002:	2000      	movs	r0, #0
 8004004:	f000 fe4e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004008:	2000      	movs	r0, #0
 800400a:	f000 fe4b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800400e:	2000      	movs	r0, #0
 8004010:	f000 fe48 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004014:	2000      	movs	r0, #0
 8004016:	f000 fe45 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800401a:	2000      	movs	r0, #0
 800401c:	f000 fe42 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004020:	2000      	movs	r0, #0
 8004022:	f000 fe3f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004026:	2000      	movs	r0, #0
 8004028:	f000 fe3c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800402c:	2000      	movs	r0, #0
 800402e:	f000 fe39 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004032:	2000      	movs	r0, #0
 8004034:	f000 fe36 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004038:	2000      	movs	r0, #0
 800403a:	f000 fe33 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x9C);
 800403e:	209c      	movs	r0, #156	@ 0x9c
 8004040:	f000 fe16 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004044:	2000      	movs	r0, #0
 8004046:	f000 fe2d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800404a:	2000      	movs	r0, #0
 800404c:	f000 fe2a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004050:	2000      	movs	r0, #0
 8004052:	f000 fe27 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004056:	2000      	movs	r0, #0
 8004058:	f000 fe24 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800405c:	2000      	movs	r0, #0
 800405e:	f000 fe21 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004062:	2000      	movs	r0, #0
 8004064:	f000 fe1e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004068:	2000      	movs	r0, #0
 800406a:	f000 fe1b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800406e:	2000      	movs	r0, #0
 8004070:	f000 fe18 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004074:	2000      	movs	r0, #0
 8004076:	f000 fe15 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800407a:	2000      	movs	r0, #0
 800407c:	f000 fe12 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004080:	2000      	movs	r0, #0
 8004082:	f000 fe0f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004086:	2000      	movs	r0, #0
 8004088:	f000 fe0c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800408c:	2000      	movs	r0, #0
 800408e:	f000 fe09 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004092:	2000      	movs	r0, #0
 8004094:	f000 fe06 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004098:	2000      	movs	r0, #0
 800409a:	f000 fe03 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800409e:	2000      	movs	r0, #0
 80040a0:	f000 fe00 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040a4:	2000      	movs	r0, #0
 80040a6:	f000 fdfd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040aa:	2000      	movs	r0, #0
 80040ac:	f000 fdfa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040b0:	2000      	movs	r0, #0
 80040b2:	f000 fdf7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040b6:	2000      	movs	r0, #0
 80040b8:	f000 fdf4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040bc:	2000      	movs	r0, #0
 80040be:	f000 fdf1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040c2:	2000      	movs	r0, #0
 80040c4:	f000 fdee 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040c8:	2000      	movs	r0, #0
 80040ca:	f000 fdeb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040ce:	2000      	movs	r0, #0
 80040d0:	f000 fde8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040d4:	2000      	movs	r0, #0
 80040d6:	f000 fde5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040da:	2000      	movs	r0, #0
 80040dc:	f000 fde2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040e0:	2000      	movs	r0, #0
 80040e2:	f000 fddf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040e6:	2000      	movs	r0, #0
 80040e8:	f000 fddc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040ec:	2000      	movs	r0, #0
 80040ee:	f000 fdd9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040f2:	2000      	movs	r0, #0
 80040f4:	f000 fdd6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040f8:	2000      	movs	r0, #0
 80040fa:	f000 fdd3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80040fe:	2000      	movs	r0, #0
 8004100:	f000 fdd0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004104:	2000      	movs	r0, #0
 8004106:	f000 fdcd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800410a:	2000      	movs	r0, #0
 800410c:	f000 fdca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004110:	2000      	movs	r0, #0
 8004112:	f000 fdc7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004116:	2000      	movs	r0, #0
 8004118:	f000 fdc4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800411c:	2000      	movs	r0, #0
 800411e:	f000 fdc1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004122:	2000      	movs	r0, #0
 8004124:	f000 fdbe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004128:	2000      	movs	r0, #0
 800412a:	f000 fdbb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800412e:	2000      	movs	r0, #0
 8004130:	f000 fdb8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004134:	2000      	movs	r0, #0
 8004136:	f000 fdb5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800413a:	2000      	movs	r0, #0
 800413c:	f000 fdb2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004140:	2000      	movs	r0, #0
 8004142:	f000 fdaf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004146:	2000      	movs	r0, #0
 8004148:	f000 fdac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800414c:	2000      	movs	r0, #0
 800414e:	f000 fda9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004152:	2000      	movs	r0, #0
 8004154:	f000 fda6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004158:	2000      	movs	r0, #0
 800415a:	f000 fda3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800415e:	2000      	movs	r0, #0
 8004160:	f000 fda0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004164:	2000      	movs	r0, #0
 8004166:	f000 fd9d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800416a:	2000      	movs	r0, #0
 800416c:	f000 fd9a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004170:	2000      	movs	r0, #0
 8004172:	f000 fd97 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004176:	2000      	movs	r0, #0
 8004178:	f000 fd94 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800417c:	2000      	movs	r0, #0
 800417e:	f000 fd91 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004182:	2000      	movs	r0, #0
 8004184:	f000 fd8e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004188:	2000      	movs	r0, #0
 800418a:	f000 fd8b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800418e:	2000      	movs	r0, #0
 8004190:	f000 fd88 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004194:	2000      	movs	r0, #0
 8004196:	f000 fd85 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800419a:	2000      	movs	r0, #0
 800419c:	f000 fd82 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041a0:	2000      	movs	r0, #0
 80041a2:	f000 fd7f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041a6:	2000      	movs	r0, #0
 80041a8:	f000 fd7c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041ac:	2000      	movs	r0, #0
 80041ae:	f000 fd79 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041b2:	2000      	movs	r0, #0
 80041b4:	f000 fd76 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041b8:	2000      	movs	r0, #0
 80041ba:	f000 fd73 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041be:	2000      	movs	r0, #0
 80041c0:	f000 fd70 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041c4:	2000      	movs	r0, #0
 80041c6:	f000 fd6d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041ca:	2000      	movs	r0, #0
 80041cc:	f000 fd6a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041d0:	2000      	movs	r0, #0
 80041d2:	f000 fd67 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041d6:	2000      	movs	r0, #0
 80041d8:	f000 fd64 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041dc:	2000      	movs	r0, #0
 80041de:	f000 fd61 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041e2:	2000      	movs	r0, #0
 80041e4:	f000 fd5e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041e8:	2000      	movs	r0, #0
 80041ea:	f000 fd5b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041ee:	2000      	movs	r0, #0
 80041f0:	f000 fd58 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041f4:	2000      	movs	r0, #0
 80041f6:	f000 fd55 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80041fa:	2000      	movs	r0, #0
 80041fc:	f000 fd52 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004200:	2000      	movs	r0, #0
 8004202:	f000 fd4f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004206:	2000      	movs	r0, #0
 8004208:	f000 fd4c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800420c:	2000      	movs	r0, #0
 800420e:	f000 fd49 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004212:	2000      	movs	r0, #0
 8004214:	f000 fd46 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004218:	2000      	movs	r0, #0
 800421a:	f000 fd43 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800421e:	2000      	movs	r0, #0
 8004220:	f000 fd40 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004224:	2000      	movs	r0, #0
 8004226:	f000 fd3d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800422a:	2000      	movs	r0, #0
 800422c:	f000 fd3a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004230:	2000      	movs	r0, #0
 8004232:	f000 fd37 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004236:	2000      	movs	r0, #0
 8004238:	f000 fd34 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800423c:	2000      	movs	r0, #0
 800423e:	f000 fd31 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004242:	2000      	movs	r0, #0
 8004244:	f000 fd2e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004248:	2000      	movs	r0, #0
 800424a:	f000 fd2b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800424e:	2000      	movs	r0, #0
 8004250:	f000 fd28 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004254:	2000      	movs	r0, #0
 8004256:	f000 fd25 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800425a:	2000      	movs	r0, #0
 800425c:	f000 fd22 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004260:	2000      	movs	r0, #0
 8004262:	f000 fd1f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004266:	2000      	movs	r0, #0
 8004268:	f000 fd1c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800426c:	2000      	movs	r0, #0
 800426e:	f000 fd19 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004272:	2000      	movs	r0, #0
 8004274:	f000 fd16 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004278:	2000      	movs	r0, #0
 800427a:	f000 fd13 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800427e:	2000      	movs	r0, #0
 8004280:	f000 fd10 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x9D);
 8004284:	209d      	movs	r0, #157	@ 0x9d
 8004286:	f000 fcf3 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 800428a:	2000      	movs	r0, #0
 800428c:	f000 fd0a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004290:	2000      	movs	r0, #0
 8004292:	f000 fd07 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004296:	2000      	movs	r0, #0
 8004298:	f000 fd04 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800429c:	2000      	movs	r0, #0
 800429e:	f000 fd01 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042a2:	2000      	movs	r0, #0
 80042a4:	f000 fcfe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042a8:	2000      	movs	r0, #0
 80042aa:	f000 fcfb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042ae:	2000      	movs	r0, #0
 80042b0:	f000 fcf8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042b4:	2000      	movs	r0, #0
 80042b6:	f000 fcf5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042ba:	2000      	movs	r0, #0
 80042bc:	f000 fcf2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042c0:	2000      	movs	r0, #0
 80042c2:	f000 fcef 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042c6:	2000      	movs	r0, #0
 80042c8:	f000 fcec 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042cc:	2000      	movs	r0, #0
 80042ce:	f000 fce9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042d2:	2000      	movs	r0, #0
 80042d4:	f000 fce6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042d8:	2000      	movs	r0, #0
 80042da:	f000 fce3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042de:	2000      	movs	r0, #0
 80042e0:	f000 fce0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042e4:	2000      	movs	r0, #0
 80042e6:	f000 fcdd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042ea:	2000      	movs	r0, #0
 80042ec:	f000 fcda 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042f0:	2000      	movs	r0, #0
 80042f2:	f000 fcd7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042f6:	2000      	movs	r0, #0
 80042f8:	f000 fcd4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80042fc:	2000      	movs	r0, #0
 80042fe:	f000 fcd1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004302:	2000      	movs	r0, #0
 8004304:	f000 fcce 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004308:	2000      	movs	r0, #0
 800430a:	f000 fccb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800430e:	2000      	movs	r0, #0
 8004310:	f000 fcc8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004314:	2000      	movs	r0, #0
 8004316:	f000 fcc5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800431a:	2000      	movs	r0, #0
 800431c:	f000 fcc2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004320:	2000      	movs	r0, #0
 8004322:	f000 fcbf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004326:	2000      	movs	r0, #0
 8004328:	f000 fcbc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800432c:	2000      	movs	r0, #0
 800432e:	f000 fcb9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004332:	2000      	movs	r0, #0
 8004334:	f000 fcb6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004338:	2000      	movs	r0, #0
 800433a:	f000 fcb3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800433e:	2000      	movs	r0, #0
 8004340:	f000 fcb0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004344:	2000      	movs	r0, #0
 8004346:	f000 fcad 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800434a:	2000      	movs	r0, #0
 800434c:	f000 fcaa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004350:	2000      	movs	r0, #0
 8004352:	f000 fca7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004356:	2000      	movs	r0, #0
 8004358:	f000 fca4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800435c:	2000      	movs	r0, #0
 800435e:	f000 fca1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004362:	2000      	movs	r0, #0
 8004364:	f000 fc9e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004368:	2000      	movs	r0, #0
 800436a:	f000 fc9b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800436e:	2000      	movs	r0, #0
 8004370:	f000 fc98 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004374:	2000      	movs	r0, #0
 8004376:	f000 fc95 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800437a:	2000      	movs	r0, #0
 800437c:	f000 fc92 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004380:	2000      	movs	r0, #0
 8004382:	f000 fc8f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004386:	2000      	movs	r0, #0
 8004388:	f000 fc8c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800438c:	2000      	movs	r0, #0
 800438e:	f000 fc89 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004392:	2000      	movs	r0, #0
 8004394:	f000 fc86 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004398:	2000      	movs	r0, #0
 800439a:	f000 fc83 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800439e:	2000      	movs	r0, #0
 80043a0:	f000 fc80 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043a4:	2000      	movs	r0, #0
 80043a6:	f000 fc7d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043aa:	2000      	movs	r0, #0
 80043ac:	f000 fc7a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043b0:	2000      	movs	r0, #0
 80043b2:	f000 fc77 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043b6:	2000      	movs	r0, #0
 80043b8:	f000 fc74 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043bc:	2000      	movs	r0, #0
 80043be:	f000 fc71 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043c2:	2000      	movs	r0, #0
 80043c4:	f000 fc6e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043c8:	2000      	movs	r0, #0
 80043ca:	f000 fc6b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043ce:	2000      	movs	r0, #0
 80043d0:	f000 fc68 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043d4:	2000      	movs	r0, #0
 80043d6:	f000 fc65 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043da:	2000      	movs	r0, #0
 80043dc:	f000 fc62 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043e0:	2000      	movs	r0, #0
 80043e2:	f000 fc5f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043e6:	2000      	movs	r0, #0
 80043e8:	f000 fc5c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043ec:	2000      	movs	r0, #0
 80043ee:	f000 fc59 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043f2:	2000      	movs	r0, #0
 80043f4:	f000 fc56 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043f8:	2000      	movs	r0, #0
 80043fa:	f000 fc53 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80043fe:	2000      	movs	r0, #0
 8004400:	f000 fc50 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004404:	2000      	movs	r0, #0
 8004406:	f000 fc4d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800440a:	2000      	movs	r0, #0
 800440c:	f000 fc4a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004410:	2000      	movs	r0, #0
 8004412:	f000 fc47 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004416:	2000      	movs	r0, #0
 8004418:	f000 fc44 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800441c:	2000      	movs	r0, #0
 800441e:	f000 fc41 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004422:	2000      	movs	r0, #0
 8004424:	f000 fc3e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004428:	2000      	movs	r0, #0
 800442a:	f000 fc3b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800442e:	2000      	movs	r0, #0
 8004430:	f000 fc38 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004434:	2000      	movs	r0, #0
 8004436:	f000 fc35 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800443a:	2000      	movs	r0, #0
 800443c:	f000 fc32 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004440:	2000      	movs	r0, #0
 8004442:	f000 fc2f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004446:	2000      	movs	r0, #0
 8004448:	f000 fc2c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800444c:	2000      	movs	r0, #0
 800444e:	f000 fc29 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004452:	2000      	movs	r0, #0
 8004454:	f000 fc26 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004458:	2000      	movs	r0, #0
 800445a:	f000 fc23 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800445e:	2000      	movs	r0, #0
 8004460:	f000 fc20 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004464:	2000      	movs	r0, #0
 8004466:	f000 fc1d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800446a:	2000      	movs	r0, #0
 800446c:	f000 fc1a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004470:	2000      	movs	r0, #0
 8004472:	f000 fc17 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004476:	2000      	movs	r0, #0
 8004478:	f000 fc14 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800447c:	2000      	movs	r0, #0
 800447e:	f000 fc11 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004482:	2000      	movs	r0, #0
 8004484:	f000 fc0e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004488:	2000      	movs	r0, #0
 800448a:	f000 fc0b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800448e:	2000      	movs	r0, #0
 8004490:	f000 fc08 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004494:	2000      	movs	r0, #0
 8004496:	f000 fc05 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800449a:	2000      	movs	r0, #0
 800449c:	f000 fc02 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044a0:	2000      	movs	r0, #0
 80044a2:	f000 fbff 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044a6:	2000      	movs	r0, #0
 80044a8:	f000 fbfc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044ac:	2000      	movs	r0, #0
 80044ae:	f000 fbf9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044b2:	2000      	movs	r0, #0
 80044b4:	f000 fbf6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044b8:	2000      	movs	r0, #0
 80044ba:	f000 fbf3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044be:	2000      	movs	r0, #0
 80044c0:	f000 fbf0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044c4:	2000      	movs	r0, #0
 80044c6:	f000 fbed 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044ca:	2000      	movs	r0, #0
 80044cc:	f000 fbea 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044d0:	2000      	movs	r0, #0
 80044d2:	f000 fbe7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044d6:	2000      	movs	r0, #0
 80044d8:	f000 fbe4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044dc:	2000      	movs	r0, #0
 80044de:	f000 fbe1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044e2:	2000      	movs	r0, #0
 80044e4:	f000 fbde 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044e8:	2000      	movs	r0, #0
 80044ea:	f000 fbdb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044ee:	2000      	movs	r0, #0
 80044f0:	f000 fbd8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044f4:	2000      	movs	r0, #0
 80044f6:	f000 fbd5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80044fa:	2000      	movs	r0, #0
 80044fc:	f000 fbd2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004500:	2000      	movs	r0, #0
 8004502:	f000 fbcf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004506:	2000      	movs	r0, #0
 8004508:	f000 fbcc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800450c:	2000      	movs	r0, #0
 800450e:	f000 fbc9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004512:	2000      	movs	r0, #0
 8004514:	f000 fbc6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004518:	2000      	movs	r0, #0
 800451a:	f000 fbc3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800451e:	2000      	movs	r0, #0
 8004520:	f000 fbc0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004524:	2000      	movs	r0, #0
 8004526:	f000 fbbd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800452a:	2000      	movs	r0, #0
 800452c:	f000 fbba 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004530:	2000      	movs	r0, #0
 8004532:	f000 fbb7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004536:	2000      	movs	r0, #0
 8004538:	f000 fbb4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800453c:	2000      	movs	r0, #0
 800453e:	f000 fbb1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004542:	2000      	movs	r0, #0
 8004544:	f000 fbae 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004548:	2000      	movs	r0, #0
 800454a:	f000 fbab 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800454e:	2000      	movs	r0, #0
 8004550:	f000 fba8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004554:	2000      	movs	r0, #0
 8004556:	f000 fba5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800455a:	2000      	movs	r0, #0
 800455c:	f000 fba2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004560:	2000      	movs	r0, #0
 8004562:	f000 fb9f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004566:	2000      	movs	r0, #0
 8004568:	f000 fb9c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800456c:	2000      	movs	r0, #0
 800456e:	f000 fb99 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004572:	2000      	movs	r0, #0
 8004574:	f000 fb96 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004578:	2000      	movs	r0, #0
 800457a:	f000 fb93 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800457e:	2000      	movs	r0, #0
 8004580:	f000 fb90 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004584:	2000      	movs	r0, #0
 8004586:	f000 fb8d 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xB6);
 800458a:	20b6      	movs	r0, #182	@ 0xb6
 800458c:	f000 fb70 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004590:	2000      	movs	r0, #0
 8004592:	f000 fb87 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 8004596:	2002      	movs	r0, #2
 8004598:	f000 fb84 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 800459c:	2002      	movs	r0, #2
 800459e:	f000 fb81 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80045a2:	2002      	movs	r0, #2
 80045a4:	f000 fb7e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80045a8:	2002      	movs	r0, #2
 80045aa:	f000 fb7b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80045ae:	2002      	movs	r0, #2
 80045b0:	f000 fb78 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x02);
 80045b4:	2002      	movs	r0, #2
 80045b6:	f000 fb75 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80045ba:	2000      	movs	r0, #0
 80045bc:	f000 fb72 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 80045c0:	200f      	movs	r0, #15
 80045c2:	f000 fb6f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 80045c6:	200f      	movs	r0, #15
 80045c8:	f000 fb6c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 80045cc:	200f      	movs	r0, #15
 80045ce:	f000 fb69 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 80045d2:	200f      	movs	r0, #15
 80045d4:	f000 fb66 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 80045d8:	200f      	movs	r0, #15
 80045da:	f000 fb63 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x0F);
 80045de:	200f      	movs	r0, #15
 80045e0:	f000 fb60 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xB9);
 80045e4:	20b9      	movs	r0, #185	@ 0xb9
 80045e6:	f000 fb43 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 80045ea:	2000      	movs	r0, #0
 80045ec:	f000 fb5a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80045f0:	2000      	movs	r0, #0
 80045f2:	f000 fb57 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80045f6:	2000      	movs	r0, #0
 80045f8:	f000 fb54 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80045fc:	2000      	movs	r0, #0
 80045fe:	f000 fb51 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004602:	2000      	movs	r0, #0
 8004604:	f000 fb4e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004608:	2000      	movs	r0, #0
 800460a:	f000 fb4b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800460e:	2000      	movs	r0, #0
 8004610:	f000 fb48 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004614:	2000      	movs	r0, #0
 8004616:	f000 fb45 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800461a:	2000      	movs	r0, #0
 800461c:	f000 fb42 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004620:	2000      	movs	r0, #0
 8004622:	f000 fb3f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004626:	2000      	movs	r0, #0
 8004628:	f000 fb3c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800462c:	2000      	movs	r0, #0
 800462e:	f000 fb39 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004632:	2000      	movs	r0, #0
 8004634:	f000 fb36 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004638:	2000      	movs	r0, #0
 800463a:	f000 fb33 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800463e:	2000      	movs	r0, #0
 8004640:	f000 fb30 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004644:	2000      	movs	r0, #0
 8004646:	f000 fb2d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800464a:	2000      	movs	r0, #0
 800464c:	f000 fb2a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004650:	2000      	movs	r0, #0
 8004652:	f000 fb27 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004656:	2000      	movs	r0, #0
 8004658:	f000 fb24 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800465c:	2000      	movs	r0, #0
 800465e:	f000 fb21 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004662:	2000      	movs	r0, #0
 8004664:	f000 fb1e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004668:	2000      	movs	r0, #0
 800466a:	f000 fb1b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800466e:	2000      	movs	r0, #0
 8004670:	f000 fb18 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004674:	2000      	movs	r0, #0
 8004676:	f000 fb15 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800467a:	2000      	movs	r0, #0
 800467c:	f000 fb12 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004680:	2000      	movs	r0, #0
 8004682:	f000 fb0f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004686:	2000      	movs	r0, #0
 8004688:	f000 fb0c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800468c:	2000      	movs	r0, #0
 800468e:	f000 fb09 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004692:	2000      	movs	r0, #0
 8004694:	f000 fb06 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004698:	2000      	movs	r0, #0
 800469a:	f000 fb03 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800469e:	2000      	movs	r0, #0
 80046a0:	f000 fb00 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046a4:	2000      	movs	r0, #0
 80046a6:	f000 fafd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046aa:	2000      	movs	r0, #0
 80046ac:	f000 fafa 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046b0:	2000      	movs	r0, #0
 80046b2:	f000 faf7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046b6:	2000      	movs	r0, #0
 80046b8:	f000 faf4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046bc:	2000      	movs	r0, #0
 80046be:	f000 faf1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046c2:	2000      	movs	r0, #0
 80046c4:	f000 faee 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046c8:	2000      	movs	r0, #0
 80046ca:	f000 faeb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046ce:	2000      	movs	r0, #0
 80046d0:	f000 fae8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046d4:	2000      	movs	r0, #0
 80046d6:	f000 fae5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046da:	2000      	movs	r0, #0
 80046dc:	f000 fae2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046e0:	2000      	movs	r0, #0
 80046e2:	f000 fadf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046e6:	2000      	movs	r0, #0
 80046e8:	f000 fadc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046ec:	2000      	movs	r0, #0
 80046ee:	f000 fad9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046f2:	2000      	movs	r0, #0
 80046f4:	f000 fad6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046f8:	2000      	movs	r0, #0
 80046fa:	f000 fad3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80046fe:	2000      	movs	r0, #0
 8004700:	f000 fad0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004704:	2000      	movs	r0, #0
 8004706:	f000 facd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800470a:	2000      	movs	r0, #0
 800470c:	f000 faca 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004710:	2000      	movs	r0, #0
 8004712:	f000 fac7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004716:	2000      	movs	r0, #0
 8004718:	f000 fac4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800471c:	2000      	movs	r0, #0
 800471e:	f000 fac1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004722:	2000      	movs	r0, #0
 8004724:	f000 fabe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004728:	2000      	movs	r0, #0
 800472a:	f000 fabb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800472e:	2000      	movs	r0, #0
 8004730:	f000 fab8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004734:	2000      	movs	r0, #0
 8004736:	f000 fab5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800473a:	2000      	movs	r0, #0
 800473c:	f000 fab2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004740:	2000      	movs	r0, #0
 8004742:	f000 faaf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004746:	2000      	movs	r0, #0
 8004748:	f000 faac 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800474c:	2000      	movs	r0, #0
 800474e:	f000 faa9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004752:	2000      	movs	r0, #0
 8004754:	f000 faa6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004758:	2000      	movs	r0, #0
 800475a:	f000 faa3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800475e:	2000      	movs	r0, #0
 8004760:	f000 faa0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004764:	2000      	movs	r0, #0
 8004766:	f000 fa9d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800476a:	2000      	movs	r0, #0
 800476c:	f000 fa9a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004770:	2000      	movs	r0, #0
 8004772:	f000 fa97 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004776:	2000      	movs	r0, #0
 8004778:	f000 fa94 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800477c:	2000      	movs	r0, #0
 800477e:	f000 fa91 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004782:	2000      	movs	r0, #0
 8004784:	f000 fa8e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004788:	2000      	movs	r0, #0
 800478a:	f000 fa8b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800478e:	2000      	movs	r0, #0
 8004790:	f000 fa88 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004794:	2000      	movs	r0, #0
 8004796:	f000 fa85 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800479a:	2000      	movs	r0, #0
 800479c:	f000 fa82 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047a0:	2000      	movs	r0, #0
 80047a2:	f000 fa7f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047a6:	2000      	movs	r0, #0
 80047a8:	f000 fa7c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047ac:	2000      	movs	r0, #0
 80047ae:	f000 fa79 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047b2:	2000      	movs	r0, #0
 80047b4:	f000 fa76 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047b8:	2000      	movs	r0, #0
 80047ba:	f000 fa73 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047be:	2000      	movs	r0, #0
 80047c0:	f000 fa70 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047c4:	2000      	movs	r0, #0
 80047c6:	f000 fa6d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047ca:	2000      	movs	r0, #0
 80047cc:	f000 fa6a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047d0:	2000      	movs	r0, #0
 80047d2:	f000 fa67 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047d6:	2000      	movs	r0, #0
 80047d8:	f000 fa64 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047dc:	2000      	movs	r0, #0
 80047de:	f000 fa61 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047e2:	2000      	movs	r0, #0
 80047e4:	f000 fa5e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047e8:	2000      	movs	r0, #0
 80047ea:	f000 fa5b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047ee:	2000      	movs	r0, #0
 80047f0:	f000 fa58 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047f4:	2000      	movs	r0, #0
 80047f6:	f000 fa55 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80047fa:	2000      	movs	r0, #0
 80047fc:	f000 fa52 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004800:	2000      	movs	r0, #0
 8004802:	f000 fa4f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004806:	2000      	movs	r0, #0
 8004808:	f000 fa4c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800480c:	2000      	movs	r0, #0
 800480e:	f000 fa49 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004812:	2000      	movs	r0, #0
 8004814:	f000 fa46 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004818:	2000      	movs	r0, #0
 800481a:	f000 fa43 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800481e:	2000      	movs	r0, #0
 8004820:	f000 fa40 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004824:	2000      	movs	r0, #0
 8004826:	f000 fa3d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800482a:	2000      	movs	r0, #0
 800482c:	f000 fa3a 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xBC);
 8004830:	20bc      	movs	r0, #188	@ 0xbc
 8004832:	f000 fa1d 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004836:	2000      	movs	r0, #0
 8004838:	f000 fa34 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 800483c:	2001      	movs	r0, #1
 800483e:	f000 fa31 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x23);
 8004842:	2023      	movs	r0, #35	@ 0x23
 8004844:	f000 fa2e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x45);
 8004848:	2045      	movs	r0, #69	@ 0x45
 800484a:	f000 fa2b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x67);
 800484e:	2067      	movs	r0, #103	@ 0x67
 8004850:	f000 fa28 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8004854:	2001      	movs	r0, #1
 8004856:	f000 fa25 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x23);
 800485a:	2023      	movs	r0, #35	@ 0x23
 800485c:	f000 fa22 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x45);
 8004860:	2045      	movs	r0, #69	@ 0x45
 8004862:	f000 fa1f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x67);
 8004866:	2067      	movs	r0, #103	@ 0x67
 8004868:	f000 fa1c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800486c:	2000      	movs	r0, #0
 800486e:	f000 fa19 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004872:	2000      	movs	r0, #0
 8004874:	f000 fa16 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004878:	2000      	movs	r0, #0
 800487a:	f000 fa13 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800487e:	2000      	movs	r0, #0
 8004880:	f000 fa10 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004884:	2000      	movs	r0, #0
 8004886:	f000 fa0d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800488a:	2000      	movs	r0, #0
 800488c:	f000 fa0a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004890:	2000      	movs	r0, #0
 8004892:	f000 fa07 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xBF);
 8004896:	20bf      	movs	r0, #191	@ 0xbf
 8004898:	f000 f9ea 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 800489c:	2000      	movs	r0, #0
 800489e:	f000 fa01 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048a2:	2000      	movs	r0, #0
 80048a4:	f000 f9fe 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048a8:	2000      	movs	r0, #0
 80048aa:	f000 f9fb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048ae:	2000      	movs	r0, #0
 80048b0:	f000 f9f8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048b4:	2000      	movs	r0, #0
 80048b6:	f000 f9f5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048ba:	2000      	movs	r0, #0
 80048bc:	f000 f9f2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048c0:	2000      	movs	r0, #0
 80048c2:	f000 f9ef 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048c6:	2000      	movs	r0, #0
 80048c8:	f000 f9ec 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048cc:	2000      	movs	r0, #0
 80048ce:	f000 f9e9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048d2:	2000      	movs	r0, #0
 80048d4:	f000 f9e6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048d8:	2000      	movs	r0, #0
 80048da:	f000 f9e3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048de:	2000      	movs	r0, #0
 80048e0:	f000 f9e0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048e4:	2000      	movs	r0, #0
 80048e6:	f000 f9dd 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048ea:	2000      	movs	r0, #0
 80048ec:	f000 f9da 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048f0:	2000      	movs	r0, #0
 80048f2:	f000 f9d7 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048f6:	2000      	movs	r0, #0
 80048f8:	f000 f9d4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80048fc:	2000      	movs	r0, #0
 80048fe:	f000 f9d1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004902:	2000      	movs	r0, #0
 8004904:	f000 f9ce 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004908:	2000      	movs	r0, #0
 800490a:	f000 f9cb 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800490e:	2000      	movs	r0, #0
 8004910:	f000 f9c8 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004914:	2000      	movs	r0, #0
 8004916:	f000 f9c5 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800491a:	2000      	movs	r0, #0
 800491c:	f000 f9c2 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004920:	2000      	movs	r0, #0
 8004922:	f000 f9bf 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004926:	2000      	movs	r0, #0
 8004928:	f000 f9bc 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800492c:	2000      	movs	r0, #0
 800492e:	f000 f9b9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004932:	2000      	movs	r0, #0
 8004934:	f000 f9b6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004938:	2000      	movs	r0, #0
 800493a:	f000 f9b3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800493e:	2000      	movs	r0, #0
 8004940:	f000 f9b0 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004944:	2000      	movs	r0, #0
 8004946:	f000 f9ad 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800494a:	2000      	movs	r0, #0
 800494c:	f000 f9aa 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xC8);
 8004950:	20c8      	movs	r0, #200	@ 0xc8
 8004952:	f000 f98d 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004956:	2000      	movs	r0, #0
 8004958:	f000 f9a4 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800495c:	2000      	movs	r0, #0
 800495e:	f000 f9a1 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004962:	2000      	movs	r0, #0
 8004964:	f000 f99e 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xCF);
 8004968:	20cf      	movs	r0, #207	@ 0xcf
 800496a:	f000 f981 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x01);
 800496e:	2001      	movs	r0, #1
 8004970:	f000 f998 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xDD);
 8004974:	20dd      	movs	r0, #221	@ 0xdd
 8004976:	f000 f97b 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 800497a:	2000      	movs	r0, #0
 800497c:	f000 f992 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004980:	2000      	movs	r0, #0
 8004982:	f000 f98f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004986:	2000      	movs	r0, #0
 8004988:	f000 f98c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800498c:	2000      	movs	r0, #0
 800498e:	f000 f989 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004992:	2000      	movs	r0, #0
 8004994:	f000 f986 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004998:	2000      	movs	r0, #0
 800499a:	f000 f983 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 800499e:	2000      	movs	r0, #0
 80049a0:	f000 f980 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80049a4:	2000      	movs	r0, #0
 80049a6:	f000 f97d 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xE5);
 80049aa:	20e5      	movs	r0, #229	@ 0xe5
 80049ac:	f000 f960 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 80049b0:	2000      	movs	r0, #0
 80049b2:	f000 f977 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80049b6:	2000      	movs	r0, #0
 80049b8:	f000 f974 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80049bc:	2000      	movs	r0, #0
 80049be:	f000 f971 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80049c2:	2000      	movs	r0, #0
 80049c4:	f000 f96e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80049c8:	2000      	movs	r0, #0
 80049ca:	f000 f96b 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80049ce:	2000      	movs	r0, #0
 80049d0:	f000 f968 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xE6);
 80049d4:	20e6      	movs	r0, #230	@ 0xe6
 80049d6:	f000 f94b 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x8C);
 80049da:	208c      	movs	r0, #140	@ 0x8c
 80049dc:	f000 f962 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80049e0:	2000      	movs	r0, #0
 80049e2:	f000 f95f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 80049e6:	2000      	movs	r0, #0
 80049e8:	f000 f95c 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xE8);
 80049ec:	20e8      	movs	r0, #232	@ 0xe8
 80049ee:	f000 f93f 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 80049f2:	2000      	movs	r0, #0
 80049f4:	f000 f956 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xEF);
 80049f8:	20ef      	movs	r0, #239	@ 0xef
 80049fa:	f000 f939 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 80049fe:	2000      	movs	r0, #0
 8004a00:	f000 f950 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x11);
 8004a04:	2011      	movs	r0, #17
 8004a06:	f000 f94d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 8004a0a:	2032      	movs	r0, #50	@ 0x32
 8004a0c:	f000 f94a 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 8004a10:	20ff      	movs	r0, #255	@ 0xff
 8004a12:	f000 f947 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8004a16:	2001      	movs	r0, #1
 8004a18:	f000 f944 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x32);
 8004a1c:	2032      	movs	r0, #50	@ 0x32
 8004a1e:	f000 f941 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xFF);
 8004a22:	20ff      	movs	r0, #255	@ 0xff
 8004a24:	f000 f93e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8004a28:	2001      	movs	r0, #1
 8004a2a:	f000 f93b 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xFB);
 8004a2e:	20fb      	movs	r0, #251	@ 0xfb
 8004a30:	f000 f91e 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x10);
 8004a34:	2010      	movs	r0, #16
 8004a36:	f000 f935 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8004a3a:	2005      	movs	r0, #5
 8004a3c:	f000 f932 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x01);
 8004a40:	2001      	movs	r0, #1
 8004a42:	f000 f92f 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004a46:	2000      	movs	r0, #0
 8004a48:	f000 f92c 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x05);
 8004a4c:	2005      	movs	r0, #5
 8004a4e:	f000 f929 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004a52:	2000      	movs	r0, #0
 8004a54:	f000 f926 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0xFC);
 8004a58:	20fc      	movs	r0, #252	@ 0xfc
 8004a5a:	f000 f909 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004a5e:	2000      	movs	r0, #0
 8004a60:	f000 f920 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004a64:	2000      	movs	r0, #0
 8004a66:	f000 f91d 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	f000 f91a 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x11);
 8004a70:	2011      	movs	r0, #17
 8004a72:	f000 f8fd 	bl	8004c70 <LCD_WR_REG>
    HAL_Delay(2);
 8004a76:	2002      	movs	r0, #2
 8004a78:	f001 fe12 	bl	80066a0 <HAL_Delay>
    
    LCD_WR_REG(0x3a);
 8004a7c:	203a      	movs	r0, #58	@ 0x3a
 8004a7e:	f000 f8f7 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x55);
 8004a82:	2055      	movs	r0, #85	@ 0x55
 8004a84:	f000 f90e 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_REG(0x2A);
 8004a88:	202a      	movs	r0, #42	@ 0x2a
 8004a8a:	f000 f8f1 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004a8e:	2000      	movs	r0, #0
 8004a90:	f000 f908 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004a94:	2000      	movs	r0, #0
 8004a96:	f000 f905 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	f000 f902 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x77);
 8004aa0:	2077      	movs	r0, #119	@ 0x77
 8004aa2:	f000 f8ff 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x2B);
 8004aa6:	202b      	movs	r0, #43	@ 0x2b
 8004aa8:	f000 f8e2 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004aac:	2000      	movs	r0, #0
 8004aae:	f000 f8f9 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004ab2:	2000      	movs	r0, #0
 8004ab4:	f000 f8f6 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0x00);
 8004ab8:	2000      	movs	r0, #0
 8004aba:	f000 f8f3 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEF);
 8004abe:	20ef      	movs	r0, #239	@ 0xef
 8004ac0:	f000 f8f0 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x44);
 8004ac4:	2044      	movs	r0, #68	@ 0x44
 8004ac6:	f000 f8d3 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004aca:	2000      	movs	r0, #0
 8004acc:	f000 f8ea 	bl	8004ca4 <LCD_WR_DATA8>
    LCD_WR_DATA8(0xEF);
 8004ad0:	20ef      	movs	r0, #239	@ 0xef
 8004ad2:	f000 f8e7 	bl	8004ca4 <LCD_WR_DATA8>
   
    LCD_WR_REG(0x36);
 8004ad6:	2036      	movs	r0, #54	@ 0x36
 8004ad8:	f000 f8ca 	bl	8004c70 <LCD_WR_REG>
    if(USE_HORIZONTAL==0)
    {
        LCD_WR_DATA8(0x00);
 8004adc:	2000      	movs	r0, #0
 8004ade:	f000 f8e1 	bl	8004ca4 <LCD_WR_DATA8>
    }
    else if(USE_HORIZONTAL==1)
    {
        LCD_WR_DATA8(0xC0);
    }
    LCD_WR_REG(0x35);
 8004ae2:	2035      	movs	r0, #53	@ 0x35
 8004ae4:	f000 f8c4 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x00);
 8004ae8:	2000      	movs	r0, #0
 8004aea:	f000 f8db 	bl	8004ca4 <LCD_WR_DATA8>

    LCD_WR_REG(0x53);
 8004aee:	2053      	movs	r0, #83	@ 0x53
 8004af0:	f000 f8be 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_DATA8(0x20);
 8004af4:	2020      	movs	r0, #32
 8004af6:	f000 f8d5 	bl	8004ca4 <LCD_WR_DATA8>

    HAL_Delay(25);
 8004afa:	2019      	movs	r0, #25
 8004afc:	f001 fdd0 	bl	80066a0 <HAL_Delay>
    LCD_WR_REG(0x29);
 8004b00:	2029      	movs	r0, #41	@ 0x29
 8004b02:	f000 f8b5 	bl	8004c70 <LCD_WR_REG>
    LCD_WR_REG(0x39);
 8004b06:	2039      	movs	r0, #57	@ 0x39
 8004b08:	f000 f8b2 	bl	8004c70 <LCD_WR_REG>
}
 8004b0c:	bf00      	nop
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004b28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4013      	ands	r3, r2
 8004b32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b34:	68fb      	ldr	r3, [r7, #12]
}
 8004b36:	bf00      	nop
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
	...

08004b44 <LCD_GPIOInit>:
 * @brief       ˿ڳʼ
 * @param       
 * @retval      
 */
void LCD_GPIOInit(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    
    LCD_SCK_CLK_ENABLE();
 8004b4a:	2001      	movs	r0, #1
 8004b4c:	f7ff ffe0 	bl	8004b10 <LL_AHB2_GRP1_EnableClock>
    LCD_MOSI_CLK_ENABLE();
 8004b50:	2001      	movs	r0, #1
 8004b52:	f7ff ffdd 	bl	8004b10 <LL_AHB2_GRP1_EnableClock>
    LCD_RES_CLK_ENABLE();
 8004b56:	2002      	movs	r0, #2
 8004b58:	f7ff ffda 	bl	8004b10 <LL_AHB2_GRP1_EnableClock>
    LCD_DC_CLK_ENABLE();
 8004b5c:	2002      	movs	r0, #2
 8004b5e:	f7ff ffd7 	bl	8004b10 <LL_AHB2_GRP1_EnableClock>
    LCD_CS_CLK_ENABLE();
 8004b62:	2008      	movs	r0, #8
 8004b64:	f7ff ffd4 	bl	8004b10 <LL_AHB2_GRP1_EnableClock>
    
    GPIO_InitStructure.Pin=LCD_SCK_GPIO_PIN;
 8004b68:	2302      	movs	r3, #2
 8004b6a:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8004b70:	2302      	movs	r3, #2
 8004b72:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(LCD_SCK_GPIO_PORT,&GPIO_InitStructure);
 8004b74:	1d3b      	adds	r3, r7, #4
 8004b76:	4619      	mov	r1, r3
 8004b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b7c:	f003 fa64 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStructure.Pin=LCD_MOSI_GPIO_PIN;
 8004b80:	2380      	movs	r3, #128	@ 0x80
 8004b82:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8004b84:	2301      	movs	r3, #1
 8004b86:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8004b88:	2302      	movs	r3, #2
 8004b8a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(LCD_MOSI_GPIO_PORT,&GPIO_InitStructure);
 8004b8c:	1d3b      	adds	r3, r7, #4
 8004b8e:	4619      	mov	r1, r3
 8004b90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b94:	f003 fa58 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStructure.Pin=LCD_RES_GPIO_PIN;
 8004b98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b9c:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(LCD_RES_GPIO_PORT,&GPIO_InitStructure);
 8004ba6:	1d3b      	adds	r3, r7, #4
 8004ba8:	4619      	mov	r1, r3
 8004baa:	480f      	ldr	r0, [pc, #60]	@ (8004be8 <LCD_GPIOInit+0xa4>)
 8004bac:	f003 fa4c 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStructure.Pin=LCD_DC_GPIO_PIN;
 8004bb0:	2304      	movs	r3, #4
 8004bb2:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8004bb8:	2302      	movs	r3, #2
 8004bba:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(LCD_DC_GPIO_PORT,&GPIO_InitStructure);
 8004bbc:	1d3b      	adds	r3, r7, #4
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	4809      	ldr	r0, [pc, #36]	@ (8004be8 <LCD_GPIOInit+0xa4>)
 8004bc2:	f003 fa41 	bl	8008048 <HAL_GPIO_Init>
    
    GPIO_InitStructure.Pin=LCD_CS_GPIO_PIN;
 8004bc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bca:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(LCD_CS_GPIO_PORT,&GPIO_InitStructure);
 8004bd4:	1d3b      	adds	r3, r7, #4
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	4804      	ldr	r0, [pc, #16]	@ (8004bec <LCD_GPIOInit+0xa8>)
 8004bda:	f003 fa35 	bl	8008048 <HAL_GPIO_Init>
}
 8004bde:	bf00      	nop
 8004be0:	3718      	adds	r7, #24
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	48000400 	.word	0x48000400
 8004bec:	48000c00 	.word	0x48000c00

08004bf0 <LCD_WR_Bus>:
 * @brief       IOģSPIһֽ
 * @param       dat: Ҫ͵ֽ
 * @retval      
 */
void LCD_WR_Bus(uint8_t dat)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    LCD_CS_Clr();
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c00:	481a      	ldr	r0, [pc, #104]	@ (8004c6c <LCD_WR_Bus+0x7c>)
 8004c02:	f003 fc6f 	bl	80084e4 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++)
 8004c06:	2300      	movs	r3, #0
 8004c08:	73fb      	strb	r3, [r7, #15]
 8004c0a:	e022      	b.n	8004c52 <LCD_WR_Bus+0x62>
    {
        LCD_SCK_Clr();
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	2102      	movs	r1, #2
 8004c10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c14:	f003 fc66 	bl	80084e4 <HAL_GPIO_WritePin>
        if (dat & 0x80)
 8004c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	da06      	bge.n	8004c2e <LCD_WR_Bus+0x3e>
        {
            LCD_MOSI_Set();
 8004c20:	2201      	movs	r2, #1
 8004c22:	2180      	movs	r1, #128	@ 0x80
 8004c24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c28:	f003 fc5c 	bl	80084e4 <HAL_GPIO_WritePin>
 8004c2c:	e005      	b.n	8004c3a <LCD_WR_Bus+0x4a>
        }
        else
        {
            LCD_MOSI_Clr();
 8004c2e:	2200      	movs	r2, #0
 8004c30:	2180      	movs	r1, #128	@ 0x80
 8004c32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c36:	f003 fc55 	bl	80084e4 <HAL_GPIO_WritePin>
        }
        LCD_SCK_Set();
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	2102      	movs	r1, #2
 8004c3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c42:	f003 fc4f 	bl	80084e4 <HAL_GPIO_WritePin>
        dat <<= 1;
 8004c46:	79fb      	ldrb	r3, [r7, #7]
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	71fb      	strb	r3, [r7, #7]
    for (i = 0; i < 8; i++)
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	73fb      	strb	r3, [r7, #15]
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
 8004c54:	2b07      	cmp	r3, #7
 8004c56:	d9d9      	bls.n	8004c0c <LCD_WR_Bus+0x1c>
    }
    LCD_CS_Set();
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c5e:	4803      	ldr	r0, [pc, #12]	@ (8004c6c <LCD_WR_Bus+0x7c>)
 8004c60:	f003 fc40 	bl	80084e4 <HAL_GPIO_WritePin>
}
 8004c64:	bf00      	nop
 8004c66:	3710      	adds	r7, #16
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	48000c00 	.word	0x48000c00

08004c70 <LCD_WR_REG>:
 * @brief       ҺдĴ
 * @param       reg: Ҫд
 * @retval      
 */
void LCD_WR_REG(uint8_t reg)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	4603      	mov	r3, r0
 8004c78:	71fb      	strb	r3, [r7, #7]
    LCD_DC_Clr();
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	2104      	movs	r1, #4
 8004c7e:	4808      	ldr	r0, [pc, #32]	@ (8004ca0 <LCD_WR_REG+0x30>)
 8004c80:	f003 fc30 	bl	80084e4 <HAL_GPIO_WritePin>
    LCD_WR_Bus(reg);
 8004c84:	79fb      	ldrb	r3, [r7, #7]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7ff ffb2 	bl	8004bf0 <LCD_WR_Bus>
    LCD_DC_Set();
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	2104      	movs	r1, #4
 8004c90:	4803      	ldr	r0, [pc, #12]	@ (8004ca0 <LCD_WR_REG+0x30>)
 8004c92:	f003 fc27 	bl	80084e4 <HAL_GPIO_WritePin>
}
 8004c96:	bf00      	nop
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	48000400 	.word	0x48000400

08004ca4 <LCD_WR_DATA8>:
 * @brief       Һдһֽ
 * @param       dat: Ҫд
 * @retval      
 */
void LCD_WR_DATA8(uint8_t dat)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	4603      	mov	r3, r0
 8004cac:	71fb      	strb	r3, [r7, #7]
    LCD_DC_Set();
 8004cae:	2201      	movs	r2, #1
 8004cb0:	2104      	movs	r1, #4
 8004cb2:	4808      	ldr	r0, [pc, #32]	@ (8004cd4 <LCD_WR_DATA8+0x30>)
 8004cb4:	f003 fc16 	bl	80084e4 <HAL_GPIO_WritePin>
    LCD_WR_Bus(dat);
 8004cb8:	79fb      	ldrb	r3, [r7, #7]
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7ff ff98 	bl	8004bf0 <LCD_WR_Bus>
    LCD_DC_Set();
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	2104      	movs	r1, #4
 8004cc4:	4803      	ldr	r0, [pc, #12]	@ (8004cd4 <LCD_WR_DATA8+0x30>)
 8004cc6:	f003 fc0d 	bl	80084e4 <HAL_GPIO_WritePin>
}
 8004cca:	bf00      	nop
 8004ccc:	3708      	adds	r7, #8
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	48000400 	.word	0x48000400

08004cd8 <LCD_WR_DATA>:
 * @brief       Һдһ
 * @param       dat: Ҫд
 * @retval      
 */
void LCD_WR_DATA(uint16_t dat)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	4603      	mov	r3, r0
 8004ce0:	80fb      	strh	r3, [r7, #6]
    LCD_DC_Set();
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	2104      	movs	r1, #4
 8004ce6:	480c      	ldr	r0, [pc, #48]	@ (8004d18 <LCD_WR_DATA+0x40>)
 8004ce8:	f003 fbfc 	bl	80084e4 <HAL_GPIO_WritePin>
    LCD_WR_Bus(dat >> 8);
 8004cec:	88fb      	ldrh	r3, [r7, #6]
 8004cee:	0a1b      	lsrs	r3, r3, #8
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff ff7b 	bl	8004bf0 <LCD_WR_Bus>
    LCD_WR_Bus(dat & 0xFF);
 8004cfa:	88fb      	ldrh	r3, [r7, #6]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff ff76 	bl	8004bf0 <LCD_WR_Bus>
    LCD_DC_Set();
 8004d04:	2201      	movs	r2, #1
 8004d06:	2104      	movs	r1, #4
 8004d08:	4803      	ldr	r0, [pc, #12]	@ (8004d18 <LCD_WR_DATA+0x40>)
 8004d0a:	f003 fbeb 	bl	80084e4 <HAL_GPIO_WritePin>
}
 8004d0e:	bf00      	nop
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	48000400 	.word	0x48000400

08004d1c <LL_AHB2_GRP1_EnableClock>:
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004d24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d28:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004d34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004d40:	68fb      	ldr	r3, [r7, #12]
}
 8004d42:	bf00      	nop
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr

08004d4e <LL_AHB2_GRP1_DisableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
{
 8004d4e:	b480      	push	{r7}
 8004d50:	b083      	sub	sp, #12
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8004d56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	43db      	mvns	r3, r3
 8004d60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004d64:	4013      	ands	r3, r2
 8004d66:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d74:	b590      	push	{r4, r7, lr}
 8004d76:	b087      	sub	sp, #28
 8004d78:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  uint8_t sensor_data_packet[10];
  int comms_success = 0;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8004d7e:	f001 fc09 	bl	8006594 <HAL_Init>

  SystemClock_Config();
 8004d82:	f000 f90d 	bl	8004fa0 <SystemClock_Config>
  PeriphCommonClock_Config();
 8004d86:	f000 f975 	bl	8005074 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8004d8a:	f000 fb45 	bl	8005418 <MX_GPIO_Init>
  MX_I2C3_Init();
 8004d8e:	f000 fa07 	bl	80051a0 <MX_I2C3_Init>
  MX_SPI1_Init();
 8004d92:	f000 fad3 	bl	800533c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8004d96:	f000 fb0f 	bl	80053b8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8004d9a:	f000 f9a1 	bl	80050e0 <MX_ADC1_Init>
  MX_RTC_Init();
 8004d9e:	f000 fa6b 	bl	8005278 <MX_RTC_Init>
  MX_LPUART1_UART_Init();
 8004da2:	f000 fa3d 	bl	8005220 <MX_LPUART1_UART_Init>

  /* USER CODE BEGIN 2 */
  printf("\r\n\r\n--- Primary MCU: System Booted ---\r\n");
 8004da6:	486c      	ldr	r0, [pc, #432]	@ (8004f58 <main+0x1e4>)
 8004da8:	f008 f850 	bl	800ce4c <puts>

  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 8004dac:	217f      	movs	r1, #127	@ 0x7f
 8004dae:	486b      	ldr	r0, [pc, #428]	@ (8004f5c <main+0x1e8>)
 8004db0:	f002 ffd8 	bl	8007d64 <HAL_ADCEx_Calibration_Start>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <main+0x4a>
  {
      Error_Handler();
 8004dba:	f000 ff4d 	bl	8005c58 <Error_Handler>
  }
  printf("[DEBUG] ADC Calibrated.\r\n");
 8004dbe:	4868      	ldr	r0, [pc, #416]	@ (8004f60 <main+0x1ec>)
 8004dc0:	f008 f844 	bl	800ce4c <puts>

  LCD_Init();
 8004dc4:	f7fc fd6e 	bl	80018a4 <LCD_Init>
  LCD_Fill(0, 0, 120, 240, BLACK);
 8004dc8:	2300      	movs	r3, #0
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	23f0      	movs	r3, #240	@ 0xf0
 8004dce:	2278      	movs	r2, #120	@ 0x78
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	2000      	movs	r0, #0
 8004dd4:	f7fc fd2f 	bl	8001836 <LCD_Fill>
  ISM330_FallDetection_Init();
 8004dd8:	f000 fe92 	bl	8005b00 <ISM330_FallDetection_Init>

  g_app_state = STATE_ACTIVE;
 8004ddc:	4b61      	ldr	r3, [pc, #388]	@ (8004f64 <main+0x1f0>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	701a      	strb	r2, [r3, #0]
  active_mode_start_tick = HAL_GetTick();
 8004de2:	f001 fc45 	bl	8006670 <HAL_GetTick>
 8004de6:	4603      	mov	r3, r0
 8004de8:	4a5f      	ldr	r2, [pc, #380]	@ (8004f68 <main+0x1f4>)
 8004dea:	6013      	str	r3, [r2, #0]
  last_comms_tick = active_mode_start_tick;
 8004dec:	4b5e      	ldr	r3, [pc, #376]	@ (8004f68 <main+0x1f4>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a5e      	ldr	r2, [pc, #376]	@ (8004f6c <main+0x1f8>)
 8004df2:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    switch(g_app_state)
 8004df4:	4b5b      	ldr	r3, [pc, #364]	@ (8004f64 <main+0x1f0>)
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	f000 808f 	beq.w	8004f1c <main+0x1a8>
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	f300 80a5 	bgt.w	8004f4e <main+0x1da>
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d002      	beq.n	8004e0e <main+0x9a>
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d043      	beq.n	8004e94 <main+0x120>
 8004e0c:	e09f      	b.n	8004f4e <main+0x1da>
    {
        case STATE_ACTIVE:
            g_temperature_celsius = Read_Temperature();
 8004e0e:	f000 fc8b 	bl	8005728 <Read_Temperature>
 8004e12:	eef0 7a40 	vmov.f32	s15, s0
 8004e16:	4b56      	ldr	r3, [pc, #344]	@ (8004f70 <main+0x1fc>)
 8004e18:	edc3 7a00 	vstr	s15, [r3]
            Update_Display(g_temperature_celsius, comms_success);
 8004e1c:	4b54      	ldr	r3, [pc, #336]	@ (8004f70 <main+0x1fc>)
 8004e1e:	edd3 7a00 	vldr	s15, [r3]
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	eeb0 0a67 	vmov.f32	s0, s15
 8004e28:	f000 fe0a 	bl	8005a40 <Update_Display>

            if (fall_detected_flag) {
 8004e2c:	4b51      	ldr	r3, [pc, #324]	@ (8004f74 <main+0x200>)
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d006      	beq.n	8004e44 <main+0xd0>
                printf("[EVENT] Fall Detected! Preparing to communicate...\r\n");
 8004e36:	4850      	ldr	r0, [pc, #320]	@ (8004f78 <main+0x204>)
 8004e38:	f008 f808 	bl	800ce4c <puts>
                g_app_state = STATE_COMMUNICATE;
 8004e3c:	4b49      	ldr	r3, [pc, #292]	@ (8004f64 <main+0x1f0>)
 8004e3e:	2201      	movs	r2, #1
 8004e40:	701a      	strb	r2, [r3, #0]
 8004e42:	e022      	b.n	8004e8a <main+0x116>
            }
            else if (HAL_GetTick() - last_comms_tick > PERIODIC_COMMS_INTERVAL_MS) {
 8004e44:	f001 fc14 	bl	8006670 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	4b48      	ldr	r3, [pc, #288]	@ (8004f6c <main+0x1f8>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d906      	bls.n	8004e66 <main+0xf2>
                printf("[EVENT] Periodic timer expired! Preparing to communicate...\r\n");
 8004e58:	4848      	ldr	r0, [pc, #288]	@ (8004f7c <main+0x208>)
 8004e5a:	f007 fff7 	bl	800ce4c <puts>
                g_app_state = STATE_COMMUNICATE;
 8004e5e:	4b41      	ldr	r3, [pc, #260]	@ (8004f64 <main+0x1f0>)
 8004e60:	2201      	movs	r2, #1
 8004e62:	701a      	strb	r2, [r3, #0]
 8004e64:	e011      	b.n	8004e8a <main+0x116>
            }
            else if (HAL_GetTick() - active_mode_start_tick > ACTIVE_MODE_DURATION_MS) {
 8004e66:	f001 fc03 	bl	8006670 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f68 <main+0x1f4>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d907      	bls.n	8004e8a <main+0x116>
                printf("[SYSTEM] Active time (%lu ms) elapsed. Entering sleep.\r\n", ACTIVE_MODE_DURATION_MS);
 8004e7a:	f64e 2160 	movw	r1, #60000	@ 0xea60
 8004e7e:	4840      	ldr	r0, [pc, #256]	@ (8004f80 <main+0x20c>)
 8004e80:	f007 ff7c 	bl	800cd7c <iprintf>
                g_app_state = STATE_SLEEP;
 8004e84:	4b37      	ldr	r3, [pc, #220]	@ (8004f64 <main+0x1f0>)
 8004e86:	2202      	movs	r2, #2
 8004e88:	701a      	strb	r2, [r3, #0]
            }
            HAL_Delay(1000);
 8004e8a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004e8e:	f001 fc07 	bl	80066a0 <HAL_Delay>
            break;
 8004e92:	e060      	b.n	8004f56 <main+0x1e2>

        case STATE_COMMUNICATE:
            printf("\r\n[STATE] Communication Mode\r\n");
 8004e94:	483b      	ldr	r0, [pc, #236]	@ (8004f84 <main+0x210>)
 8004e96:	f007 ffd9 	bl	800ce4c <puts>
            sensor_data_packet[0] = fall_detected_flag ? 0x01 : 0x00;
 8004e9a:	4b36      	ldr	r3, [pc, #216]	@ (8004f74 <main+0x200>)
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	bf14      	ite	ne
 8004ea4:	2301      	movne	r3, #1
 8004ea6:	2300      	moveq	r3, #0
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	703b      	strb	r3, [r7, #0]
            memcpy(&sensor_data_packet[1], &g_temperature_celsius, sizeof(float));
 8004eac:	4b30      	ldr	r3, [pc, #192]	@ (8004f70 <main+0x1fc>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f8c7 3001 	str.w	r3, [r7, #1]
            printf("[COMMS] Packet created: Event=0x%02X, Temp=%.1f\r\n", sensor_data_packet[0], g_temperature_celsius);
 8004eb4:	783b      	ldrb	r3, [r7, #0]
 8004eb6:	461c      	mov	r4, r3
 8004eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8004f70 <main+0x1fc>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7fb fb1b 	bl	80004f8 <__aeabi_f2d>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	4621      	mov	r1, r4
 8004ec8:	482f      	ldr	r0, [pc, #188]	@ (8004f88 <main+0x214>)
 8004eca:	f007 ff57 	bl	800cd7c <iprintf>

            comms_success = Communicate_With_Coprocessor(sensor_data_packet, 5);
 8004ece:	463b      	mov	r3, r7
 8004ed0:	2105      	movs	r1, #5
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f000 fb14 	bl	8005500 <Communicate_With_Coprocessor>
 8004ed8:	60f8      	str	r0, [r7, #12]
            if (comms_success) {
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d003      	beq.n	8004ee8 <main+0x174>
                printf("[COMMS] ✅ Coprocessor communication sequence SUCCESSFUL.\r\n");
 8004ee0:	482a      	ldr	r0, [pc, #168]	@ (8004f8c <main+0x218>)
 8004ee2:	f007 ffb3 	bl	800ce4c <puts>
 8004ee6:	e002      	b.n	8004eee <main+0x17a>
            } else {
                printf("[COMMS] ❌ Coprocessor communication sequence FAILED.\r\n");
 8004ee8:	4829      	ldr	r0, [pc, #164]	@ (8004f90 <main+0x21c>)
 8004eea:	f007 ffaf 	bl	800ce4c <puts>
            }
            Update_Display(g_temperature_celsius, comms_success);
 8004eee:	4b20      	ldr	r3, [pc, #128]	@ (8004f70 <main+0x1fc>)
 8004ef0:	edd3 7a00 	vldr	s15, [r3]
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	eeb0 0a67 	vmov.f32	s0, s15
 8004efa:	f000 fda1 	bl	8005a40 <Update_Display>

            fall_detected_flag = 0;
 8004efe:	4b1d      	ldr	r3, [pc, #116]	@ (8004f74 <main+0x200>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	701a      	strb	r2, [r3, #0]
            last_comms_tick = HAL_GetTick();
 8004f04:	f001 fbb4 	bl	8006670 <HAL_GetTick>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	4a18      	ldr	r2, [pc, #96]	@ (8004f6c <main+0x1f8>)
 8004f0c:	6013      	str	r3, [r2, #0]
            printf("[SYSTEM] Returning to Active Mode.\r\n");
 8004f0e:	4821      	ldr	r0, [pc, #132]	@ (8004f94 <main+0x220>)
 8004f10:	f007 ff9c 	bl	800ce4c <puts>
            g_app_state = STATE_ACTIVE;
 8004f14:	4b13      	ldr	r3, [pc, #76]	@ (8004f64 <main+0x1f0>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	701a      	strb	r2, [r3, #0]
            break;
 8004f1a:	e01c      	b.n	8004f56 <main+0x1e2>

        case STATE_SLEEP:
            printf("\r\n[STATE] Sleep Mode\r\n");
 8004f1c:	481e      	ldr	r0, [pc, #120]	@ (8004f98 <main+0x224>)
 8004f1e:	f007 ff95 	bl	800ce4c <puts>
            Enter_Sleep_Mode();
 8004f22:	f000 fc9b 	bl	800585c <Enter_Sleep_Mode>

            ReInit_Peripherals_After_Wakeup();
 8004f26:	f000 fd5b 	bl	80059e0 <ReInit_Peripherals_After_Wakeup>

            printf("\r\n[SYSTEM] Wakeup complete. Returning to Active Mode.\r\n");
 8004f2a:	481c      	ldr	r0, [pc, #112]	@ (8004f9c <main+0x228>)
 8004f2c:	f007 ff8e 	bl	800ce4c <puts>
            comms_success = 0;
 8004f30:	2300      	movs	r3, #0
 8004f32:	60fb      	str	r3, [r7, #12]
            g_app_state = STATE_ACTIVE;
 8004f34:	4b0b      	ldr	r3, [pc, #44]	@ (8004f64 <main+0x1f0>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	701a      	strb	r2, [r3, #0]
            active_mode_start_tick = HAL_GetTick();
 8004f3a:	f001 fb99 	bl	8006670 <HAL_GetTick>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	4a09      	ldr	r2, [pc, #36]	@ (8004f68 <main+0x1f4>)
 8004f42:	6013      	str	r3, [r2, #0]
            last_comms_tick = active_mode_start_tick;
 8004f44:	4b08      	ldr	r3, [pc, #32]	@ (8004f68 <main+0x1f4>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a08      	ldr	r2, [pc, #32]	@ (8004f6c <main+0x1f8>)
 8004f4a:	6013      	str	r3, [r2, #0]
            break;
 8004f4c:	e003      	b.n	8004f56 <main+0x1e2>

        default:
            g_app_state = STATE_ACTIVE;
 8004f4e:	4b05      	ldr	r3, [pc, #20]	@ (8004f64 <main+0x1f0>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	701a      	strb	r2, [r3, #0]
            break;
 8004f54:	bf00      	nop
    switch(g_app_state)
 8004f56:	e74d      	b.n	8004df4 <main+0x80>
 8004f58:	0800f350 	.word	0x0800f350
 8004f5c:	200001fc 	.word	0x200001fc
 8004f60:	0800f378 	.word	0x0800f378
 8004f64:	20000465 	.word	0x20000465
 8004f68:	20000468 	.word	0x20000468
 8004f6c:	2000046c 	.word	0x2000046c
 8004f70:	20000008 	.word	0x20000008
 8004f74:	20000464 	.word	0x20000464
 8004f78:	0800f394 	.word	0x0800f394
 8004f7c:	0800f3c8 	.word	0x0800f3c8
 8004f80:	0800f408 	.word	0x0800f408
 8004f84:	0800f444 	.word	0x0800f444
 8004f88:	0800f464 	.word	0x0800f464
 8004f8c:	0800f498 	.word	0x0800f498
 8004f90:	0800f4d4 	.word	0x0800f4d4
 8004f94:	0800f50c 	.word	0x0800f50c
 8004f98:	0800f530 	.word	0x0800f530
 8004f9c:	0800f548 	.word	0x0800f548

08004fa0 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b09a      	sub	sp, #104	@ 0x68
 8004fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004fa6:	f107 0320 	add.w	r3, r7, #32
 8004faa:	2248      	movs	r2, #72	@ 0x48
 8004fac:	2100      	movs	r1, #0
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f008 f84e 	bl	800d050 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004fb4:	1d3b      	adds	r3, r7, #4
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	605a      	str	r2, [r3, #4]
 8004fbc:	609a      	str	r2, [r3, #8]
 8004fbe:	60da      	str	r2, [r3, #12]
 8004fc0:	611a      	str	r2, [r3, #16]
 8004fc2:	615a      	str	r2, [r3, #20]
 8004fc4:	619a      	str	r2, [r3, #24]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8005070 <SystemClock_Config+0xd0>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004fce:	4a28      	ldr	r2, [pc, #160]	@ (8005070 <SystemClock_Config+0xd0>)
 8004fd0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004fd4:	6013      	str	r3, [r2, #0]
 8004fd6:	4b26      	ldr	r3, [pc, #152]	@ (8005070 <SystemClock_Config+0xd0>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004fde:	603b      	str	r3, [r7, #0]
 8004fe0:	683b      	ldr	r3, [r7, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8004fe2:	232a      	movs	r3, #42	@ 0x2a
 8004fe4:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004fe6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004fec:	2305      	movs	r3, #5
 8004fee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004ff4:	2340      	movs	r3, #64	@ 0x40
 8004ff6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004ffc:	2360      	movs	r3, #96	@ 0x60
 8004ffe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005000:	2302      	movs	r3, #2
 8005002:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8005004:	2301      	movs	r3, #1
 8005006:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8005008:	2300      	movs	r3, #0
 800500a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 800500c:	2320      	movs	r3, #32
 800500e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005010:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005014:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005016:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800501a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800501c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005020:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005022:	f107 0320 	add.w	r3, r7, #32
 8005026:	4618      	mov	r0, r3
 8005028:	f004 fc9e 	bl	8009968 <HAL_RCC_OscConfig>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8005032:	f000 fe11 	bl	8005c58 <Error_Handler>
  }
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8005036:	236f      	movs	r3, #111	@ 0x6f
 8005038:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800503a:	2303      	movs	r3, #3
 800503c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800503e:	2300      	movs	r3, #0
 8005040:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005046:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005048:	2300      	movs	r3, #0
 800504a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 800504c:	2380      	movs	r3, #128	@ 0x80
 800504e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8005050:	2300      	movs	r3, #0
 8005052:	61fb      	str	r3, [r7, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8005054:	1d3b      	adds	r3, r7, #4
 8005056:	2103      	movs	r1, #3
 8005058:	4618      	mov	r0, r3
 800505a:	f004 fff9 	bl	800a050 <HAL_RCC_ClockConfig>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8005064:	f000 fdf8 	bl	8005c58 <Error_Handler>
  }
}
 8005068:	bf00      	nop
 800506a:	3768      	adds	r7, #104	@ 0x68
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}
 8005070:	58000400 	.word	0x58000400

08005074 <PeriphCommonClock_Config>:

/**
  * @brief Peripherals Common Clock Configuration
  */
void PeriphCommonClock_Config(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b094      	sub	sp, #80	@ 0x50
 8005078:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800507a:	463b      	mov	r3, r7
 800507c:	2250      	movs	r2, #80	@ 0x50
 800507e:	2100      	movs	r1, #0
 8005080:	4618      	mov	r0, r3
 8005082:	f007 ffe5 	bl	800d050 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_USART1
 8005086:	f242 430b 	movw	r3, #9227	@ 0x240b
 800508a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C3
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800508c:	2300      	movs	r3, #0
 800508e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8005090:	2300      	movs	r3, #0
 8005092:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8005094:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8005098:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800509a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800509e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80050a0:	2300      	movs	r3, #0
 80050a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80050a4:	2310      	movs	r3, #16
 80050a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  PeriphClkInitStruct.PLLSAI1.PLLN = 16;
 80050a8:	2310      	movs	r3, #16
 80050aa:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80050ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80050b0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80050b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050b6:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80050b8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80050bc:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 80050be:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80050c2:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80050c4:	463b      	mov	r3, r7
 80050c6:	4618      	mov	r0, r3
 80050c8:	f005 fbff 	bl	800a8ca <HAL_RCCEx_PeriphCLKConfig>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <PeriphCommonClock_Config+0x62>
  {
    Error_Handler();
 80050d2:	f000 fdc1 	bl	8005c58 <Error_Handler>
  }
}
 80050d6:	bf00      	nop
 80050d8:	3750      	adds	r7, #80	@ 0x50
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
	...

080050e0 <MX_ADC1_Init>:

/**
  * @brief ADC1 Initialization Function
  */
static void MX_ADC1_Init(void)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80050e6:	463b      	mov	r3, r7
 80050e8:	2200      	movs	r2, #0
 80050ea:	601a      	str	r2, [r3, #0]
 80050ec:	605a      	str	r2, [r3, #4]
 80050ee:	609a      	str	r2, [r3, #8]
 80050f0:	60da      	str	r2, [r3, #12]
 80050f2:	611a      	str	r2, [r3, #16]
 80050f4:	615a      	str	r2, [r3, #20]
  hadc1.Instance = ADC1;
 80050f6:	4b27      	ldr	r3, [pc, #156]	@ (8005194 <MX_ADC1_Init+0xb4>)
 80050f8:	4a27      	ldr	r2, [pc, #156]	@ (8005198 <MX_ADC1_Init+0xb8>)
 80050fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80050fc:	4b25      	ldr	r3, [pc, #148]	@ (8005194 <MX_ADC1_Init+0xb4>)
 80050fe:	2200      	movs	r2, #0
 8005100:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005102:	4b24      	ldr	r3, [pc, #144]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005104:	2200      	movs	r2, #0
 8005106:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005108:	4b22      	ldr	r3, [pc, #136]	@ (8005194 <MX_ADC1_Init+0xb4>)
 800510a:	2200      	movs	r2, #0
 800510c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800510e:	4b21      	ldr	r3, [pc, #132]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005110:	2200      	movs	r2, #0
 8005112:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005114:	4b1f      	ldr	r3, [pc, #124]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005116:	2204      	movs	r2, #4
 8005118:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800511a:	4b1e      	ldr	r3, [pc, #120]	@ (8005194 <MX_ADC1_Init+0xb4>)
 800511c:	2200      	movs	r2, #0
 800511e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005120:	4b1c      	ldr	r3, [pc, #112]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005122:	2200      	movs	r2, #0
 8005124:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8005126:	4b1b      	ldr	r3, [pc, #108]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005128:	2201      	movs	r2, #1
 800512a:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800512c:	4b19      	ldr	r3, [pc, #100]	@ (8005194 <MX_ADC1_Init+0xb4>)
 800512e:	2200      	movs	r2, #0
 8005130:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005132:	4b18      	ldr	r3, [pc, #96]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005134:	2200      	movs	r2, #0
 8005136:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8005138:	4b16      	ldr	r3, [pc, #88]	@ (8005194 <MX_ADC1_Init+0xb4>)
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005140:	4b14      	ldr	r3, [pc, #80]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005142:	2200      	movs	r2, #0
 8005144:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8005146:	4b13      	ldr	r3, [pc, #76]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800514e:	4811      	ldr	r0, [pc, #68]	@ (8005194 <MX_ADC1_Init+0xb4>)
 8005150:	f001 fce0 	bl	8006b14 <HAL_ADC_Init>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 800515a:	f000 fd7d 	bl	8005c58 <Error_Handler>
  }
  sConfig.Channel = ADC_CHANNEL_2;
 800515e:	4b0f      	ldr	r3, [pc, #60]	@ (800519c <MX_ADC1_Init+0xbc>)
 8005160:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005162:	2306      	movs	r3, #6
 8005164:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005166:	2300      	movs	r3, #0
 8005168:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800516a:	237f      	movs	r3, #127	@ 0x7f
 800516c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800516e:	2304      	movs	r3, #4
 8005170:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8005172:	2300      	movs	r3, #0
 8005174:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005176:	463b      	mov	r3, r7
 8005178:	4619      	mov	r1, r3
 800517a:	4806      	ldr	r0, [pc, #24]	@ (8005194 <MX_ADC1_Init+0xb4>)
 800517c:	f002 f86a 	bl	8007254 <HAL_ADC_ConfigChannel>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d001      	beq.n	800518a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8005186:	f000 fd67 	bl	8005c58 <Error_Handler>
  }
}
 800518a:	bf00      	nop
 800518c:	3718      	adds	r7, #24
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	200001fc 	.word	0x200001fc
 8005198:	50040000 	.word	0x50040000
 800519c:	08600004 	.word	0x08600004

080051a0 <MX_I2C3_Init>:

/**
  * @brief I2C3 Initialization Function
  */
static void MX_I2C3_Init(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  hi2c3.Instance = I2C3;
 80051a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005218 <MX_I2C3_Init+0x78>)
 80051a8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00702991;
 80051aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051ac:	4a1b      	ldr	r2, [pc, #108]	@ (800521c <MX_I2C3_Init+0x7c>)
 80051ae:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80051b0:	4b18      	ldr	r3, [pc, #96]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80051b6:	4b17      	ldr	r3, [pc, #92]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051b8:	2201      	movs	r2, #1
 80051ba:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80051bc:	4b15      	ldr	r3, [pc, #84]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051be:	2200      	movs	r2, #0
 80051c0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80051c2:	4b14      	ldr	r3, [pc, #80]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80051c8:	4b12      	ldr	r3, [pc, #72]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80051ce:	4b11      	ldr	r3, [pc, #68]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80051d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051d6:	2200      	movs	r2, #0
 80051d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80051da:	480e      	ldr	r0, [pc, #56]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051dc:	f003 f9b2 	bl	8008544 <HAL_I2C_Init>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80051e6:	f000 fd37 	bl	8005c58 <Error_Handler>
  }
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80051ea:	2100      	movs	r1, #0
 80051ec:	4809      	ldr	r0, [pc, #36]	@ (8005214 <MX_I2C3_Init+0x74>)
 80051ee:	f003 ff63 	bl	80090b8 <HAL_I2CEx_ConfigAnalogFilter>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80051f8:	f000 fd2e 	bl	8005c58 <Error_Handler>
  }
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80051fc:	2100      	movs	r1, #0
 80051fe:	4805      	ldr	r0, [pc, #20]	@ (8005214 <MX_I2C3_Init+0x74>)
 8005200:	f003 ffa5 	bl	800914e <HAL_I2CEx_ConfigDigitalFilter>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800520a:	f000 fd25 	bl	8005c58 <Error_Handler>
  }
}
 800520e:	bf00      	nop
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	20000260 	.word	0x20000260
 8005218:	40005c00 	.word	0x40005c00
 800521c:	00702991 	.word	0x00702991

08005220 <MX_LPUART1_UART_Init>:

/**
  * @brief LPUART1 Initialization Function
  */
static void MX_LPUART1_UART_Init(void)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
  hlpuart1.Instance = LPUART1;
 8005224:	4b12      	ldr	r3, [pc, #72]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 8005226:	4a13      	ldr	r2, [pc, #76]	@ (8005274 <MX_LPUART1_UART_Init+0x54>)
 8005228:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800522a:	4b11      	ldr	r3, [pc, #68]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 800522c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005230:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005232:	4b0f      	ldr	r3, [pc, #60]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 8005234:	2200      	movs	r2, #0
 8005236:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005238:	4b0d      	ldr	r3, [pc, #52]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 800523a:	2200      	movs	r2, #0
 800523c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800523e:	4b0c      	ldr	r3, [pc, #48]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 8005240:	2200      	movs	r2, #0
 8005242:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005244:	4b0a      	ldr	r3, [pc, #40]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 8005246:	220c      	movs	r2, #12
 8005248:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800524a:	4b09      	ldr	r3, [pc, #36]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 800524c:	2200      	movs	r2, #0
 800524e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005250:	4b07      	ldr	r3, [pc, #28]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 8005252:	2200      	movs	r2, #0
 8005254:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005256:	4b06      	ldr	r3, [pc, #24]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 8005258:	2200      	movs	r2, #0
 800525a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800525c:	4804      	ldr	r0, [pc, #16]	@ (8005270 <MX_LPUART1_UART_Init+0x50>)
 800525e:	f006 fa4a 	bl	800b6f6 <HAL_UART_Init>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d001      	beq.n	800526c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8005268:	f000 fcf6 	bl	8005c58 <Error_Handler>
  }
}
 800526c:	bf00      	nop
 800526e:	bd80      	pop	{r7, pc}
 8005270:	200002b4 	.word	0x200002b4
 8005274:	40008000 	.word	0x40008000

08005278 <MX_RTC_Init>:

/**
  * @brief RTC Initialization Function
  */
static void MX_RTC_Init(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b086      	sub	sp, #24
 800527c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 800527e:	1d3b      	adds	r3, r7, #4
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	605a      	str	r2, [r3, #4]
 8005286:	609a      	str	r2, [r3, #8]
 8005288:	60da      	str	r2, [r3, #12]
 800528a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800528c:	2300      	movs	r3, #0
 800528e:	603b      	str	r3, [r7, #0]
  hrtc.Instance = RTC;
 8005290:	4b28      	ldr	r3, [pc, #160]	@ (8005334 <MX_RTC_Init+0xbc>)
 8005292:	4a29      	ldr	r2, [pc, #164]	@ (8005338 <MX_RTC_Init+0xc0>)
 8005294:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005296:	4b27      	ldr	r3, [pc, #156]	@ (8005334 <MX_RTC_Init+0xbc>)
 8005298:	2200      	movs	r2, #0
 800529a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800529c:	4b25      	ldr	r3, [pc, #148]	@ (8005334 <MX_RTC_Init+0xbc>)
 800529e:	227f      	movs	r2, #127	@ 0x7f
 80052a0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80052a2:	4b24      	ldr	r3, [pc, #144]	@ (8005334 <MX_RTC_Init+0xbc>)
 80052a4:	22ff      	movs	r2, #255	@ 0xff
 80052a6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80052a8:	4b22      	ldr	r3, [pc, #136]	@ (8005334 <MX_RTC_Init+0xbc>)
 80052aa:	2200      	movs	r2, #0
 80052ac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80052ae:	4b21      	ldr	r3, [pc, #132]	@ (8005334 <MX_RTC_Init+0xbc>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80052b4:	4b1f      	ldr	r3, [pc, #124]	@ (8005334 <MX_RTC_Init+0xbc>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80052ba:	4b1e      	ldr	r3, [pc, #120]	@ (8005334 <MX_RTC_Init+0xbc>)
 80052bc:	2200      	movs	r2, #0
 80052be:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80052c0:	481c      	ldr	r0, [pc, #112]	@ (8005334 <MX_RTC_Init+0xbc>)
 80052c2:	f005 fd89 	bl	800add8 <HAL_RTC_Init>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80052cc:	f000 fcc4 	bl	8005c58 <Error_Handler>
  }
  sTime.Hours = 0x0;
 80052d0:	2300      	movs	r3, #0
 80052d2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80052d4:	2300      	movs	r3, #0
 80052d6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80052d8:	2300      	movs	r3, #0
 80052da:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 80052dc:	2300      	movs	r3, #0
 80052de:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80052e0:	2300      	movs	r3, #0
 80052e2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80052e4:	2300      	movs	r3, #0
 80052e6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80052e8:	1d3b      	adds	r3, r7, #4
 80052ea:	2201      	movs	r2, #1
 80052ec:	4619      	mov	r1, r3
 80052ee:	4811      	ldr	r0, [pc, #68]	@ (8005334 <MX_RTC_Init+0xbc>)
 80052f0:	f005 fdfa 	bl	800aee8 <HAL_RTC_SetTime>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <MX_RTC_Init+0x86>
  {
    Error_Handler();
 80052fa:	f000 fcad 	bl	8005c58 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80052fe:	2301      	movs	r3, #1
 8005300:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8005302:	2301      	movs	r3, #1
 8005304:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8005306:	2301      	movs	r3, #1
 8005308:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800530a:	2300      	movs	r3, #0
 800530c:	70fb      	strb	r3, [r7, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800530e:	463b      	mov	r3, r7
 8005310:	2201      	movs	r2, #1
 8005312:	4619      	mov	r1, r3
 8005314:	4807      	ldr	r0, [pc, #28]	@ (8005334 <MX_RTC_Init+0xbc>)
 8005316:	f005 fe86 	bl	800b026 <HAL_RTC_SetDate>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <MX_RTC_Init+0xac>
  {
    Error_Handler();
 8005320:	f000 fc9a 	bl	8005c58 <Error_Handler>
  }
  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8005324:	4803      	ldr	r0, [pc, #12]	@ (8005334 <MX_RTC_Init+0xbc>)
 8005326:	f006 f875 	bl	800b414 <HAL_RTCEx_DeactivateWakeUpTimer>
}
 800532a:	bf00      	nop
 800532c:	3718      	adds	r7, #24
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	200003dc 	.word	0x200003dc
 8005338:	40002800 	.word	0x40002800

0800533c <MX_SPI1_Init>:

/**
  * @brief SPI1 Initialization Function
  */
static void MX_SPI1_Init(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8005340:	4b1b      	ldr	r3, [pc, #108]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005342:	4a1c      	ldr	r2, [pc, #112]	@ (80053b4 <MX_SPI1_Init+0x78>)
 8005344:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005346:	4b1a      	ldr	r3, [pc, #104]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005348:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800534c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800534e:	4b18      	ldr	r3, [pc, #96]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005350:	2200      	movs	r2, #0
 8005352:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005354:	4b16      	ldr	r3, [pc, #88]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005356:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800535a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800535c:	4b14      	ldr	r3, [pc, #80]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800535e:	2200      	movs	r2, #0
 8005360:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005362:	4b13      	ldr	r3, [pc, #76]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005364:	2200      	movs	r2, #0
 8005366:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005368:	4b11      	ldr	r3, [pc, #68]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800536a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800536e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005370:	4b0f      	ldr	r3, [pc, #60]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005372:	2210      	movs	r2, #16
 8005374:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005376:	4b0e      	ldr	r3, [pc, #56]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005378:	2200      	movs	r2, #0
 800537a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800537c:	4b0c      	ldr	r3, [pc, #48]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800537e:	2200      	movs	r2, #0
 8005380:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005382:	4b0b      	ldr	r3, [pc, #44]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005384:	2200      	movs	r2, #0
 8005386:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005388:	4b09      	ldr	r3, [pc, #36]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800538a:	2207      	movs	r2, #7
 800538c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800538e:	4b08      	ldr	r3, [pc, #32]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005390:	2200      	movs	r2, #0
 8005392:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005394:	4b06      	ldr	r3, [pc, #24]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005396:	2200      	movs	r2, #0
 8005398:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800539a:	4805      	ldr	r0, [pc, #20]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800539c:	f006 f8c0 	bl	800b520 <HAL_SPI_Init>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d001      	beq.n	80053aa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80053a6:	f000 fc57 	bl	8005c58 <Error_Handler>
  }
}
 80053aa:	bf00      	nop
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20000400 	.word	0x20000400
 80053b4:	40013000 	.word	0x40013000

080053b8 <MX_USART1_UART_Init>:

/**
  * @brief USART1 Initialization Function
  */
static void MX_USART1_UART_Init(void)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 80053bc:	4b14      	ldr	r3, [pc, #80]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053be:	4a15      	ldr	r2, [pc, #84]	@ (8005414 <MX_USART1_UART_Init+0x5c>)
 80053c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80053c2:	4b13      	ldr	r3, [pc, #76]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80053c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80053ca:	4b11      	ldr	r3, [pc, #68]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80053d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80053d6:	4b0e      	ldr	r3, [pc, #56]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053d8:	2200      	movs	r2, #0
 80053da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80053dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053de:	220c      	movs	r2, #12
 80053e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80053e8:	4b09      	ldr	r3, [pc, #36]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80053ee:	4b08      	ldr	r3, [pc, #32]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80053f4:	4b06      	ldr	r3, [pc, #24]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80053fa:	4805      	ldr	r0, [pc, #20]	@ (8005410 <MX_USART1_UART_Init+0x58>)
 80053fc:	f006 f97b 	bl	800b6f6 <HAL_UART_Init>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005406:	f000 fc27 	bl	8005c58 <Error_Handler>
  }
}
 800540a:	bf00      	nop
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000348 	.word	0x20000348
 8005414:	40013800 	.word	0x40013800

08005418 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800541e:	1d3b      	adds	r3, r7, #4
 8005420:	2200      	movs	r2, #0
 8005422:	601a      	str	r2, [r3, #0]
 8005424:	605a      	str	r2, [r3, #4]
 8005426:	609a      	str	r2, [r3, #8]
 8005428:	60da      	str	r2, [r3, #12]
 800542a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800542c:	2004      	movs	r0, #4
 800542e:	f7ff fc75 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005432:	2001      	movs	r0, #1
 8005434:	f7ff fc72 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005438:	2002      	movs	r0, #2
 800543a:	f7ff fc6f 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800543e:	2008      	movs	r0, #8
 8005440:	f7ff fc6c 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005444:	2080      	movs	r0, #128	@ 0x80
 8005446:	f7ff fc69 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>

  HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin, GPIO_PIN_SET);
 800544a:	2201      	movs	r2, #1
 800544c:	2101      	movs	r1, #1
 800544e:	481e      	ldr	r0, [pc, #120]	@ (80054c8 <MX_GPIO_Init+0xb0>)
 8005450:	f003 f848 	bl	80084e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8005454:	2200      	movs	r2, #0
 8005456:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800545a:	481c      	ldr	r0, [pc, #112]	@ (80054cc <MX_GPIO_Init+0xb4>)
 800545c:	f003 f842 	bl	80084e4 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 8005460:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005464:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005466:	2301      	movs	r3, #1
 8005468:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546a:	2300      	movs	r3, #0
 800546c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800546e:	2300      	movs	r3, #0
 8005470:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005472:	1d3b      	adds	r3, r7, #4
 8005474:	4619      	mov	r1, r3
 8005476:	4815      	ldr	r0, [pc, #84]	@ (80054cc <MX_GPIO_Init+0xb4>)
 8005478:	f002 fde6 	bl	8008048 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = CS_DISP_Pin;
 800547c:	2301      	movs	r3, #1
 800547e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005480:	2301      	movs	r3, #1
 8005482:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005484:	2300      	movs	r3, #0
 8005486:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005488:	2302      	movs	r3, #2
 800548a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(CS_DISP_GPIO_Port, &GPIO_InitStruct);
 800548c:	1d3b      	adds	r3, r7, #4
 800548e:	4619      	mov	r1, r3
 8005490:	480d      	ldr	r0, [pc, #52]	@ (80054c8 <MX_GPIO_Init+0xb0>)
 8005492:	f002 fdd9 	bl	8008048 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = INT1_Pin;
 8005496:	2304      	movs	r3, #4
 8005498:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800549a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800549e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054a0:	2300      	movs	r3, #0
 80054a2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054a4:	1d3b      	adds	r3, r7, #4
 80054a6:	4619      	mov	r1, r3
 80054a8:	4809      	ldr	r0, [pc, #36]	@ (80054d0 <MX_GPIO_Init+0xb8>)
 80054aa:	f002 fdcd 	bl	8008048 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80054ae:	2200      	movs	r2, #0
 80054b0:	2100      	movs	r1, #0
 80054b2:	2008      	movs	r0, #8
 80054b4:	f002 fd93 	bl	8007fde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80054b8:	2008      	movs	r0, #8
 80054ba:	f002 fdaa 	bl	8008012 <HAL_NVIC_EnableIRQ>
}
 80054be:	bf00      	nop
 80054c0:	3718      	adds	r7, #24
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	48001c00 	.word	0x48001c00
 80054cc:	48000800 	.word	0x48000800
 80054d0:	48000c00 	.word	0x48000c00

080054d4 <_write>:

/* USER CODE BEGIN 4 */
#ifdef __GNUC__
int _write(int file, char *ptr, int len)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  (void)file;
  HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	f04f 33ff 	mov.w	r3, #4294967295
 80054e8:	68b9      	ldr	r1, [r7, #8]
 80054ea:	4804      	ldr	r0, [pc, #16]	@ (80054fc <_write+0x28>)
 80054ec:	f006 f992 	bl	800b814 <HAL_UART_Transmit>
  return len;
 80054f0:	687b      	ldr	r3, [r7, #4]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	bf00      	nop
 80054fc:	20000348 	.word	0x20000348

08005500 <Communicate_With_Coprocessor>:
#endif

int Communicate_With_Coprocessor(uint8_t* data, uint8_t len)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b094      	sub	sp, #80	@ 0x50
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	460b      	mov	r3, r1
 800550a:	70fb      	strb	r3, [r7, #3]
    uint8_t rx_buffer[32] = {0};
 800550c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005510:	2220      	movs	r2, #32
 8005512:	2100      	movs	r1, #0
 8005514:	4618      	mov	r0, r3
 8005516:	f007 fd9b 	bl	800d050 <memset>
    uint8_t packet_buffer[32];
    HAL_StatusTypeDef status;
    const uint8_t wakeup_cmd = WAKEUP_CMD;
 800551a:	23aa      	movs	r3, #170	@ 0xaa
 800551c:	72fb      	strb	r3, [r7, #11]

    printf("\r\n--- Starting Coprocessor Handshake ---\r\n");
 800551e:	486f      	ldr	r0, [pc, #444]	@ (80056dc <Communicate_With_Coprocessor+0x1dc>)
 8005520:	f007 fc94 	bl	800ce4c <puts>

    // Step 1: Send the wakeup command
    printf("[STEP 1] Sending Wakeup Command (0x%02X)...\r\n", wakeup_cmd);
 8005524:	7afb      	ldrb	r3, [r7, #11]
 8005526:	4619      	mov	r1, r3
 8005528:	486d      	ldr	r0, [pc, #436]	@ (80056e0 <Communicate_With_Coprocessor+0x1e0>)
 800552a:	f007 fc27 	bl	800cd7c <iprintf>
    HAL_UART_Transmit(&hlpuart1, &wakeup_cmd, 1, 200);
 800552e:	f107 010b 	add.w	r1, r7, #11
 8005532:	23c8      	movs	r3, #200	@ 0xc8
 8005534:	2201      	movs	r2, #1
 8005536:	486b      	ldr	r0, [pc, #428]	@ (80056e4 <Communicate_With_Coprocessor+0x1e4>)
 8005538:	f006 f96c 	bl	800b814 <HAL_UART_Transmit>

    // Step 2: Wait for the "ready" acknowledgement
    printf("[STEP 2] Waiting for '%s' from coprocessor...\r\n", ACK_READY);
 800553c:	496a      	ldr	r1, [pc, #424]	@ (80056e8 <Communicate_With_Coprocessor+0x1e8>)
 800553e:	486b      	ldr	r0, [pc, #428]	@ (80056ec <Communicate_With_Coprocessor+0x1ec>)
 8005540:	f007 fc1c 	bl	800cd7c <iprintf>
    status = HAL_UART_Receive(&hlpuart1, rx_buffer, strlen(ACK_READY), COPRO_TIMEOUT_MS);
 8005544:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8005548:	f241 3388 	movw	r3, #5000	@ 0x1388
 800554c:	2209      	movs	r2, #9
 800554e:	4865      	ldr	r0, [pc, #404]	@ (80056e4 <Communicate_With_Coprocessor+0x1e4>)
 8005550:	f006 f9ee 	bl	800b930 <HAL_UART_Receive>
 8005554:	4603      	mov	r3, r0
 8005556:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (status != HAL_OK) {
 800555a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800555e:	2b00      	cmp	r3, #0
 8005560:	d007      	beq.n	8005572 <Communicate_With_Coprocessor+0x72>
        printf("   [FAIL] Timeout waiting for ready signal. Status: %d\r\n", status);
 8005562:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005566:	4619      	mov	r1, r3
 8005568:	4861      	ldr	r0, [pc, #388]	@ (80056f0 <Communicate_With_Coprocessor+0x1f0>)
 800556a:	f007 fc07 	bl	800cd7c <iprintf>
        return 0;
 800556e:	2300      	movs	r3, #0
 8005570:	e0b0      	b.n	80056d4 <Communicate_With_Coprocessor+0x1d4>
    }
    if (strncmp((char*)rx_buffer, ACK_READY, strlen(ACK_READY)) != 0) {
 8005572:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005576:	2209      	movs	r2, #9
 8005578:	495b      	ldr	r1, [pc, #364]	@ (80056e8 <Communicate_With_Coprocessor+0x1e8>)
 800557a:	4618      	mov	r0, r3
 800557c:	f007 fd70 	bl	800d060 <strncmp>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d008      	beq.n	8005598 <Communicate_With_Coprocessor+0x98>
        printf("   [FAIL] Invalid response received. Expected '%s', got '%.*s'.\r\n", ACK_READY, (int)strlen(ACK_READY), rx_buffer);
 8005586:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800558a:	2209      	movs	r2, #9
 800558c:	4956      	ldr	r1, [pc, #344]	@ (80056e8 <Communicate_With_Coprocessor+0x1e8>)
 800558e:	4859      	ldr	r0, [pc, #356]	@ (80056f4 <Communicate_With_Coprocessor+0x1f4>)
 8005590:	f007 fbf4 	bl	800cd7c <iprintf>
        return 0;
 8005594:	2300      	movs	r3, #0
 8005596:	e09d      	b.n	80056d4 <Communicate_With_Coprocessor+0x1d4>
    }
    printf("   [OK] Coprocessor is ready. Received '%s'.\r\n", ACK_READY);
 8005598:	4953      	ldr	r1, [pc, #332]	@ (80056e8 <Communicate_With_Coprocessor+0x1e8>)
 800559a:	4857      	ldr	r0, [pc, #348]	@ (80056f8 <Communicate_With_Coprocessor+0x1f8>)
 800559c:	f007 fbee 	bl	800cd7c <iprintf>

    // Step 3: Construct and send the entire data packet in one go
    uint8_t packet_len = len + 3; // Start + Len Byte + Payload + End
 80055a0:	78fb      	ldrb	r3, [r7, #3]
 80055a2:	3303      	adds	r3, #3
 80055a4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
    packet_buffer[0] = PACKET_START_BYTE;
 80055a8:	237e      	movs	r3, #126	@ 0x7e
 80055aa:	733b      	strb	r3, [r7, #12]
    packet_buffer[1] = len;
 80055ac:	78fb      	ldrb	r3, [r7, #3]
 80055ae:	737b      	strb	r3, [r7, #13]
    memcpy(&packet_buffer[2], data, len);
 80055b0:	78fa      	ldrb	r2, [r7, #3]
 80055b2:	f107 030c 	add.w	r3, r7, #12
 80055b6:	3302      	adds	r3, #2
 80055b8:	6879      	ldr	r1, [r7, #4]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f007 fdd9 	bl	800d172 <memcpy>
    packet_buffer[2 + len] = PACKET_END_BYTE;
 80055c0:	78fb      	ldrb	r3, [r7, #3]
 80055c2:	3302      	adds	r3, #2
 80055c4:	3350      	adds	r3, #80	@ 0x50
 80055c6:	443b      	add	r3, r7
 80055c8:	227f      	movs	r2, #127	@ 0x7f
 80055ca:	f803 2c44 	strb.w	r2, [r3, #-68]

    printf("[STEP 3] Sending data packet (%d total bytes)...\r\n", packet_len);
 80055ce:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80055d2:	4619      	mov	r1, r3
 80055d4:	4849      	ldr	r0, [pc, #292]	@ (80056fc <Communicate_With_Coprocessor+0x1fc>)
 80055d6:	f007 fbd1 	bl	800cd7c <iprintf>
    HAL_UART_Transmit(&hlpuart1, packet_buffer, packet_len, 500);
 80055da:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80055de:	b29a      	uxth	r2, r3
 80055e0:	f107 010c 	add.w	r1, r7, #12
 80055e4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80055e8:	483e      	ldr	r0, [pc, #248]	@ (80056e4 <Communicate_With_Coprocessor+0x1e4>)
 80055ea:	f006 f913 	bl	800b814 <HAL_UART_Transmit>

    // Step 4: Wait for packet acknowledgement
    memset(rx_buffer, 0, sizeof(rx_buffer));
 80055ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80055f2:	2220      	movs	r2, #32
 80055f4:	2100      	movs	r1, #0
 80055f6:	4618      	mov	r0, r3
 80055f8:	f007 fd2a 	bl	800d050 <memset>
    printf("[STEP 4] Waiting for '%s' confirmation...\r\n", ACK_PACKET_OK);
 80055fc:	4940      	ldr	r1, [pc, #256]	@ (8005700 <Communicate_With_Coprocessor+0x200>)
 80055fe:	4841      	ldr	r0, [pc, #260]	@ (8005704 <Communicate_With_Coprocessor+0x204>)
 8005600:	f007 fbbc 	bl	800cd7c <iprintf>
    status = HAL_UART_Receive(&hlpuart1, rx_buffer, strlen(ACK_PACKET_OK), COPRO_TIMEOUT_MS);
 8005604:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8005608:	f241 3388 	movw	r3, #5000	@ 0x1388
 800560c:	220d      	movs	r2, #13
 800560e:	4835      	ldr	r0, [pc, #212]	@ (80056e4 <Communicate_With_Coprocessor+0x1e4>)
 8005610:	f006 f98e 	bl	800b930 <HAL_UART_Receive>
 8005614:	4603      	mov	r3, r0
 8005616:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (status != HAL_OK) {
 800561a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800561e:	2b00      	cmp	r3, #0
 8005620:	d007      	beq.n	8005632 <Communicate_With_Coprocessor+0x132>
        printf("   [FAIL] Timeout waiting for packet ACK. Status: %d\r\n", status);
 8005622:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005626:	4619      	mov	r1, r3
 8005628:	4837      	ldr	r0, [pc, #220]	@ (8005708 <Communicate_With_Coprocessor+0x208>)
 800562a:	f007 fba7 	bl	800cd7c <iprintf>
        return 0;
 800562e:	2300      	movs	r3, #0
 8005630:	e050      	b.n	80056d4 <Communicate_With_Coprocessor+0x1d4>
    }
     if (strncmp((char*)rx_buffer, ACK_PACKET_OK, strlen(ACK_PACKET_OK)) != 0) {
 8005632:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005636:	220d      	movs	r2, #13
 8005638:	4931      	ldr	r1, [pc, #196]	@ (8005700 <Communicate_With_Coprocessor+0x200>)
 800563a:	4618      	mov	r0, r3
 800563c:	f007 fd10 	bl	800d060 <strncmp>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d008      	beq.n	8005658 <Communicate_With_Coprocessor+0x158>
        printf("   [FAIL] Invalid response. Expected '%s', got '%.*s'.\r\n", ACK_PACKET_OK, (int)strlen(ACK_PACKET_OK), rx_buffer);
 8005646:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800564a:	220d      	movs	r2, #13
 800564c:	492c      	ldr	r1, [pc, #176]	@ (8005700 <Communicate_With_Coprocessor+0x200>)
 800564e:	482f      	ldr	r0, [pc, #188]	@ (800570c <Communicate_With_Coprocessor+0x20c>)
 8005650:	f007 fb94 	bl	800cd7c <iprintf>
        return 0;
 8005654:	2300      	movs	r3, #0
 8005656:	e03d      	b.n	80056d4 <Communicate_With_Coprocessor+0x1d4>
    }
    printf("   [OK] Received '%s'.\r\n", ACK_PACKET_OK);
 8005658:	4929      	ldr	r1, [pc, #164]	@ (8005700 <Communicate_With_Coprocessor+0x200>)
 800565a:	482d      	ldr	r0, [pc, #180]	@ (8005710 <Communicate_With_Coprocessor+0x210>)
 800565c:	f007 fb8e 	bl	800cd7c <iprintf>

    // Step 5: Wait for final HTTP acknowledgement
    memset(rx_buffer, 0, sizeof(rx_buffer));
 8005660:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005664:	2220      	movs	r2, #32
 8005666:	2100      	movs	r1, #0
 8005668:	4618      	mov	r0, r3
 800566a:	f007 fcf1 	bl	800d050 <memset>
    printf("[STEP 5] Waiting for final HTTP confirmation '%s'...\r\n", ACK_HTTP_OK);
 800566e:	4929      	ldr	r1, [pc, #164]	@ (8005714 <Communicate_With_Coprocessor+0x214>)
 8005670:	4829      	ldr	r0, [pc, #164]	@ (8005718 <Communicate_With_Coprocessor+0x218>)
 8005672:	f007 fb83 	bl	800cd7c <iprintf>
    status = HAL_UART_Receive(&hlpuart1, rx_buffer, strlen(ACK_HTTP_OK), COPRO_TIMEOUT_MS * 3);
 8005676:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800567a:	f643 2398 	movw	r3, #15000	@ 0x3a98
 800567e:	220b      	movs	r2, #11
 8005680:	4818      	ldr	r0, [pc, #96]	@ (80056e4 <Communicate_With_Coprocessor+0x1e4>)
 8005682:	f006 f955 	bl	800b930 <HAL_UART_Receive>
 8005686:	4603      	mov	r3, r0
 8005688:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (status != HAL_OK) {
 800568c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005690:	2b00      	cmp	r3, #0
 8005692:	d007      	beq.n	80056a4 <Communicate_With_Coprocessor+0x1a4>
        printf("   [FAIL] Timeout waiting for HTTP ACK. Status: %d\r\n", status);
 8005694:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005698:	4619      	mov	r1, r3
 800569a:	4820      	ldr	r0, [pc, #128]	@ (800571c <Communicate_With_Coprocessor+0x21c>)
 800569c:	f007 fb6e 	bl	800cd7c <iprintf>
        return 0;
 80056a0:	2300      	movs	r3, #0
 80056a2:	e017      	b.n	80056d4 <Communicate_With_Coprocessor+0x1d4>
    }
    if (strncmp((char*)rx_buffer, ACK_HTTP_OK, strlen(ACK_HTTP_OK)) != 0) {
 80056a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80056a8:	220b      	movs	r2, #11
 80056aa:	491a      	ldr	r1, [pc, #104]	@ (8005714 <Communicate_With_Coprocessor+0x214>)
 80056ac:	4618      	mov	r0, r3
 80056ae:	f007 fcd7 	bl	800d060 <strncmp>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d008      	beq.n	80056ca <Communicate_With_Coprocessor+0x1ca>
        printf("   [FAIL] Invalid final response. Expected '%s', got '%.*s'.\n", ACK_HTTP_OK, (int)strlen(ACK_HTTP_OK), rx_buffer);
 80056b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80056bc:	220b      	movs	r2, #11
 80056be:	4915      	ldr	r1, [pc, #84]	@ (8005714 <Communicate_With_Coprocessor+0x214>)
 80056c0:	4817      	ldr	r0, [pc, #92]	@ (8005720 <Communicate_With_Coprocessor+0x220>)
 80056c2:	f007 fb5b 	bl	800cd7c <iprintf>
        return 0;
 80056c6:	2300      	movs	r3, #0
 80056c8:	e004      	b.n	80056d4 <Communicate_With_Coprocessor+0x1d4>
    }
    printf("   [OK] Received '%s'. Handshake complete.\r\n", ACK_HTTP_OK);
 80056ca:	4912      	ldr	r1, [pc, #72]	@ (8005714 <Communicate_With_Coprocessor+0x214>)
 80056cc:	4815      	ldr	r0, [pc, #84]	@ (8005724 <Communicate_With_Coprocessor+0x224>)
 80056ce:	f007 fb55 	bl	800cd7c <iprintf>
    return 1;
 80056d2:	2301      	movs	r3, #1
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3750      	adds	r7, #80	@ 0x50
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	0800f580 	.word	0x0800f580
 80056e0:	0800f5ac 	.word	0x0800f5ac
 80056e4:	200002b4 	.word	0x200002b4
 80056e8:	0800f5dc 	.word	0x0800f5dc
 80056ec:	0800f5e8 	.word	0x0800f5e8
 80056f0:	0800f618 	.word	0x0800f618
 80056f4:	0800f654 	.word	0x0800f654
 80056f8:	0800f698 	.word	0x0800f698
 80056fc:	0800f6c8 	.word	0x0800f6c8
 8005700:	0800f6fc 	.word	0x0800f6fc
 8005704:	0800f70c 	.word	0x0800f70c
 8005708:	0800f738 	.word	0x0800f738
 800570c:	0800f770 	.word	0x0800f770
 8005710:	0800f7ac 	.word	0x0800f7ac
 8005714:	0800f7c8 	.word	0x0800f7c8
 8005718:	0800f7d4 	.word	0x0800f7d4
 800571c:	0800f80c 	.word	0x0800f80c
 8005720:	0800f844 	.word	0x0800f844
 8005724:	0800f884 	.word	0x0800f884

08005728 <Read_Temperature>:

float Read_Temperature(void)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b086      	sub	sp, #24
 800572c:	af02      	add	r7, sp, #8
    float temp_c = -99.0f;
 800572e:	4b3f      	ldr	r3, [pc, #252]	@ (800582c <Read_Temperature+0x104>)
 8005730:	60fb      	str	r3, [r7, #12]
    uint32_t adc_value = 0;
 8005732:	2300      	movs	r3, #0
 8005734:	60bb      	str	r3, [r7, #8]
    printf("[SENSOR] Reading temperature...\r\n");
 8005736:	483e      	ldr	r0, [pc, #248]	@ (8005830 <Read_Temperature+0x108>)
 8005738:	f007 fb88 	bl	800ce4c <puts>
    HAL_ADC_Start(&hadc1);
 800573c:	483d      	ldr	r0, [pc, #244]	@ (8005834 <Read_Temperature+0x10c>)
 800573e:	f001 fc67 	bl	8007010 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8005742:	2164      	movs	r1, #100	@ 0x64
 8005744:	483b      	ldr	r0, [pc, #236]	@ (8005834 <Read_Temperature+0x10c>)
 8005746:	f001 fcea 	bl	800711e <HAL_ADC_PollForConversion>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d15e      	bne.n	800580e <Read_Temperature+0xe6>
    {
         adc_value = HAL_ADC_GetValue(&hadc1);
 8005750:	4838      	ldr	r0, [pc, #224]	@ (8005834 <Read_Temperature+0x10c>)
 8005752:	f001 fd71 	bl	8007238 <HAL_ADC_GetValue>
 8005756:	60b8      	str	r0, [r7, #8]
         if (adc_value > 10 && adc_value < (ADC_MAX - 10)) {
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	2b0a      	cmp	r3, #10
 800575c:	d952      	bls.n	8005804 <Read_Temperature+0xdc>
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	ee07 3a90 	vmov	s15, r3
 8005764:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005768:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8005838 <Read_Temperature+0x110>
 800576c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005774:	d546      	bpl.n	8005804 <Read_Temperature+0xdc>
             float thermistor_resistance = SERIES_RESISTANCE * (adc_value / (ADC_MAX - (float)adc_value));
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	ee07 3a90 	vmov	s15, r3
 800577c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	ee07 3a90 	vmov	s15, r3
 8005786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800578a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800583c <Read_Temperature+0x114>
 800578e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005796:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8005840 <Read_Temperature+0x118>
 800579a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800579e:	edc7 7a01 	vstr	s15, [r7, #4]
             float steinhart = logf(thermistor_resistance / NOMINAL_RESISTANCE) / B_COEFFICIENT;
 80057a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80057a6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005840 <Read_Temperature+0x118>
 80057aa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80057ae:	eeb0 0a47 	vmov.f32	s0, s14
 80057b2:	f009 fc99 	bl	800f0e8 <logf>
 80057b6:	eeb0 7a40 	vmov.f32	s14, s0
 80057ba:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8005844 <Read_Temperature+0x11c>
 80057be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80057c2:	edc7 7a00 	vstr	s15, [r7]
             steinhart += 1.0f / NOMINAL_TEMPERATURE;
 80057c6:	edd7 7a00 	vldr	s15, [r7]
 80057ca:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8005848 <Read_Temperature+0x120>
 80057ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80057d2:	edc7 7a00 	vstr	s15, [r7]
             temp_c = (1.0f / steinhart) - 273.15f;
 80057d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057da:	ed97 7a00 	vldr	s14, [r7]
 80057de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057e2:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800584c <Read_Temperature+0x124>
 80057e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80057ea:	edc7 7a03 	vstr	s15, [r7, #12]
             printf("   [OK] Temp: %.2f C (Raw ADC: %lu)\r\n", temp_c, adc_value);
 80057ee:	68f8      	ldr	r0, [r7, #12]
 80057f0:	f7fa fe82 	bl	80004f8 <__aeabi_f2d>
 80057f4:	4602      	mov	r2, r0
 80057f6:	460b      	mov	r3, r1
 80057f8:	68b9      	ldr	r1, [r7, #8]
 80057fa:	9100      	str	r1, [sp, #0]
 80057fc:	4814      	ldr	r0, [pc, #80]	@ (8005850 <Read_Temperature+0x128>)
 80057fe:	f007 fabd 	bl	800cd7c <iprintf>
         if (adc_value > 10 && adc_value < (ADC_MAX - 10)) {
 8005802:	e007      	b.n	8005814 <Read_Temperature+0xec>
         } else {
             printf("   [FAIL] ADC value out of range: %lu\r\n", adc_value);
 8005804:	68b9      	ldr	r1, [r7, #8]
 8005806:	4813      	ldr	r0, [pc, #76]	@ (8005854 <Read_Temperature+0x12c>)
 8005808:	f007 fab8 	bl	800cd7c <iprintf>
 800580c:	e002      	b.n	8005814 <Read_Temperature+0xec>
         }
    } else {
        printf("   [FAIL] ADC Poll for conversion failed.\r\n");
 800580e:	4812      	ldr	r0, [pc, #72]	@ (8005858 <Read_Temperature+0x130>)
 8005810:	f007 fb1c 	bl	800ce4c <puts>
    }
    HAL_ADC_Stop(&hadc1);
 8005814:	4807      	ldr	r0, [pc, #28]	@ (8005834 <Read_Temperature+0x10c>)
 8005816:	f001 fc4f 	bl	80070b8 <HAL_ADC_Stop>
    return temp_c;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	ee07 3a90 	vmov	s15, r3
}
 8005820:	eeb0 0a67 	vmov.f32	s0, s15
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	c2c60000 	.word	0xc2c60000
 8005830:	0800f8b4 	.word	0x0800f8b4
 8005834:	200001fc 	.word	0x200001fc
 8005838:	457f5000 	.word	0x457f5000
 800583c:	457ff000 	.word	0x457ff000
 8005840:	461c4000 	.word	0x461c4000
 8005844:	4576e000 	.word	0x4576e000
 8005848:	3b5bcf0f 	.word	0x3b5bcf0f
 800584c:	43889333 	.word	0x43889333
 8005850:	0800f8d8 	.word	0x0800f8d8
 8005854:	0800f900 	.word	0x0800f900
 8005858:	0800f928 	.word	0x0800f928

0800585c <Enter_Sleep_Mode>:

void Enter_Sleep_Mode(void) {
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af02      	add	r7, sp, #8
    printf("[SYSTEM] Preparing to enter STOP2 mode for %d seconds.\r\n", SLEEP_MODE_DURATION_S);
 8005862:	213c      	movs	r1, #60	@ 0x3c
 8005864:	4819      	ldr	r0, [pc, #100]	@ (80058cc <Enter_Sleep_Mode+0x70>)
 8005866:	f007 fa89 	bl	800cd7c <iprintf>
    LCD_Fill(0, 0, 120, 240, BLACK);
 800586a:	2300      	movs	r3, #0
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	23f0      	movs	r3, #240	@ 0xf0
 8005870:	2278      	movs	r2, #120	@ 0x78
 8005872:	2100      	movs	r1, #0
 8005874:	2000      	movs	r0, #0
 8005876:	f7fb ffde 	bl	8001836 <LCD_Fill>
    LCD_StrCenter(0, 110, "Sleeping...", WHITE, BLACK, 16);
 800587a:	2310      	movs	r3, #16
 800587c:	9301      	str	r3, [sp, #4]
 800587e:	2300      	movs	r3, #0
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005886:	4a12      	ldr	r2, [pc, #72]	@ (80058d0 <Enter_Sleep_Mode+0x74>)
 8005888:	216e      	movs	r1, #110	@ 0x6e
 800588a:	2000      	movs	r0, #0
 800588c:	f7fb fef9 	bl	8001682 <LCD_StrCenter>
    HAL_Delay(100);
 8005890:	2064      	movs	r0, #100	@ 0x64
 8005892:	f000 ff05 	bl	80066a0 <HAL_Delay>
    DeInit_Peripherals_For_Sleep();
 8005896:	f000 f823 	bl	80058e0 <DeInit_Peripherals_For_Sleep>
    printf("[SYSTEM] Setting RTC Wakeup Timer.\r\n");
 800589a:	480e      	ldr	r0, [pc, #56]	@ (80058d4 <Enter_Sleep_Mode+0x78>)
 800589c:	f007 fad6 	bl	800ce4c <puts>
    HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 80058a0:	480d      	ldr	r0, [pc, #52]	@ (80058d8 <Enter_Sleep_Mode+0x7c>)
 80058a2:	f005 fdb7 	bl	800b414 <HAL_RTCEx_DeactivateWakeUpTimer>
    if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, SLEEP_MODE_DURATION_S, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80058a6:	2204      	movs	r2, #4
 80058a8:	213c      	movs	r1, #60	@ 0x3c
 80058aa:	480b      	ldr	r0, [pc, #44]	@ (80058d8 <Enter_Sleep_Mode+0x7c>)
 80058ac:	f005 fce6 	bl	800b27c <HAL_RTCEx_SetWakeUpTimer_IT>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <Enter_Sleep_Mode+0x5e>
    {
        Error_Handler();
 80058b6:	f000 f9cf 	bl	8005c58 <Error_Handler>
    }
    printf("[SYSTEM] Entering STOP2 Mode now. Bye!\r\n\r\n");
 80058ba:	4808      	ldr	r0, [pc, #32]	@ (80058dc <Enter_Sleep_Mode+0x80>)
 80058bc:	f007 fac6 	bl	800ce4c <puts>
    HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80058c0:	2001      	movs	r0, #1
 80058c2:	f003 fcaf 	bl	8009224 <HAL_PWREx_EnterSTOP2Mode>
}
 80058c6:	bf00      	nop
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	0800f954 	.word	0x0800f954
 80058d0:	0800f990 	.word	0x0800f990
 80058d4:	0800f99c 	.word	0x0800f99c
 80058d8:	200003dc 	.word	0x200003dc
 80058dc:	0800f9c0 	.word	0x0800f9c0

080058e0 <DeInit_Peripherals_For_Sleep>:

void DeInit_Peripherals_For_Sleep(void)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
    printf("[DEBUG] De-initializing peripherals for sleep...\r\n");
 80058e6:	4833      	ldr	r0, [pc, #204]	@ (80059b4 <DeInit_Peripherals_For_Sleep+0xd4>)
 80058e8:	f007 fab0 	bl	800ce4c <puts>
    HAL_SPI_DeInit(&hspi1);
 80058ec:	4832      	ldr	r0, [pc, #200]	@ (80059b8 <DeInit_Peripherals_For_Sleep+0xd8>)
 80058ee:	f005 feba 	bl	800b666 <HAL_SPI_DeInit>
    HAL_I2C_DeInit(&hi2c3);
 80058f2:	4832      	ldr	r0, [pc, #200]	@ (80059bc <DeInit_Peripherals_For_Sleep+0xdc>)
 80058f4:	f002 fec1 	bl	800867a <HAL_I2C_DeInit>
    HAL_ADC_DeInit(&hadc1);
 80058f8:	4831      	ldr	r0, [pc, #196]	@ (80059c0 <DeInit_Peripherals_For_Sleep+0xe0>)
 80058fa:	f001 fa57 	bl	8006dac <HAL_ADC_DeInit>
    HAL_UART_DeInit(&huart1);
 80058fe:	4831      	ldr	r0, [pc, #196]	@ (80059c4 <DeInit_Peripherals_For_Sleep+0xe4>)
 8005900:	f005 ff49 	bl	800b796 <HAL_UART_DeInit>
    HAL_UART_DeInit(&hlpuart1);
 8005904:	4830      	ldr	r0, [pc, #192]	@ (80059c8 <DeInit_Peripherals_For_Sleep+0xe8>)
 8005906:	f005 ff46 	bl	800b796 <HAL_UART_DeInit>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800590a:	1d3b      	adds	r3, r7, #4
 800590c:	2200      	movs	r2, #0
 800590e:	601a      	str	r2, [r3, #0]
 8005910:	605a      	str	r2, [r3, #4]
 8005912:	609a      	str	r2, [r3, #8]
 8005914:	60da      	str	r2, [r3, #12]
 8005916:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005918:	2303      	movs	r3, #3
 800591a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800591c:	2300      	movs	r3, #0
 800591e:	60fb      	str	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005920:	2001      	movs	r0, #1
 8005922:	f7ff f9fb 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005926:	2002      	movs	r0, #2
 8005928:	f7ff f9f8 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800592c:	2004      	movs	r0, #4
 800592e:	f7ff f9f5 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005932:	2008      	movs	r0, #8
 8005934:	f7ff f9f2 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005938:	2010      	movs	r0, #16
 800593a:	f7ff f9ef 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800593e:	2080      	movs	r0, #128	@ 0x80
 8005940:	f7ff f9ec 	bl	8004d1c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_All;
 8005944:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005948:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800594a:	1d3b      	adds	r3, r7, #4
 800594c:	4619      	mov	r1, r3
 800594e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005952:	f002 fb79 	bl	8008048 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005956:	1d3b      	adds	r3, r7, #4
 8005958:	4619      	mov	r1, r3
 800595a:	481c      	ldr	r0, [pc, #112]	@ (80059cc <DeInit_Peripherals_For_Sleep+0xec>)
 800595c:	f002 fb74 	bl	8008048 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005960:	1d3b      	adds	r3, r7, #4
 8005962:	4619      	mov	r1, r3
 8005964:	481a      	ldr	r0, [pc, #104]	@ (80059d0 <DeInit_Peripherals_For_Sleep+0xf0>)
 8005966:	f002 fb6f 	bl	8008048 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800596a:	1d3b      	adds	r3, r7, #4
 800596c:	4619      	mov	r1, r3
 800596e:	4819      	ldr	r0, [pc, #100]	@ (80059d4 <DeInit_Peripherals_For_Sleep+0xf4>)
 8005970:	f002 fb6a 	bl	8008048 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005974:	1d3b      	adds	r3, r7, #4
 8005976:	4619      	mov	r1, r3
 8005978:	4817      	ldr	r0, [pc, #92]	@ (80059d8 <DeInit_Peripherals_For_Sleep+0xf8>)
 800597a:	f002 fb65 	bl	8008048 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800597e:	1d3b      	adds	r3, r7, #4
 8005980:	4619      	mov	r1, r3
 8005982:	4816      	ldr	r0, [pc, #88]	@ (80059dc <DeInit_Peripherals_For_Sleep+0xfc>)
 8005984:	f002 fb60 	bl	8008048 <HAL_GPIO_Init>
    __HAL_RCC_GPIOA_CLK_DISABLE();
 8005988:	2001      	movs	r0, #1
 800598a:	f7ff f9e0 	bl	8004d4e <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOB_CLK_DISABLE();
 800598e:	2002      	movs	r0, #2
 8005990:	f7ff f9dd 	bl	8004d4e <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOC_CLK_DISABLE();
 8005994:	2004      	movs	r0, #4
 8005996:	f7ff f9da 	bl	8004d4e <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOD_CLK_DISABLE();
 800599a:	2008      	movs	r0, #8
 800599c:	f7ff f9d7 	bl	8004d4e <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOE_CLK_DISABLE();
 80059a0:	2010      	movs	r0, #16
 80059a2:	f7ff f9d4 	bl	8004d4e <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOH_CLK_DISABLE();
 80059a6:	2080      	movs	r0, #128	@ 0x80
 80059a8:	f7ff f9d1 	bl	8004d4e <LL_AHB2_GRP1_DisableClock>
}
 80059ac:	bf00      	nop
 80059ae:	3718      	adds	r7, #24
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	0800f9ec 	.word	0x0800f9ec
 80059b8:	20000400 	.word	0x20000400
 80059bc:	20000260 	.word	0x20000260
 80059c0:	200001fc 	.word	0x200001fc
 80059c4:	20000348 	.word	0x20000348
 80059c8:	200002b4 	.word	0x200002b4
 80059cc:	48000400 	.word	0x48000400
 80059d0:	48000800 	.word	0x48000800
 80059d4:	48000c00 	.word	0x48000c00
 80059d8:	48001000 	.word	0x48001000
 80059dc:	48001c00 	.word	0x48001c00

080059e0 <ReInit_Peripherals_After_Wakeup>:

void ReInit_Peripherals_After_Wakeup(void)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	af00      	add	r7, sp, #0
    printf("[DEBUG] Re-initializing system after wake-up...\r\n");
 80059e4:	4813      	ldr	r0, [pc, #76]	@ (8005a34 <ReInit_Peripherals_After_Wakeup+0x54>)
 80059e6:	f007 fa31 	bl	800ce4c <puts>
    SystemClock_Config();
 80059ea:	f7ff fad9 	bl	8004fa0 <SystemClock_Config>
    PeriphCommonClock_Config();
 80059ee:	f7ff fb41 	bl	8005074 <PeriphCommonClock_Config>
    MX_GPIO_Init();
 80059f2:	f7ff fd11 	bl	8005418 <MX_GPIO_Init>
    MX_I2C3_Init();
 80059f6:	f7ff fbd3 	bl	80051a0 <MX_I2C3_Init>
    MX_SPI1_Init();
 80059fa:	f7ff fc9f 	bl	800533c <MX_SPI1_Init>
    MX_LPUART1_UART_Init();
 80059fe:	f7ff fc0f 	bl	8005220 <MX_LPUART1_UART_Init>
    MX_USART1_UART_Init();
 8005a02:	f7ff fcd9 	bl	80053b8 <MX_USART1_UART_Init>
    MX_ADC1_Init();
 8005a06:	f7ff fb6b 	bl	80050e0 <MX_ADC1_Init>
    MX_RTC_Init();
 8005a0a:	f7ff fc35 	bl	8005278 <MX_RTC_Init>
    if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 8005a0e:	217f      	movs	r1, #127	@ 0x7f
 8005a10:	4809      	ldr	r0, [pc, #36]	@ (8005a38 <ReInit_Peripherals_After_Wakeup+0x58>)
 8005a12:	f002 f9a7 	bl	8007d64 <HAL_ADCEx_Calibration_Start>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d001      	beq.n	8005a20 <ReInit_Peripherals_After_Wakeup+0x40>
    {
        Error_Handler();
 8005a1c:	f000 f91c 	bl	8005c58 <Error_Handler>
    }
    printf("[DEBUG] ADC Re-calibrated.\r\n");
 8005a20:	4806      	ldr	r0, [pc, #24]	@ (8005a3c <ReInit_Peripherals_After_Wakeup+0x5c>)
 8005a22:	f007 fa13 	bl	800ce4c <puts>
    LCD_Init();
 8005a26:	f7fb ff3d 	bl	80018a4 <LCD_Init>
    ISM330_FallDetection_Init();
 8005a2a:	f000 f869 	bl	8005b00 <ISM330_FallDetection_Init>
}
 8005a2e:	bf00      	nop
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	0800fa20 	.word	0x0800fa20
 8005a38:	200001fc 	.word	0x200001fc
 8005a3c:	0800fa54 	.word	0x0800fa54

08005a40 <Update_Display>:

void Update_Display(float temp, int wifi_status) {
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b08a      	sub	sp, #40	@ 0x28
 8005a44:	af02      	add	r7, sp, #8
 8005a46:	ed87 0a01 	vstr	s0, [r7, #4]
 8005a4a:	6038      	str	r0, [r7, #0]
    char temp_str[20];
    LCD_Fill(0, 0, 120, 240, BLACK);
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	23f0      	movs	r3, #240	@ 0xf0
 8005a52:	2278      	movs	r2, #120	@ 0x78
 8005a54:	2100      	movs	r1, #0
 8005a56:	2000      	movs	r0, #0
 8005a58:	f7fb feed 	bl	8001836 <LCD_Fill>
    LCD_ShowPicture(20, 0, 70, 240, fun_image_50x50);
 8005a5c:	4b22      	ldr	r3, [pc, #136]	@ (8005ae8 <Update_Display+0xa8>)
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	23f0      	movs	r3, #240	@ 0xf0
 8005a62:	2246      	movs	r2, #70	@ 0x46
 8005a64:	2100      	movs	r1, #0
 8005a66:	2014      	movs	r0, #20
 8005a68:	f7fb fe31 	bl	80016ce <LCD_ShowPicture>
    if (temp > -99.0f) {
 8005a6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a70:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8005aec <Update_Display+0xac>
 8005a74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a7c:	dd0a      	ble.n	8005a94 <Update_Display+0x54>
        sprintf(temp_str, "%.1f C", temp);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fa fd3a 	bl	80004f8 <__aeabi_f2d>
 8005a84:	4602      	mov	r2, r0
 8005a86:	460b      	mov	r3, r1
 8005a88:	f107 000c 	add.w	r0, r7, #12
 8005a8c:	4918      	ldr	r1, [pc, #96]	@ (8005af0 <Update_Display+0xb0>)
 8005a8e:	f007 f9e5 	bl	800ce5c <siprintf>
 8005a92:	e005      	b.n	8005aa0 <Update_Display+0x60>
    } else {
        sprintf(temp_str, "--.- C");
 8005a94:	f107 030c 	add.w	r3, r7, #12
 8005a98:	4916      	ldr	r1, [pc, #88]	@ (8005af4 <Update_Display+0xb4>)
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f007 f9de 	bl	800ce5c <siprintf>
    }
    LCD_StrCenter(0, 220, temp_str, WHITE, BLACK, 16);
 8005aa0:	f107 020c 	add.w	r2, r7, #12
 8005aa4:	2310      	movs	r3, #16
 8005aa6:	9301      	str	r3, [sp, #4]
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005ab0:	21dc      	movs	r1, #220	@ 0xdc
 8005ab2:	2000      	movs	r0, #0
 8005ab4:	f7fb fde5 	bl	8001682 <LCD_StrCenter>
    if (wifi_status) {
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d008      	beq.n	8005ad0 <Update_Display+0x90>
        LCD_ShowPicture(90, 210, 25, 25, wifi);
 8005abe:	4b0e      	ldr	r3, [pc, #56]	@ (8005af8 <Update_Display+0xb8>)
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	2319      	movs	r3, #25
 8005ac4:	2219      	movs	r2, #25
 8005ac6:	21d2      	movs	r1, #210	@ 0xd2
 8005ac8:	205a      	movs	r0, #90	@ 0x5a
 8005aca:	f7fb fe00 	bl	80016ce <LCD_ShowPicture>
    } else {
        LCD_ShowPicture(90, 210, 25, 25, no_wifi);
    }
}
 8005ace:	e007      	b.n	8005ae0 <Update_Display+0xa0>
        LCD_ShowPicture(90, 210, 25, 25, no_wifi);
 8005ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8005afc <Update_Display+0xbc>)
 8005ad2:	9300      	str	r3, [sp, #0]
 8005ad4:	2319      	movs	r3, #25
 8005ad6:	2219      	movs	r2, #25
 8005ad8:	21d2      	movs	r1, #210	@ 0xd2
 8005ada:	205a      	movs	r0, #90	@ 0x5a
 8005adc:	f7fb fdf7 	bl	80016ce <LCD_ShowPicture>
}
 8005ae0:	bf00      	nop
 8005ae2:	3720      	adds	r7, #32
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	080134a4 	.word	0x080134a4
 8005aec:	c2c60000 	.word	0xc2c60000
 8005af0:	0800fa70 	.word	0x0800fa70
 8005af4:	0800fa78 	.word	0x0800fa78
 8005af8:	0801b7e4 	.word	0x0801b7e4
 8005afc:	0801bcc8 	.word	0x0801bcc8

08005b00 <ISM330_FallDetection_Init>:

void ISM330_FallDetection_Init(void) {
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af04      	add	r7, sp, #16
  uint8_t val = 0;
 8005b06:	2300      	movs	r3, #0
 8005b08:	71fb      	strb	r3, [r7, #7]
  printf("[SENSOR] Initializing ISM330 Fall Detection...\r\n");
 8005b0a:	483d      	ldr	r0, [pc, #244]	@ (8005c00 <ISM330_FallDetection_Init+0x100>)
 8005b0c:	f007 f99e 	bl	800ce4c <puts>
  if(HAL_I2C_Mem_Read(&hi2c3, ISM330_I2C_ADDR, WHO_AM_I_REG, 1, &val, 1, 100) != HAL_OK || val != 0x6B) {
 8005b10:	2364      	movs	r3, #100	@ 0x64
 8005b12:	9302      	str	r3, [sp, #8]
 8005b14:	2301      	movs	r3, #1
 8005b16:	9301      	str	r3, [sp, #4]
 8005b18:	1dfb      	adds	r3, r7, #7
 8005b1a:	9300      	str	r3, [sp, #0]
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	220f      	movs	r2, #15
 8005b20:	21d6      	movs	r1, #214	@ 0xd6
 8005b22:	4838      	ldr	r0, [pc, #224]	@ (8005c04 <ISM330_FallDetection_Init+0x104>)
 8005b24:	f002 feec 	bl	8008900 <HAL_I2C_Mem_Read>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d102      	bne.n	8005b34 <ISM330_FallDetection_Init+0x34>
 8005b2e:	79fb      	ldrb	r3, [r7, #7]
 8005b30:	2b6b      	cmp	r3, #107	@ 0x6b
 8005b32:	d006      	beq.n	8005b42 <ISM330_FallDetection_Init+0x42>
      printf("   [FAIL] ISM330 Not Found! WHO_AM_I = 0x%02X\r\n", val);
 8005b34:	79fb      	ldrb	r3, [r7, #7]
 8005b36:	4619      	mov	r1, r3
 8005b38:	4833      	ldr	r0, [pc, #204]	@ (8005c08 <ISM330_FallDetection_Init+0x108>)
 8005b3a:	f007 f91f 	bl	800cd7c <iprintf>
      Error_Handler();
 8005b3e:	f000 f88b 	bl	8005c58 <Error_Handler>
  }
  printf("   [OK] ISM330 Found.\r\n");
 8005b42:	4832      	ldr	r0, [pc, #200]	@ (8005c0c <ISM330_FallDetection_Init+0x10c>)
 8005b44:	f007 f982 	bl	800ce4c <puts>
  val = 0x80; HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADDR, FUNC_CFG_ACCESS_REG, 1, &val, 1, 100);
 8005b48:	2380      	movs	r3, #128	@ 0x80
 8005b4a:	71fb      	strb	r3, [r7, #7]
 8005b4c:	2364      	movs	r3, #100	@ 0x64
 8005b4e:	9302      	str	r3, [sp, #8]
 8005b50:	2301      	movs	r3, #1
 8005b52:	9301      	str	r3, [sp, #4]
 8005b54:	1dfb      	adds	r3, r7, #7
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	2301      	movs	r3, #1
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	21d6      	movs	r1, #214	@ 0xd6
 8005b5e:	4829      	ldr	r0, [pc, #164]	@ (8005c04 <ISM330_FallDetection_Init+0x104>)
 8005b60:	f002 fdba 	bl	80086d8 <HAL_I2C_Mem_Write>
  val = 0x60; HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADDR, CTRL1_XL_REG, 1, &val, 1, 100);
 8005b64:	2360      	movs	r3, #96	@ 0x60
 8005b66:	71fb      	strb	r3, [r7, #7]
 8005b68:	2364      	movs	r3, #100	@ 0x64
 8005b6a:	9302      	str	r3, [sp, #8]
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	9301      	str	r3, [sp, #4]
 8005b70:	1dfb      	adds	r3, r7, #7
 8005b72:	9300      	str	r3, [sp, #0]
 8005b74:	2301      	movs	r3, #1
 8005b76:	2210      	movs	r2, #16
 8005b78:	21d6      	movs	r1, #214	@ 0xd6
 8005b7a:	4822      	ldr	r0, [pc, #136]	@ (8005c04 <ISM330_FallDetection_Init+0x104>)
 8005b7c:	f002 fdac 	bl	80086d8 <HAL_I2C_Mem_Write>
  val = 0x01; HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADDR, CTRL10_C_REG, 1, &val, 1, 100);
 8005b80:	2301      	movs	r3, #1
 8005b82:	71fb      	strb	r3, [r7, #7]
 8005b84:	2364      	movs	r3, #100	@ 0x64
 8005b86:	9302      	str	r3, [sp, #8]
 8005b88:	2301      	movs	r3, #1
 8005b8a:	9301      	str	r3, [sp, #4]
 8005b8c:	1dfb      	adds	r3, r7, #7
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	2301      	movs	r3, #1
 8005b92:	2219      	movs	r2, #25
 8005b94:	21d6      	movs	r1, #214	@ 0xd6
 8005b96:	481b      	ldr	r0, [pc, #108]	@ (8005c04 <ISM330_FallDetection_Init+0x104>)
 8005b98:	f002 fd9e 	bl	80086d8 <HAL_I2C_Mem_Write>
  val = 0x33; HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADDR, FREE_FALL_REG, 1, &val, 1, 100);
 8005b9c:	2333      	movs	r3, #51	@ 0x33
 8005b9e:	71fb      	strb	r3, [r7, #7]
 8005ba0:	2364      	movs	r3, #100	@ 0x64
 8005ba2:	9302      	str	r3, [sp, #8]
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	9301      	str	r3, [sp, #4]
 8005ba8:	1dfb      	adds	r3, r7, #7
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	2301      	movs	r3, #1
 8005bae:	225d      	movs	r2, #93	@ 0x5d
 8005bb0:	21d6      	movs	r1, #214	@ 0xd6
 8005bb2:	4814      	ldr	r0, [pc, #80]	@ (8005c04 <ISM330_FallDetection_Init+0x104>)
 8005bb4:	f002 fd90 	bl	80086d8 <HAL_I2C_Mem_Write>
  val = 0x08; HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADDR, MD1_CFG_REG, 1, &val, 1, 100);
 8005bb8:	2308      	movs	r3, #8
 8005bba:	71fb      	strb	r3, [r7, #7]
 8005bbc:	2364      	movs	r3, #100	@ 0x64
 8005bbe:	9302      	str	r3, [sp, #8]
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	9301      	str	r3, [sp, #4]
 8005bc4:	1dfb      	adds	r3, r7, #7
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	2301      	movs	r3, #1
 8005bca:	225e      	movs	r2, #94	@ 0x5e
 8005bcc:	21d6      	movs	r1, #214	@ 0xd6
 8005bce:	480d      	ldr	r0, [pc, #52]	@ (8005c04 <ISM330_FallDetection_Init+0x104>)
 8005bd0:	f002 fd82 	bl	80086d8 <HAL_I2C_Mem_Write>
  val = 0x00; HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADDR, FUNC_CFG_ACCESS_REG, 1, &val, 1, 100);
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	71fb      	strb	r3, [r7, #7]
 8005bd8:	2364      	movs	r3, #100	@ 0x64
 8005bda:	9302      	str	r3, [sp, #8]
 8005bdc:	2301      	movs	r3, #1
 8005bde:	9301      	str	r3, [sp, #4]
 8005be0:	1dfb      	adds	r3, r7, #7
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	2301      	movs	r3, #1
 8005be6:	2201      	movs	r2, #1
 8005be8:	21d6      	movs	r1, #214	@ 0xd6
 8005bea:	4806      	ldr	r0, [pc, #24]	@ (8005c04 <ISM330_FallDetection_Init+0x104>)
 8005bec:	f002 fd74 	bl	80086d8 <HAL_I2C_Mem_Write>
  printf("   [OK] ISM330 Configured.\r\n");
 8005bf0:	4807      	ldr	r0, [pc, #28]	@ (8005c10 <ISM330_FallDetection_Init+0x110>)
 8005bf2:	f007 f92b 	bl	800ce4c <puts>
}
 8005bf6:	bf00      	nop
 8005bf8:	3708      	adds	r7, #8
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	0800fa80 	.word	0x0800fa80
 8005c04:	20000260 	.word	0x20000260
 8005c08:	0800fab0 	.word	0x0800fab0
 8005c0c:	0800fae0 	.word	0x0800fae0
 8005c10:	0800faf8 	.word	0x0800faf8

08005c14 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == INT1_Pin)
 8005c1e:	88fb      	ldrh	r3, [r7, #6]
 8005c20:	2b04      	cmp	r3, #4
 8005c22:	d102      	bne.n	8005c2a <HAL_GPIO_EXTI_Callback+0x16>
  {
    fall_detected_flag = 1;
 8005c24:	4b04      	ldr	r3, [pc, #16]	@ (8005c38 <HAL_GPIO_EXTI_Callback+0x24>)
 8005c26:	2201      	movs	r2, #1
 8005c28:	701a      	strb	r2, [r3, #0]
  }
}
 8005c2a:	bf00      	nop
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	20000464 	.word	0x20000464

08005c3c <HAL_RTCEx_WakeUpTimerEventCallback>:

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  printf("[INTERRUPT] RTC Wake-up event received.\r\n");
 8005c44:	4803      	ldr	r0, [pc, #12]	@ (8005c54 <HAL_RTCEx_WakeUpTimerEventCallback+0x18>)
 8005c46:	f007 f901 	bl	800ce4c <puts>
}
 8005c4a:	bf00      	nop
 8005c4c:	3708      	adds	r7, #8
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	0800fb14 	.word	0x0800fb14

08005c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  printf("---!!! PRIMARY MCU SYSTEM ERROR !!!---\r\n");
 8005c5c:	4803      	ldr	r0, [pc, #12]	@ (8005c6c <Error_Handler+0x14>)
 8005c5e:	f007 f8f5 	bl	800ce4c <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005c62:	b672      	cpsid	i
}
 8005c64:	bf00      	nop
  __disable_irq();
  while (1)
 8005c66:	bf00      	nop
 8005c68:	e7fd      	b.n	8005c66 <Error_Handler+0xe>
 8005c6a:	bf00      	nop
 8005c6c:	0800fb40 	.word	0x0800fb40

08005c70 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8005c70:	b480      	push	{r7}
 8005c72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8005c74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005c88:	bf00      	nop
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr

08005c92 <LL_AHB2_GRP1_EnableClock>:
{
 8005c92:	b480      	push	{r7}
 8005c94:	b085      	sub	sp, #20
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005c9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ca0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005caa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
}
 8005cb8:	bf00      	nop
 8005cba:	3714      	adds	r7, #20
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <LL_AHB2_GRP1_DisableClock>:
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8005ccc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cd0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	43db      	mvns	r3, r3
 8005cd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005cda:	4013      	ands	r3, r2
 8005cdc:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 8005cde:	bf00      	nop
 8005ce0:	370c      	adds	r7, #12
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr

08005cea <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8005cea:	b480      	push	{r7}
 8005cec:	b085      	sub	sp, #20
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005cf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cf6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005cf8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005d02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
}
 8005d10:	bf00      	nop
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8005d24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8005d34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d38:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005d40:	68fb      	ldr	r3, [r7, #12]
}
 8005d42:	bf00      	nop
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr

08005d4e <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 8005d4e:	b480      	push	{r7}
 8005d50:	b083      	sub	sp, #12
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8005d56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d5a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	43db      	mvns	r3, r3
 8005d60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d64:	4013      	ands	r3, r2
 8005d66:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <LL_APB1_GRP2_DisableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8005d7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	43db      	mvns	r3, r3
 8005d86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8005d8e:	bf00      	nop
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr

08005d9a <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8005d9a:	b480      	push	{r7}
 8005d9c:	b085      	sub	sp, #20
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8005da2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005da6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005da8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005db2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005db6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4013      	ands	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
}
 8005dc0:	bf00      	nop
 8005dc2:	3714      	adds	r7, #20
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8005dd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dd8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	43db      	mvns	r3, r3
 8005dde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005de2:	4013      	ands	r3, r2
 8005de4:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8005de6:	bf00      	nop
 8005de8:	370c      	adds	r7, #12
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005df2:	b480      	push	{r7}
 8005df4:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005df6:	bf00      	nop
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b09c      	sub	sp, #112	@ 0x70
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e08:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	601a      	str	r2, [r3, #0]
 8005e10:	605a      	str	r2, [r3, #4]
 8005e12:	609a      	str	r2, [r3, #8]
 8005e14:	60da      	str	r2, [r3, #12]
 8005e16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005e18:	f107 030c 	add.w	r3, r7, #12
 8005e1c:	2250      	movs	r2, #80	@ 0x50
 8005e1e:	2100      	movs	r1, #0
 8005e20:	4618      	mov	r0, r3
 8005e22:	f007 f915 	bl	800d050 <memset>
  if(hadc->Instance==ADC1)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8005ea0 <HAL_ADC_MspInit+0xa0>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d132      	bne.n	8005e96 <HAL_ADC_MspInit+0x96>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005e30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e34:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8005e36:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8005e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005e3c:	f107 030c 	add.w	r3, r7, #12
 8005e40:	4618      	mov	r0, r3
 8005e42:	f004 fd42 	bl	800a8ca <HAL_RCCEx_PeriphCLKConfig>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d001      	beq.n	8005e50 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8005e4c:	f7ff ff04 	bl	8005c58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8005e50:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005e54:	f7ff ff1d 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e58:	2001      	movs	r0, #1
 8005e5a:	f7ff ff1a 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e5e:	2004      	movs	r0, #4
 8005e60:	f7ff ff17 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    PC1     ------> ADC1_IN2
    PC5     ------> ADC1_IN14
    PC4     ------> ADC1_IN13
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5;
 8005e64:	2325      	movs	r3, #37	@ 0x25
 8005e66:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e70:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005e74:	4619      	mov	r1, r3
 8005e76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e7a:	f002 f8e5 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 8005e7e:	233a      	movs	r3, #58	@ 0x3a
 8005e80:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e82:	2303      	movs	r3, #3
 8005e84:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e8a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005e8e:	4619      	mov	r1, r3
 8005e90:	4804      	ldr	r0, [pc, #16]	@ (8005ea4 <HAL_ADC_MspInit+0xa4>)
 8005e92:	f002 f8d9 	bl	8008048 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005e96:	bf00      	nop
 8005e98:	3770      	adds	r7, #112	@ 0x70
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	50040000 	.word	0x50040000
 8005ea4:	48000800 	.word	0x48000800

08005ea8 <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b082      	sub	sp, #8
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a09      	ldr	r2, [pc, #36]	@ (8005edc <HAL_ADC_MspDeInit+0x34>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d10c      	bne.n	8005ed4 <HAL_ADC_MspDeInit+0x2c>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8005eba:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005ebe:	f7ff ff01 	bl	8005cc4 <LL_AHB2_GRP1_DisableClock>
    PC1     ------> ADC1_IN2
    PC5     ------> ADC1_IN14
    PC4     ------> ADC1_IN13
    PA5     ------> ADC1_IN10
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5);
 8005ec2:	2125      	movs	r1, #37	@ 0x25
 8005ec4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ec8:	f002 fa2e 	bl	8008328 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4);
 8005ecc:	213a      	movs	r1, #58	@ 0x3a
 8005ece:	4804      	ldr	r0, [pc, #16]	@ (8005ee0 <HAL_ADC_MspDeInit+0x38>)
 8005ed0:	f002 fa2a 	bl	8008328 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN ADC1_MspDeInit 1 */

    /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8005ed4:	bf00      	nop
 8005ed6:	3708      	adds	r7, #8
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	50040000 	.word	0x50040000
 8005ee0:	48000800 	.word	0x48000800

08005ee4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b09c      	sub	sp, #112	@ 0x70
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005eec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	601a      	str	r2, [r3, #0]
 8005ef4:	605a      	str	r2, [r3, #4]
 8005ef6:	609a      	str	r2, [r3, #8]
 8005ef8:	60da      	str	r2, [r3, #12]
 8005efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005efc:	f107 030c 	add.w	r3, r7, #12
 8005f00:	2250      	movs	r2, #80	@ 0x50
 8005f02:	2100      	movs	r1, #0
 8005f04:	4618      	mov	r0, r3
 8005f06:	f007 f8a3 	bl	800d050 <memset>
  if(hi2c->Instance==I2C3)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a16      	ldr	r2, [pc, #88]	@ (8005f68 <HAL_I2C_MspInit+0x84>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d125      	bne.n	8005f60 <HAL_I2C_MspInit+0x7c>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8005f14:	2308      	movs	r3, #8
 8005f16:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 8005f18:	4b14      	ldr	r3, [pc, #80]	@ (8005f6c <HAL_I2C_MspInit+0x88>)
 8005f1a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005f1c:	f107 030c 	add.w	r3, r7, #12
 8005f20:	4618      	mov	r0, r3
 8005f22:	f004 fcd2 	bl	800a8ca <HAL_RCCEx_PeriphCLKConfig>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d001      	beq.n	8005f30 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8005f2c:	f7ff fe94 	bl	8005c58 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f30:	2002      	movs	r0, #2
 8005f32:	f7ff feae 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    /**I2C3 GPIO Configuration
    PB13     ------> I2C3_SCL
    PB11     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin|I2C3_SDA_Pin;
 8005f36:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8005f3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005f3c:	2312      	movs	r3, #18
 8005f3e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f40:	2300      	movs	r3, #0
 8005f42:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f44:	2300      	movs	r3, #0
 8005f46:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005f48:	2304      	movs	r3, #4
 8005f4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f4c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005f50:	4619      	mov	r1, r3
 8005f52:	4807      	ldr	r0, [pc, #28]	@ (8005f70 <HAL_I2C_MspInit+0x8c>)
 8005f54:	f002 f878 	bl	8008048 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8005f58:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8005f5c:	f7ff fec5 	bl	8005cea <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8005f60:	bf00      	nop
 8005f62:	3770      	adds	r7, #112	@ 0x70
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40005c00 	.word	0x40005c00
 8005f6c:	00302000 	.word	0x00302000
 8005f70:	48000400 	.word	0x48000400

08005f74 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a0a      	ldr	r2, [pc, #40]	@ (8005fac <HAL_I2C_MspDeInit+0x38>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d10d      	bne.n	8005fa2 <HAL_I2C_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8005f86:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8005f8a:	f7ff fee0 	bl	8005d4e <LL_APB1_GRP1_DisableClock>

    /**I2C3 GPIO Configuration
    PB13     ------> I2C3_SCL
    PB11     ------> I2C3_SDA
    */
    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 8005f8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005f92:	4807      	ldr	r0, [pc, #28]	@ (8005fb0 <HAL_I2C_MspDeInit+0x3c>)
 8005f94:	f002 f9c8 	bl	8008328 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 8005f98:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005f9c:	4804      	ldr	r0, [pc, #16]	@ (8005fb0 <HAL_I2C_MspDeInit+0x3c>)
 8005f9e:	f002 f9c3 	bl	8008328 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8005fa2:	bf00      	nop
 8005fa4:	3708      	adds	r7, #8
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	40005c00 	.word	0x40005c00
 8005fb0:	48000400 	.word	0x48000400

08005fb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b09c      	sub	sp, #112	@ 0x70
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fbc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	605a      	str	r2, [r3, #4]
 8005fc6:	609a      	str	r2, [r3, #8]
 8005fc8:	60da      	str	r2, [r3, #12]
 8005fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005fcc:	f107 030c 	add.w	r3, r7, #12
 8005fd0:	2250      	movs	r2, #80	@ 0x50
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f007 f83b 	bl	800d050 <memset>
  if(huart->Instance==LPUART1)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a47      	ldr	r2, [pc, #284]	@ (80060fc <HAL_UART_MspInit+0x148>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d15d      	bne.n	80060a0 <HAL_UART_MspInit+0xec>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_SYSCLK;
 8005fe8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fec:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005fee:	f107 030c 	add.w	r3, r7, #12
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f004 fc69 	bl	800a8ca <HAL_RCCEx_PeriphCLKConfig>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005ffe:	f7ff fe2b 	bl	8005c58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8006002:	2001      	movs	r0, #1
 8006004:	f7ff fe8a 	bl	8005d1c <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006008:	2004      	movs	r0, #4
 800600a:	f7ff fe42 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800600e:	2002      	movs	r0, #2
 8006010:	f7ff fe3f 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006014:	2001      	movs	r0, #1
 8006016:	f7ff fe3c 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    PC0     ------> LPUART1_RX
    PB5     ------> LPUART1_TX
    PB12     ------> LPUART1_RTS
    PA6     ------> LPUART1_CTS
    */
    GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 800601a:	2301      	movs	r3, #1
 800601c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800601e:	2302      	movs	r3, #2
 8006020:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006022:	2300      	movs	r3, #0
 8006024:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006026:	2302      	movs	r3, #2
 8006028:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800602a:	2308      	movs	r3, #8
 800602c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 800602e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006032:	4619      	mov	r1, r3
 8006034:	4832      	ldr	r0, [pc, #200]	@ (8006100 <HAL_UART_MspInit+0x14c>)
 8006036:	f002 f807 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin;
 800603a:	2320      	movs	r3, #32
 800603c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800603e:	2302      	movs	r3, #2
 8006040:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006042:	2300      	movs	r3, #0
 8006044:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006046:	2302      	movs	r3, #2
 8006048:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800604a:	2308      	movs	r3, #8
 800604c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(LPUART1_TX_MCU_GPIO_Port, &GPIO_InitStruct);
 800604e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006052:	4619      	mov	r1, r3
 8006054:	482b      	ldr	r0, [pc, #172]	@ (8006104 <HAL_UART_MspInit+0x150>)
 8006056:	f001 fff7 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800605a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800605e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006060:	2302      	movs	r3, #2
 8006062:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006064:	2300      	movs	r3, #0
 8006066:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006068:	2300      	movs	r3, #0
 800606a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800606c:	2308      	movs	r3, #8
 800606e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006070:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006074:	4619      	mov	r1, r3
 8006076:	4823      	ldr	r0, [pc, #140]	@ (8006104 <HAL_UART_MspInit+0x150>)
 8006078:	f001 ffe6 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800607c:	2340      	movs	r3, #64	@ 0x40
 800607e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006080:	2302      	movs	r3, #2
 8006082:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006084:	2300      	movs	r3, #0
 8006086:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006088:	2300      	movs	r3, #0
 800608a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800608c:	2308      	movs	r3, #8
 800608e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006090:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006094:	4619      	mov	r1, r3
 8006096:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800609a:	f001 ffd5 	bl	8008048 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 800609e:	e029      	b.n	80060f4 <HAL_UART_MspInit+0x140>
  else if(huart->Instance==USART1)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a18      	ldr	r2, [pc, #96]	@ (8006108 <HAL_UART_MspInit+0x154>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d124      	bne.n	80060f4 <HAL_UART_MspInit+0x140>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80060aa:	2301      	movs	r3, #1
 80060ac:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80060ae:	2300      	movs	r3, #0
 80060b0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80060b2:	f107 030c 	add.w	r3, r7, #12
 80060b6:	4618      	mov	r0, r3
 80060b8:	f004 fc07 	bl	800a8ca <HAL_RCCEx_PeriphCLKConfig>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d001      	beq.n	80060c6 <HAL_UART_MspInit+0x112>
      Error_Handler();
 80060c2:	f7ff fdc9 	bl	8005c58 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80060c6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80060ca:	f7ff fe66 	bl	8005d9a <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060ce:	2002      	movs	r0, #2
 80060d0:	f7ff fddf 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 80060d4:	23c0      	movs	r3, #192	@ 0xc0
 80060d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060d8:	2302      	movs	r3, #2
 80060da:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060dc:	2300      	movs	r3, #0
 80060de:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060e0:	2300      	movs	r3, #0
 80060e2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80060e4:	2307      	movs	r3, #7
 80060e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060e8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80060ec:	4619      	mov	r1, r3
 80060ee:	4805      	ldr	r0, [pc, #20]	@ (8006104 <HAL_UART_MspInit+0x150>)
 80060f0:	f001 ffaa 	bl	8008048 <HAL_GPIO_Init>
}
 80060f4:	bf00      	nop
 80060f6:	3770      	adds	r7, #112	@ 0x70
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	40008000 	.word	0x40008000
 8006100:	48000800 	.word	0x48000800
 8006104:	48000400 	.word	0x48000400
 8006108:	40013800 	.word	0x40013800

0800610c <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  if(huart->Instance==LPUART1)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a12      	ldr	r2, [pc, #72]	@ (8006164 <HAL_UART_MspDeInit+0x58>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d111      	bne.n	8006142 <HAL_UART_MspDeInit+0x36>
  {
    /* USER CODE BEGIN LPUART1_MspDeInit 0 */

    /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 800611e:	2001      	movs	r0, #1
 8006120:	f7ff fe28 	bl	8005d74 <LL_APB1_GRP2_DisableClock>
    PC0     ------> LPUART1_RX
    PB5     ------> LPUART1_TX
    PB12     ------> LPUART1_RTS
    PA6     ------> LPUART1_CTS
    */
    HAL_GPIO_DeInit(LPUART1_RX_MCU_GPIO_Port, LPUART1_RX_MCU_Pin);
 8006124:	2101      	movs	r1, #1
 8006126:	4810      	ldr	r0, [pc, #64]	@ (8006168 <HAL_UART_MspDeInit+0x5c>)
 8006128:	f002 f8fe 	bl	8008328 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, LPUART1_TX_MCU_Pin|GPIO_PIN_12);
 800612c:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 8006130:	480e      	ldr	r0, [pc, #56]	@ (800616c <HAL_UART_MspDeInit+0x60>)
 8006132:	f002 f8f9 	bl	8008328 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 8006136:	2140      	movs	r1, #64	@ 0x40
 8006138:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800613c:	f002 f8f4 	bl	8008328 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN USART1_MspDeInit 1 */

    /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8006140:	e00c      	b.n	800615c <HAL_UART_MspDeInit+0x50>
  else if(huart->Instance==USART1)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a0a      	ldr	r2, [pc, #40]	@ (8006170 <HAL_UART_MspDeInit+0x64>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d107      	bne.n	800615c <HAL_UART_MspDeInit+0x50>
    __HAL_RCC_USART1_CLK_DISABLE();
 800614c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006150:	f7ff fe3c 	bl	8005dcc <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, VCP_RX_Pin|VCP_TX_Pin);
 8006154:	21c0      	movs	r1, #192	@ 0xc0
 8006156:	4805      	ldr	r0, [pc, #20]	@ (800616c <HAL_UART_MspDeInit+0x60>)
 8006158:	f002 f8e6 	bl	8008328 <HAL_GPIO_DeInit>
}
 800615c:	bf00      	nop
 800615e:	3708      	adds	r7, #8
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}
 8006164:	40008000 	.word	0x40008000
 8006168:	48000800 	.word	0x48000800
 800616c:	48000400 	.word	0x48000400
 8006170:	40013800 	.word	0x40013800

08006174 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b096      	sub	sp, #88	@ 0x58
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800617c:	f107 0308 	add.w	r3, r7, #8
 8006180:	2250      	movs	r2, #80	@ 0x50
 8006182:	2100      	movs	r1, #0
 8006184:	4618      	mov	r0, r3
 8006186:	f006 ff63 	bl	800d050 <memset>
  if(hrtc->Instance==RTC)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a13      	ldr	r2, [pc, #76]	@ (80061dc <HAL_RTC_MspInit+0x68>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d11f      	bne.n	80061d4 <HAL_RTC_MspInit+0x60>

    /* USER CODE END RTC_MspInit 0 */

  /** Enable access to the backup domain
  */
    HAL_PWR_EnableBkUpAccess();
 8006194:	f003 f828 	bl	80091e8 <HAL_PWR_EnableBkUpAccess>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006198:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800619c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800619e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80061a2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80061a4:	f107 0308 	add.w	r3, r7, #8
 80061a8:	4618      	mov	r0, r3
 80061aa:	f004 fb8e 	bl	800a8ca <HAL_RCCEx_PeriphCLKConfig>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d001      	beq.n	80061b8 <HAL_RTC_MspInit+0x44>
    {
      Error_Handler();
 80061b4:	f7ff fd50 	bl	8005c58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80061b8:	f7ff fd5a 	bl	8005c70 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80061bc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80061c0:	f7ff fd93 	bl	8005cea <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80061c4:	2200      	movs	r2, #0
 80061c6:	2100      	movs	r1, #0
 80061c8:	2003      	movs	r0, #3
 80061ca:	f001 ff08 	bl	8007fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80061ce:	2003      	movs	r0, #3
 80061d0:	f001 ff1f 	bl	8008012 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80061d4:	bf00      	nop
 80061d6:	3758      	adds	r7, #88	@ 0x58
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	40002800 	.word	0x40002800

080061e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b088      	sub	sp, #32
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061e8:	f107 030c 	add.w	r3, r7, #12
 80061ec:	2200      	movs	r2, #0
 80061ee:	601a      	str	r2, [r3, #0]
 80061f0:	605a      	str	r2, [r3, #4]
 80061f2:	609a      	str	r2, [r3, #8]
 80061f4:	60da      	str	r2, [r3, #12]
 80061f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a18      	ldr	r2, [pc, #96]	@ (8006260 <HAL_SPI_MspInit+0x80>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d12a      	bne.n	8006258 <HAL_SPI_MspInit+0x78>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006202:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006206:	f7ff fdc8 	bl	8005d9a <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800620a:	2001      	movs	r0, #1
 800620c:	f7ff fd41 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006210:	2002      	movs	r0, #2
 8006212:	f7ff fd3e 	bl	8005c92 <LL_AHB2_GRP1_EnableClock>
    PA1     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA4     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_4;
 8006216:	2392      	movs	r3, #146	@ 0x92
 8006218:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800621a:	2302      	movs	r3, #2
 800621c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800621e:	2300      	movs	r3, #0
 8006220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006222:	2300      	movs	r3, #0
 8006224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006226:	2305      	movs	r3, #5
 8006228:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800622a:	f107 030c 	add.w	r3, r7, #12
 800622e:	4619      	mov	r1, r3
 8006230:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006234:	f001 ff08 	bl	8008048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006238:	2310      	movs	r3, #16
 800623a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800623c:	2302      	movs	r3, #2
 800623e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006240:	2300      	movs	r3, #0
 8006242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006244:	2300      	movs	r3, #0
 8006246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006248:	2305      	movs	r3, #5
 800624a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800624c:	f107 030c 	add.w	r3, r7, #12
 8006250:	4619      	mov	r1, r3
 8006252:	4804      	ldr	r0, [pc, #16]	@ (8006264 <HAL_SPI_MspInit+0x84>)
 8006254:	f001 fef8 	bl	8008048 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8006258:	bf00      	nop
 800625a:	3720      	adds	r7, #32
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	40013000 	.word	0x40013000
 8006264:	48000400 	.word	0x48000400

08006268 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a09      	ldr	r2, [pc, #36]	@ (800629c <HAL_SPI_MspDeInit+0x34>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d10c      	bne.n	8006294 <HAL_SPI_MspDeInit+0x2c>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800627a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800627e:	f7ff fda5 	bl	8005dcc <LL_APB2_GRP1_DisableClock>
    PA1     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA4     ------> SPI1_NSS
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_4);
 8006282:	2192      	movs	r1, #146	@ 0x92
 8006284:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006288:	f002 f84e 	bl	8008328 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4);
 800628c:	2110      	movs	r1, #16
 800628e:	4804      	ldr	r0, [pc, #16]	@ (80062a0 <HAL_SPI_MspDeInit+0x38>)
 8006290:	f002 f84a 	bl	8008328 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI1_MspDeInit 1 */

    /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8006294:	bf00      	nop
 8006296:	3708      	adds	r7, #8
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	40013000 	.word	0x40013000
 80062a0:	48000400 	.word	0x48000400

080062a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80062a4:	b480      	push	{r7}
 80062a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80062a8:	bf00      	nop
 80062aa:	e7fd      	b.n	80062a8 <NMI_Handler+0x4>

080062ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80062ac:	b480      	push	{r7}
 80062ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80062b0:	bf00      	nop
 80062b2:	e7fd      	b.n	80062b0 <HardFault_Handler+0x4>

080062b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80062b4:	b480      	push	{r7}
 80062b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80062b8:	bf00      	nop
 80062ba:	e7fd      	b.n	80062b8 <MemManage_Handler+0x4>

080062bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80062c0:	bf00      	nop
 80062c2:	e7fd      	b.n	80062c0 <BusFault_Handler+0x4>

080062c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80062c4:	b480      	push	{r7}
 80062c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80062c8:	bf00      	nop
 80062ca:	e7fd      	b.n	80062c8 <UsageFault_Handler+0x4>

080062cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80062cc:	b480      	push	{r7}
 80062ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80062d0:	bf00      	nop
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80062da:	b480      	push	{r7}
 80062dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80062de:	bf00      	nop
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80062e8:	b480      	push	{r7}
 80062ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80062ec:	bf00      	nop
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80062f6:	b580      	push	{r7, lr}
 80062f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80062fa:	f000 f9a5 	bl	8006648 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80062fe:	bf00      	nop
 8006300:	bd80      	pop	{r7, pc}
	...

08006304 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8006308:	4802      	ldr	r0, [pc, #8]	@ (8006314 <RTC_WKUP_IRQHandler+0x10>)
 800630a:	f005 f8e3 	bl	800b4d4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800630e:	bf00      	nop
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	200003dc 	.word	0x200003dc

08006318 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_Pin);
 800631c:	2004      	movs	r0, #4
 800631e:	f002 f8f9 	bl	8008514 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8006322:	bf00      	nop
 8006324:	bd80      	pop	{r7, pc}

08006326 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006326:	b480      	push	{r7}
 8006328:	af00      	add	r7, sp, #0
  return 1;
 800632a:	2301      	movs	r3, #1
}
 800632c:	4618      	mov	r0, r3
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr

08006336 <_kill>:

int _kill(int pid, int sig)
{
 8006336:	b580      	push	{r7, lr}
 8006338:	b082      	sub	sp, #8
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
 800633e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006340:	f006 feea 	bl	800d118 <__errno>
 8006344:	4603      	mov	r3, r0
 8006346:	2216      	movs	r2, #22
 8006348:	601a      	str	r2, [r3, #0]
  return -1;
 800634a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800634e:	4618      	mov	r0, r3
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <_exit>:

void _exit (int status)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b082      	sub	sp, #8
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800635e:	f04f 31ff 	mov.w	r1, #4294967295
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f7ff ffe7 	bl	8006336 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006368:	bf00      	nop
 800636a:	e7fd      	b.n	8006368 <_exit+0x12>

0800636c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b086      	sub	sp, #24
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006378:	2300      	movs	r3, #0
 800637a:	617b      	str	r3, [r7, #20]
 800637c:	e00a      	b.n	8006394 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800637e:	f3af 8000 	nop.w
 8006382:	4601      	mov	r1, r0
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	60ba      	str	r2, [r7, #8]
 800638a:	b2ca      	uxtb	r2, r1
 800638c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	3301      	adds	r3, #1
 8006392:	617b      	str	r3, [r7, #20]
 8006394:	697a      	ldr	r2, [r7, #20]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	429a      	cmp	r2, r3
 800639a:	dbf0      	blt.n	800637e <_read+0x12>
  }

  return len;
 800639c:	687b      	ldr	r3, [r7, #4]
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3718      	adds	r7, #24
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b083      	sub	sp, #12
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80063ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr

080063be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80063be:	b480      	push	{r7}
 80063c0:	b083      	sub	sp, #12
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
 80063c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80063ce:	605a      	str	r2, [r3, #4]
  return 0;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	370c      	adds	r7, #12
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <_isatty>:

int _isatty(int file)
{
 80063de:	b480      	push	{r7}
 80063e0:	b083      	sub	sp, #12
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80063e6:	2301      	movs	r3, #1
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b085      	sub	sp, #20
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3714      	adds	r7, #20
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
	...

08006410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b086      	sub	sp, #24
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006418:	4a14      	ldr	r2, [pc, #80]	@ (800646c <_sbrk+0x5c>)
 800641a:	4b15      	ldr	r3, [pc, #84]	@ (8006470 <_sbrk+0x60>)
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006424:	4b13      	ldr	r3, [pc, #76]	@ (8006474 <_sbrk+0x64>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d102      	bne.n	8006432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800642c:	4b11      	ldr	r3, [pc, #68]	@ (8006474 <_sbrk+0x64>)
 800642e:	4a12      	ldr	r2, [pc, #72]	@ (8006478 <_sbrk+0x68>)
 8006430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006432:	4b10      	ldr	r3, [pc, #64]	@ (8006474 <_sbrk+0x64>)
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4413      	add	r3, r2
 800643a:	693a      	ldr	r2, [r7, #16]
 800643c:	429a      	cmp	r2, r3
 800643e:	d207      	bcs.n	8006450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006440:	f006 fe6a 	bl	800d118 <__errno>
 8006444:	4603      	mov	r3, r0
 8006446:	220c      	movs	r2, #12
 8006448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800644a:	f04f 33ff 	mov.w	r3, #4294967295
 800644e:	e009      	b.n	8006464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006450:	4b08      	ldr	r3, [pc, #32]	@ (8006474 <_sbrk+0x64>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006456:	4b07      	ldr	r3, [pc, #28]	@ (8006474 <_sbrk+0x64>)
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4413      	add	r3, r2
 800645e:	4a05      	ldr	r2, [pc, #20]	@ (8006474 <_sbrk+0x64>)
 8006460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006462:	68fb      	ldr	r3, [r7, #12]
}
 8006464:	4618      	mov	r0, r3
 8006466:	3718      	adds	r7, #24
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	20030000 	.word	0x20030000
 8006470:	00000400 	.word	0x00000400
 8006474:	20000470 	.word	0x20000470
 8006478:	200005c8 	.word	0x200005c8

0800647c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800647c:	b480      	push	{r7}
 800647e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8006480:	4b24      	ldr	r3, [pc, #144]	@ (8006514 <SystemInit+0x98>)
 8006482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006486:	4a23      	ldr	r2, [pc, #140]	@ (8006514 <SystemInit+0x98>)
 8006488:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800648c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800649a:	f043 0301 	orr.w	r3, r3, #1
 800649e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80064a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064a4:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80064a8:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80064aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80064b4:	4b18      	ldr	r3, [pc, #96]	@ (8006518 <SystemInit+0x9c>)
 80064b6:	4013      	ands	r3, r2
 80064b8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80064ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064c6:	f023 0305 	bic.w	r3, r3, #5
 80064ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80064ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064da:	f023 0301 	bic.w	r3, r3, #1
 80064de:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80064e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064e6:	4a0d      	ldr	r2, [pc, #52]	@ (800651c <SystemInit+0xa0>)
 80064e8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80064ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064ee:	4a0b      	ldr	r2, [pc, #44]	@ (800651c <SystemInit+0xa0>)
 80064f0:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80064f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006500:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8006502:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006506:	2200      	movs	r2, #0
 8006508:	619a      	str	r2, [r3, #24]
}
 800650a:	bf00      	nop
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr
 8006514:	e000ed00 	.word	0xe000ed00
 8006518:	faf6fefb 	.word	0xfaf6fefb
 800651c:	22041000 	.word	0x22041000

08006520 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8006520:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006522:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006524:	3304      	adds	r3, #4

08006526 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006526:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006528:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800652a:	d3f9      	bcc.n	8006520 <CopyDataInit>
  bx lr
 800652c:	4770      	bx	lr

0800652e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800652e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8006530:	3004      	adds	r0, #4

08006532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8006532:	4288      	cmp	r0, r1
  bcc FillZerobss
 8006534:	d3fb      	bcc.n	800652e <FillZerobss>
  bx lr
 8006536:	4770      	bx	lr

08006538 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006538:	480c      	ldr	r0, [pc, #48]	@ (800656c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800653a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800653c:	f7ff ff9e 	bl	800647c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8006540:	480b      	ldr	r0, [pc, #44]	@ (8006570 <LoopForever+0x6>)
 8006542:	490c      	ldr	r1, [pc, #48]	@ (8006574 <LoopForever+0xa>)
 8006544:	4a0c      	ldr	r2, [pc, #48]	@ (8006578 <LoopForever+0xe>)
 8006546:	2300      	movs	r3, #0
 8006548:	f7ff ffed 	bl	8006526 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800654c:	480b      	ldr	r0, [pc, #44]	@ (800657c <LoopForever+0x12>)
 800654e:	490c      	ldr	r1, [pc, #48]	@ (8006580 <LoopForever+0x16>)
 8006550:	4a0c      	ldr	r2, [pc, #48]	@ (8006584 <LoopForever+0x1a>)
 8006552:	2300      	movs	r3, #0
 8006554:	f7ff ffe7 	bl	8006526 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8006558:	480b      	ldr	r0, [pc, #44]	@ (8006588 <LoopForever+0x1e>)
 800655a:	490c      	ldr	r1, [pc, #48]	@ (800658c <LoopForever+0x22>)
 800655c:	2300      	movs	r3, #0
 800655e:	f7ff ffe8 	bl	8006532 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8006562:	f006 fddf 	bl	800d124 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8006566:	f7fe fc05 	bl	8004d74 <main>

0800656a <LoopForever>:

LoopForever:
  b LoopForever
 800656a:	e7fe      	b.n	800656a <LoopForever>
  ldr   r0, =_estack
 800656c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8006570:	20000008 	.word	0x20000008
 8006574:	200001e0 	.word	0x200001e0
 8006578:	0801c5ec 	.word	0x0801c5ec
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800657c:	20030000 	.word	0x20030000
 8006580:	20030000 	.word	0x20030000
 8006584:	0801c7c4 	.word	0x0801c7c4
  INIT_BSS _sbss, _ebss
 8006588:	200001e0 	.word	0x200001e0
 800658c:	200005c4 	.word	0x200005c4

08006590 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006590:	e7fe      	b.n	8006590 <ADC1_IRQHandler>
	...

08006594 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800659e:	4b0c      	ldr	r3, [pc, #48]	@ (80065d0 <HAL_Init+0x3c>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a0b      	ldr	r2, [pc, #44]	@ (80065d0 <HAL_Init+0x3c>)
 80065a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80065aa:	2003      	movs	r0, #3
 80065ac:	f001 fd0c 	bl	8007fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80065b0:	2000      	movs	r0, #0
 80065b2:	f000 f80f 	bl	80065d4 <HAL_InitTick>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	71fb      	strb	r3, [r7, #7]
 80065c0:	e001      	b.n	80065c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80065c2:	f7ff fc16 	bl	8005df2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80065c6:	79fb      	ldrb	r3, [r7, #7]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3708      	adds	r7, #8
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	58004000 	.word	0x58004000

080065d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80065dc:	2300      	movs	r3, #0
 80065de:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80065e0:	4b17      	ldr	r3, [pc, #92]	@ (8006640 <HAL_InitTick+0x6c>)
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d024      	beq.n	8006632 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80065e8:	f003 fede 	bl	800a3a8 <HAL_RCC_GetHCLKFreq>
 80065ec:	4602      	mov	r2, r0
 80065ee:	4b14      	ldr	r3, [pc, #80]	@ (8006640 <HAL_InitTick+0x6c>)
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	4619      	mov	r1, r3
 80065f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80065f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80065fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006600:	4618      	mov	r0, r3
 8006602:	f001 fd14 	bl	800802e <HAL_SYSTICK_Config>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10f      	bne.n	800662c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b0f      	cmp	r3, #15
 8006610:	d809      	bhi.n	8006626 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006612:	2200      	movs	r2, #0
 8006614:	6879      	ldr	r1, [r7, #4]
 8006616:	f04f 30ff 	mov.w	r0, #4294967295
 800661a:	f001 fce0 	bl	8007fde <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800661e:	4a09      	ldr	r2, [pc, #36]	@ (8006644 <HAL_InitTick+0x70>)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6013      	str	r3, [r2, #0]
 8006624:	e007      	b.n	8006636 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	73fb      	strb	r3, [r7, #15]
 800662a:	e004      	b.n	8006636 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	73fb      	strb	r3, [r7, #15]
 8006630:	e001      	b.n	8006636 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006636:	7bfb      	ldrb	r3, [r7, #15]
}
 8006638:	4618      	mov	r0, r3
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	20000014 	.word	0x20000014
 8006644:	20000010 	.word	0x20000010

08006648 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800664c:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <HAL_IncTick+0x20>)
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	461a      	mov	r2, r3
 8006652:	4b06      	ldr	r3, [pc, #24]	@ (800666c <HAL_IncTick+0x24>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4413      	add	r3, r2
 8006658:	4a04      	ldr	r2, [pc, #16]	@ (800666c <HAL_IncTick+0x24>)
 800665a:	6013      	str	r3, [r2, #0]
}
 800665c:	bf00      	nop
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	20000014 	.word	0x20000014
 800666c:	20000474 	.word	0x20000474

08006670 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006670:	b480      	push	{r7}
 8006672:	af00      	add	r7, sp, #0
  return uwTick;
 8006674:	4b03      	ldr	r3, [pc, #12]	@ (8006684 <HAL_GetTick+0x14>)
 8006676:	681b      	ldr	r3, [r3, #0]
}
 8006678:	4618      	mov	r0, r3
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	20000474 	.word	0x20000474

08006688 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8006688:	b480      	push	{r7}
 800668a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800668c:	4b03      	ldr	r3, [pc, #12]	@ (800669c <HAL_GetTickPrio+0x14>)
 800668e:	681b      	ldr	r3, [r3, #0]
}
 8006690:	4618      	mov	r0, r3
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	20000010 	.word	0x20000010

080066a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80066a8:	f7ff ffe2 	bl	8006670 <HAL_GetTick>
 80066ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b8:	d005      	beq.n	80066c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80066ba:	4b0a      	ldr	r3, [pc, #40]	@ (80066e4 <HAL_Delay+0x44>)
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	461a      	mov	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	4413      	add	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80066c6:	bf00      	nop
 80066c8:	f7ff ffd2 	bl	8006670 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d8f7      	bhi.n	80066c8 <HAL_Delay+0x28>
  {
  }
}
 80066d8:	bf00      	nop
 80066da:	bf00      	nop
 80066dc:	3710      	adds	r7, #16
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	20000014 	.word	0x20000014

080066e8 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	431a      	orrs	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8006702:	bf00      	nop
 8006704:	370c      	adds	r7, #12
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr

0800670e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800670e:	b480      	push	{r7}
 8006710:	b083      	sub	sp, #12
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
 8006716:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	431a      	orrs	r2, r3
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	609a      	str	r2, [r3, #8]
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006744:	4618      	mov	r0, r3
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
 800675c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	3360      	adds	r3, #96	@ 0x60
 8006762:	461a      	mov	r2, r3
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	4413      	add	r3, r2
 800676a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	4b08      	ldr	r3, [pc, #32]	@ (8006794 <LL_ADC_SetOffset+0x44>)
 8006772:	4013      	ands	r3, r2
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800677a:	683a      	ldr	r2, [r7, #0]
 800677c:	430a      	orrs	r2, r1
 800677e:	4313      	orrs	r3, r2
 8006780:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006788:	bf00      	nop
 800678a:	371c      	adds	r7, #28
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr
 8006794:	03fff000 	.word	0x03fff000

08006798 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	3360      	adds	r3, #96	@ 0x60
 80067a6:	461a      	mov	r2, r3
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3714      	adds	r7, #20
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b087      	sub	sp, #28
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	3360      	adds	r3, #96	@ 0x60
 80067d4:	461a      	mov	r2, r3
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	4413      	add	r3, r2
 80067dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	431a      	orrs	r2, r3
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80067ee:	bf00      	nop
 80067f0:	371c      	adds	r7, #28
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr

080067fa <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80067fa:	b480      	push	{r7}
 80067fc:	b083      	sub	sp, #12
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800680e:	2301      	movs	r3, #1
 8006810:	e000      	b.n	8006814 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006812:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8006814:	4618      	mov	r0, r3
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006820:	b480      	push	{r7}
 8006822:	b087      	sub	sp, #28
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	3330      	adds	r3, #48	@ 0x30
 8006830:	461a      	mov	r2, r3
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	0a1b      	lsrs	r3, r3, #8
 8006836:	009b      	lsls	r3, r3, #2
 8006838:	f003 030c 	and.w	r3, r3, #12
 800683c:	4413      	add	r3, r2
 800683e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	f003 031f 	and.w	r3, r3, #31
 800684a:	211f      	movs	r1, #31
 800684c:	fa01 f303 	lsl.w	r3, r1, r3
 8006850:	43db      	mvns	r3, r3
 8006852:	401a      	ands	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	0e9b      	lsrs	r3, r3, #26
 8006858:	f003 011f 	and.w	r1, r3, #31
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	f003 031f 	and.w	r3, r3, #31
 8006862:	fa01 f303 	lsl.w	r3, r1, r3
 8006866:	431a      	orrs	r2, r3
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800686c:	bf00      	nop
 800686e:	371c      	adds	r7, #28
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006878:	b480      	push	{r7}
 800687a:	b087      	sub	sp, #28
 800687c:	af00      	add	r7, sp, #0
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	3314      	adds	r3, #20
 8006888:	461a      	mov	r2, r3
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	0e5b      	lsrs	r3, r3, #25
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	f003 0304 	and.w	r3, r3, #4
 8006894:	4413      	add	r3, r2
 8006896:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	0d1b      	lsrs	r3, r3, #20
 80068a0:	f003 031f 	and.w	r3, r3, #31
 80068a4:	2107      	movs	r1, #7
 80068a6:	fa01 f303 	lsl.w	r3, r1, r3
 80068aa:	43db      	mvns	r3, r3
 80068ac:	401a      	ands	r2, r3
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	0d1b      	lsrs	r3, r3, #20
 80068b2:	f003 031f 	and.w	r3, r3, #31
 80068b6:	6879      	ldr	r1, [r7, #4]
 80068b8:	fa01 f303 	lsl.w	r3, r1, r3
 80068bc:	431a      	orrs	r2, r3
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
	...

080068d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068e8:	43db      	mvns	r3, r3
 80068ea:	401a      	ands	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f003 0318 	and.w	r3, r3, #24
 80068f2:	4908      	ldr	r1, [pc, #32]	@ (8006914 <LL_ADC_SetChannelSingleDiff+0x44>)
 80068f4:	40d9      	lsrs	r1, r3
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	400b      	ands	r3, r1
 80068fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068fe:	431a      	orrs	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006906:	bf00      	nop
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	0007ffff 	.word	0x0007ffff

08006918 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006928:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	6093      	str	r3, [r2, #8]
}
 8006930:	bf00      	nop
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800693c:	b480      	push	{r7}
 800693e:	b083      	sub	sp, #12
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800694c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006950:	d101      	bne.n	8006956 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006952:	2301      	movs	r3, #1
 8006954:	e000      	b.n	8006958 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006956:	2300      	movs	r3, #0
}
 8006958:	4618      	mov	r0, r3
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006974:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006978:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800699c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069a0:	d101      	bne.n	80069a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80069a2:	2301      	movs	r3, #1
 80069a4:	e000      	b.n	80069a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80069c8:	f043 0201 	orr.w	r2, r3, #1
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80069f0:	f043 0202 	orr.w	r2, r3, #2
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f003 0301 	and.w	r3, r3, #1
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d101      	bne.n	8006a1c <LL_ADC_IsEnabled+0x18>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e000      	b.n	8006a1e <LL_ADC_IsEnabled+0x1a>
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	370c      	adds	r7, #12
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr

08006a2a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b083      	sub	sp, #12
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d101      	bne.n	8006a42 <LL_ADC_IsDisableOngoing+0x18>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e000      	b.n	8006a44 <LL_ADC_IsDisableOngoing+0x1a>
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a64:	f043 0204 	orr.w	r2, r3, #4
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006a6c:	bf00      	nop
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a8c:	f043 0210 	orr.w	r2, r3, #16
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006a94:	bf00      	nop
 8006a96:	370c      	adds	r7, #12
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f003 0304 	and.w	r3, r3, #4
 8006ab0:	2b04      	cmp	r3, #4
 8006ab2:	d101      	bne.n	8006ab8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e000      	b.n	8006aba <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	370c      	adds	r7, #12
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr

08006ac6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006ac6:	b480      	push	{r7}
 8006ac8:	b083      	sub	sp, #12
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ad6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006ada:	f043 0220 	orr.w	r2, r3, #32
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006ae2:	bf00      	nop
 8006ae4:	370c      	adds	r7, #12
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006aee:	b480      	push	{r7}
 8006af0:	b083      	sub	sp, #12
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 0308 	and.w	r3, r3, #8
 8006afe:	2b08      	cmp	r3, #8
 8006b00:	d101      	bne.n	8006b06 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006b02:	2301      	movs	r3, #1
 8006b04:	e000      	b.n	8006b08 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b088      	sub	sp, #32
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8006b20:	2300      	movs	r3, #0
 8006b22:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006b24:	2300      	movs	r3, #0
 8006b26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d101      	bne.n	8006b32 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e12e      	b.n	8006d90 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d109      	bne.n	8006b54 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f7ff f95d 	bl	8005e00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff feef 	bl	800693c <LL_ADC_IsDeepPowerDownEnabled>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d004      	beq.n	8006b6e <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7ff fed5 	bl	8006918 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4618      	mov	r0, r3
 8006b74:	f7ff ff0a 	bl	800698c <LL_ADC_IsInternalRegulatorEnabled>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d115      	bne.n	8006baa <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4618      	mov	r0, r3
 8006b84:	f7ff feee 	bl	8006964 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006b88:	4b83      	ldr	r3, [pc, #524]	@ (8006d98 <HAL_ADC_Init+0x284>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	099b      	lsrs	r3, r3, #6
 8006b8e:	4a83      	ldr	r2, [pc, #524]	@ (8006d9c <HAL_ADC_Init+0x288>)
 8006b90:	fba2 2303 	umull	r2, r3, r2, r3
 8006b94:	099b      	lsrs	r3, r3, #6
 8006b96:	3301      	adds	r3, #1
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006b9c:	e002      	b.n	8006ba4 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1f9      	bne.n	8006b9e <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7ff feec 	bl	800698c <LL_ADC_IsInternalRegulatorEnabled>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d10d      	bne.n	8006bd6 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bbe:	f043 0210 	orr.w	r2, r3, #16
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bca:	f043 0201 	orr.w	r2, r3, #1
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f7ff ff60 	bl	8006aa0 <LL_ADC_REG_IsConversionOngoing>
 8006be0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be6:	f003 0310 	and.w	r3, r3, #16
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f040 80c7 	bne.w	8006d7e <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	f040 80c3 	bne.w	8006d7e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bfc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006c00:	f043 0202 	orr.w	r2, r3, #2
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7ff fef9 	bl	8006a04 <LL_ADC_IsEnabled>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10b      	bne.n	8006c30 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006c18:	4861      	ldr	r0, [pc, #388]	@ (8006da0 <HAL_ADC_Init+0x28c>)
 8006c1a:	f7ff fef3 	bl	8006a04 <LL_ADC_IsEnabled>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d105      	bne.n	8006c30 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	485e      	ldr	r0, [pc, #376]	@ (8006da4 <HAL_ADC_Init+0x290>)
 8006c2c:	f7ff fd5c 	bl	80066e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	7e5b      	ldrb	r3, [r3, #25]
 8006c34:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006c3a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8006c40:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8006c46:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c4e:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8006c50:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006c52:	69ba      	ldr	r2, [r7, #24]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d106      	bne.n	8006c70 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c66:	3b01      	subs	r3, #1
 8006c68:	045b      	lsls	r3, r3, #17
 8006c6a:	69ba      	ldr	r2, [r7, #24]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d009      	beq.n	8006c8c <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c7c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c84:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006c86:	69ba      	ldr	r2, [r7, #24]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68da      	ldr	r2, [r3, #12]
 8006c92:	4b45      	ldr	r3, [pc, #276]	@ (8006da8 <HAL_ADC_Init+0x294>)
 8006c94:	4013      	ands	r3, r2
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	6812      	ldr	r2, [r2, #0]
 8006c9a:	69b9      	ldr	r1, [r7, #24]
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f7ff fefb 	bl	8006aa0 <LL_ADC_REG_IsConversionOngoing>
 8006caa:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7ff ff1c 	bl	8006aee <LL_ADC_INJ_IsConversionOngoing>
 8006cb6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d13d      	bne.n	8006d3a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d13a      	bne.n	8006d3a <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006cc8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006cd0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ce0:	f023 0302 	bic.w	r3, r3, #2
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	6812      	ldr	r2, [r2, #0]
 8006ce8:	69b9      	ldr	r1, [r7, #24]
 8006cea:	430b      	orrs	r3, r1
 8006cec:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d118      	bne.n	8006d2a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006d02:	f023 0304 	bic.w	r3, r3, #4
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006d0e:	4311      	orrs	r1, r2
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006d14:	4311      	orrs	r1, r2
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	431a      	orrs	r2, r3
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f042 0201 	orr.w	r2, r2, #1
 8006d26:	611a      	str	r2, [r3, #16]
 8006d28:	e007      	b.n	8006d3a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	691a      	ldr	r2, [r3, #16]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f022 0201 	bic.w	r2, r2, #1
 8006d38:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d10c      	bne.n	8006d5c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d48:	f023 010f 	bic.w	r1, r3, #15
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	69db      	ldr	r3, [r3, #28]
 8006d50:	1e5a      	subs	r2, r3, #1
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	430a      	orrs	r2, r1
 8006d58:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d5a:	e007      	b.n	8006d6c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f022 020f 	bic.w	r2, r2, #15
 8006d6a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d70:	f023 0303 	bic.w	r3, r3, #3
 8006d74:	f043 0201 	orr.w	r2, r3, #1
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	655a      	str	r2, [r3, #84]	@ 0x54
 8006d7c:	e007      	b.n	8006d8e <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d82:	f043 0210 	orr.w	r2, r3, #16
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006d8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3720      	adds	r7, #32
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	2000000c 	.word	0x2000000c
 8006d9c:	053e2d63 	.word	0x053e2d63
 8006da0:	50040000 	.word	0x50040000
 8006da4:	50040300 	.word	0x50040300
 8006da8:	fff0c007 	.word	0xfff0c007

08006dac <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d101      	bne.n	8006dbe <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e118      	b.n	8006ff0 <HAL_ADC_DeInit+0x244>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dc2:	f043 0202 	orr.w	r2, r3, #2
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Stop potential conversion on going */
#if  defined(ADC_SUPPORT_2_5_MSPS)
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006dca:	2103      	movs	r1, #3
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 fe07 	bl	80079e0 <ADC_ConversionStop>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	73fb      	strb	r3, [r7, #15]
  /* Flush register JSQR: reset the queue sequencer when injected             */
  /* queue sequencer is enabled and ADC disabled.                             */
  /* The software and hardware triggers of the injected sequence are both     */
  /* internally disabled just after the completion of the last valid          */
  /* injected sequence.                                                       */
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68da      	ldr	r2, [r3, #12]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8006de4:	60da      	str	r2, [r3, #12]
#endif

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006de6:	7bfb      	ldrb	r3, [r7, #15]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d10a      	bne.n	8006e02 <HAL_ADC_DeInit+0x56>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 ff2d 	bl	8007c4c <ADC_Disable>
 8006df2:	4603      	mov	r3, r0
 8006df4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006df6:	7bfb      	ldrb	r3, [r7, #15]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d102      	bne.n	8006e02 <HAL_ADC_DeInit+0x56>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Reset register IER */
#if defined(ADC_SUPPORT_2_5_MSPS)
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
                              ADC_IT_EOCAL | ADC_IT_CCRDY));
#else
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f422 62fc 	bic.w	r2, r2, #2016	@ 0x7e0
 8006e10:	605a      	str	r2, [r3, #4]
                              ADC_IT_JEOS  | ADC_IT_JEOC | ADC_IT_JQOVF));
#endif /* ADC_SUPPORT_2_5_MSPS */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOS   | ADC_IT_EOC  | ADC_IT_OVR   |
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	685a      	ldr	r2, [r3, #4]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f022 021f 	bic.w	r2, r2, #31
 8006e20:	605a      	str	r2, [r3, #4]
  /* Reset register ISR */
#if defined(ADC_SUPPORT_2_5_MSPS)
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
                              ADC_FLAG_EOCAL | ADC_FLAG_CCRDY));
#else
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8006e2a:	601a      	str	r2, [r3, #0]
                              ADC_FLAG_JEOS  | ADC_FLAG_JEOC | ADC_FLAG_JQOVF));
#endif /* ADC_SUPPORT_2_5_MSPS */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOS   | ADC_FLAG_EOC  | ADC_FLAG_OVR  |
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	221f      	movs	r2, #31
 8006e32:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,
     ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set":
     no direct reset applicable.
     Update CR register to reset value where doable by software */
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	689a      	ldr	r2, [r3, #8]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f022 42a0 	bic.w	r2, r2, #1342177280	@ 0x50000000
 8006e42:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	689a      	ldr	r2, [r3, #8]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8006e52:	609a      	str	r2, [r3, #8]

  /* Reset register CFGR */
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_FIELDS);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68d9      	ldr	r1, [r3, #12]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	4b66      	ldr	r3, [pc, #408]	@ (8006ff8 <HAL_ADC_DeInit+0x24c>)
 8006e60:	400b      	ands	r3, r1
 8006e62:	60d3      	str	r3, [r2, #12]
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8006e72:	60da      	str	r2, [r3, #12]

  /* Reset register CFGR2 */
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	6812      	ldr	r2, [r2, #0]
 8006e7e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006e82:	f023 0307 	bic.w	r3, r3, #7
 8006e86:	6113      	str	r3, [r2, #16]
            ADC_CFGR2_OVSR  | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE);

  /* Reset register SMPR1 */
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	695a      	ldr	r2, [r3, #20]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8006e96:	615a      	str	r2, [r3, #20]

  /* Reset register SMPR2 */
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	699a      	ldr	r2, [r3, #24]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f002 4278 	and.w	r2, r2, #4160749568	@ 0xf8000000
 8006ea6:	619a      	str	r2, [r3, #24]
            ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13 |
            ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10);

  /* Reset register TR1 */
  CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6a1a      	ldr	r2, [r3, #32]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8006eb6:	621a      	str	r2, [r3, #32]

  /* Reset register TR2 */
  CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 8006ec6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset register TR3 */
  CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 8006ed6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register SQR1 */
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	4b46      	ldr	r3, [pc, #280]	@ (8006ffc <HAL_ADC_DeInit+0x250>)
 8006ee4:	400b      	ands	r3, r1
 8006ee6:	6313      	str	r3, [r2, #48]	@ 0x30
            ADC_SQR1_SQ1 | ADC_SQR1_L);

  /* Reset register SQR2 */
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	4b43      	ldr	r3, [pc, #268]	@ (8007000 <HAL_ADC_DeInit+0x254>)
 8006ef4:	400b      	ands	r3, r1
 8006ef6:	6353      	str	r3, [r2, #52]	@ 0x34
            ADC_SQR2_SQ6 | ADC_SQR2_SQ5);

  /* Reset register SQR3 */
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	4b3f      	ldr	r3, [pc, #252]	@ (8007000 <HAL_ADC_DeInit+0x254>)
 8006f04:	400b      	ands	r3, r1
 8006f06:	6393      	str	r3, [r2, #56]	@ 0x38
            ADC_SQR3_SQ11 | ADC_SQR3_SQ10);

  /* Reset register SQR4 */
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	6812      	ldr	r2, [r2, #0]
 8006f12:	f423 63fb 	bic.w	r3, r3, #2008	@ 0x7d8
 8006f16:	f023 0307 	bic.w	r3, r3, #7
 8006f1a:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register OFR1 */
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	4b37      	ldr	r3, [pc, #220]	@ (8007004 <HAL_ADC_DeInit+0x258>)
 8006f28:	400b      	ands	r3, r1
 8006f2a:	6613      	str	r3, [r2, #96]	@ 0x60
  /* Reset register OFR2 */
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	4b33      	ldr	r3, [pc, #204]	@ (8007004 <HAL_ADC_DeInit+0x258>)
 8006f38:	400b      	ands	r3, r1
 8006f3a:	6653      	str	r3, [r2, #100]	@ 0x64
  /* Reset register OFR3 */
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	4b2f      	ldr	r3, [pc, #188]	@ (8007004 <HAL_ADC_DeInit+0x258>)
 8006f48:	400b      	ands	r3, r1
 8006f4a:	6693      	str	r3, [r2, #104]	@ 0x68
  /* Reset register OFR4 */
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	4b2b      	ldr	r3, [pc, #172]	@ (8007004 <HAL_ADC_DeInit+0x258>)
 8006f58:	400b      	ands	r3, r1
 8006f5a:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Reset registers JDR1, JDR2, JDR3, JDR4 */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register AWD2CR */
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	6812      	ldr	r2, [r2, #0]
 8006f68:	0cdb      	lsrs	r3, r3, #19
 8006f6a:	04db      	lsls	r3, r3, #19
 8006f6c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Reset register AWD3CR */
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	6812      	ldr	r2, [r2, #0]
 8006f7c:	0cdb      	lsrs	r3, r3, #19
 8006f7e:	04db      	lsls	r3, r3, #19
 8006f80:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

  /* Reset register DIFSEL */
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	6812      	ldr	r2, [r2, #0]
 8006f90:	0cdb      	lsrs	r3, r3, #19
 8006f92:	04db      	lsls	r3, r3, #19
 8006f94:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Reset register CALFACT */
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 8006fa8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* ========== Reset common ADC registers ========== */

  /* Software is allowed to change common parameters only when all the other
     ADCs are disabled.   */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006fac:	4816      	ldr	r0, [pc, #88]	@ (8007008 <HAL_ADC_DeInit+0x25c>)
 8006fae:	f7ff fd29 	bl	8006a04 <LL_ADC_IsEnabled>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d107      	bne.n	8006fc8 <HAL_ADC_DeInit+0x21c>
      - multimode related parameters (when this feature is available): MDMA,
        DMACFG, DELAY, DUAL (set by HAL_ADCEx_MultiModeConfigChannel() API)
      - internal measurement paths: Vbat, temperature sensor, Vref (set into
        HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() )
    */
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8006fb8:	4b14      	ldr	r3, [pc, #80]	@ (800700c <HAL_ADC_DeInit+0x260>)
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	4a13      	ldr	r2, [pc, #76]	@ (800700c <HAL_ADC_DeInit+0x260>)
 8006fbe:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8006fc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fc6:	6093      	str	r3, [r2, #8]

  /* DeInit the low level hardware: RCC clock, NVIC */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware: RCC clock, NVIC */
  HAL_ADC_MspDeInit(hadc);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f7fe ff6d 	bl	8005ea8 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	659a      	str	r2, [r3, #88]	@ 0x58
#if  defined(ADC_SUPPORT_2_5_MSPS)
  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
#else
  /* Reset injected channel configuration parameters */
  hadc->InjectionConfig.ContextQueue = 0;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hadc->InjectionConfig.ChannelCount = 0;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}
 8006ff8:	80008004 	.word	0x80008004
 8006ffc:	e0820830 	.word	0xe0820830
 8007000:	e0820820 	.word	0xe0820820
 8007004:	03fff000 	.word	0x03fff000
 8007008:	50040000 	.word	0x50040000
 800700c:	50040300 	.word	0x50040300

08007010 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4618      	mov	r0, r3
 800701e:	f7ff fd3f 	bl	8006aa0 <LL_ADC_REG_IsConversionOngoing>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d140      	bne.n	80070aa <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800702e:	2b01      	cmp	r3, #1
 8007030:	d101      	bne.n	8007036 <HAL_ADC_Start+0x26>
 8007032:	2302      	movs	r3, #2
 8007034:	e03c      	b.n	80070b0 <HAL_ADC_Start+0xa0>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2201      	movs	r2, #1
 800703a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 fd8a 	bl	8007b58 <ADC_Enable>
 8007044:	4603      	mov	r3, r0
 8007046:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8007048:	7bfb      	ldrb	r3, [r7, #15]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d128      	bne.n	80070a0 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007052:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007056:	f023 0301 	bic.w	r3, r3, #1
 800705a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007066:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800706a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800706e:	d106      	bne.n	800707e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007074:	f023 0206 	bic.w	r2, r3, #6
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	659a      	str	r2, [r3, #88]	@ 0x58
 800707c:	e002      	b.n	8007084 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	221c      	movs	r2, #28
 800708a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4618      	mov	r0, r3
 800709a:	f7ff fcd9 	bl	8006a50 <LL_ADC_REG_StartConversion>
 800709e:	e006      	b.n	80070ae <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80070a8:	e001      	b.n	80070ae <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80070aa:	2302      	movs	r3, #2
 80070ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80070ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d101      	bne.n	80070ce <HAL_ADC_Stop+0x16>
 80070ca:	2302      	movs	r3, #2
 80070cc:	e023      	b.n	8007116 <HAL_ADC_Stop+0x5e>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80070d6:	2103      	movs	r1, #3
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fc81 	bl	80079e0 <ADC_ConversionStop>
 80070de:	4603      	mov	r3, r0
 80070e0:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d111      	bne.n	800710c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 fdaf 	bl	8007c4c <ADC_Disable>
 80070ee:	4603      	mov	r3, r0
 80070f0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80070f2:	7bfb      	ldrb	r3, [r7, #15]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d109      	bne.n	800710c <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007100:	f023 0301 	bic.w	r3, r3, #1
 8007104:	f043 0201 	orr.w	r2, r3, #1
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007114:	7bfb      	ldrb	r3, [r7, #15]
}
 8007116:	4618      	mov	r0, r3
 8007118:	3710      	adds	r7, #16
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b084      	sub	sp, #16
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
 8007126:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	695b      	ldr	r3, [r3, #20]
 800712c:	2b08      	cmp	r3, #8
 800712e:	d102      	bne.n	8007136 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8007130:	2308      	movs	r3, #8
 8007132:	60fb      	str	r3, [r7, #12]
 8007134:	e010      	b.n	8007158 <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f003 0301 	and.w	r3, r3, #1
 8007140:	2b00      	cmp	r3, #0
 8007142:	d007      	beq.n	8007154 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007148:	f043 0220 	orr.w	r2, r3, #32
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e06d      	b.n	8007230 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8007154:	2304      	movs	r3, #4
 8007156:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8007158:	f7ff fa8a 	bl	8006670 <HAL_GetTick>
 800715c:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800715e:	e021      	b.n	80071a4 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007166:	d01d      	beq.n	80071a4 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8007168:	f7ff fa82 	bl	8006670 <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	429a      	cmp	r2, r3
 8007176:	d302      	bcc.n	800717e <HAL_ADC_PollForConversion+0x60>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d112      	bne.n	80071a4 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	4013      	ands	r3, r2
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10b      	bne.n	80071a4 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007190:	f043 0204 	orr.w	r2, r3, #4
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e045      	b.n	8007230 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	4013      	ands	r3, r2
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d0d6      	beq.n	8007160 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071b6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4618      	mov	r0, r3
 80071c4:	f7ff fb19 	bl	80067fa <LL_ADC_REG_IsTriggerSourceSWStart>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d01c      	beq.n	8007208 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	7e5b      	ldrb	r3, [r3, #25]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d118      	bne.n	8007208 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0308 	and.w	r3, r3, #8
 80071e0:	2b08      	cmp	r3, #8
 80071e2:	d111      	bne.n	8007208 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d105      	bne.n	8007208 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007200:	f043 0201 	orr.w	r2, r3, #1
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2b08      	cmp	r3, #8
 800720c:	d104      	bne.n	8007218 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	2208      	movs	r2, #8
 8007214:	601a      	str	r2, [r3, #0]
 8007216:	e00a      	b.n	800722e <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007222:	2b00      	cmp	r3, #0
 8007224:	d103      	bne.n	800722e <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	220c      	movs	r2, #12
 800722c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3710      	adds	r7, #16
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8007246:	4618      	mov	r0, r3
 8007248:	370c      	adds	r7, #12
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
	...

08007254 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b0b6      	sub	sp, #216	@ 0xd8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800725e:	2300      	movs	r3, #0
 8007260:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007264:	2300      	movs	r3, #0
 8007266:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800726e:	2b01      	cmp	r3, #1
 8007270:	d101      	bne.n	8007276 <HAL_ADC_ConfigChannel+0x22>
 8007272:	2302      	movs	r3, #2
 8007274:	e39f      	b.n	80079b6 <HAL_ADC_ConfigChannel+0x762>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4618      	mov	r0, r3
 8007284:	f7ff fc0c 	bl	8006aa0 <LL_ADC_REG_IsConversionOngoing>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	f040 8384 	bne.w	8007998 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6818      	ldr	r0, [r3, #0]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	6859      	ldr	r1, [r3, #4]
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	461a      	mov	r2, r3
 800729e:	f7ff fabf 	bl	8006820 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7ff fbfa 	bl	8006aa0 <LL_ADC_REG_IsConversionOngoing>
 80072ac:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff fc1a 	bl	8006aee <LL_ADC_INJ_IsConversionOngoing>
 80072ba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80072be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f040 81a6 	bne.w	8007614 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80072c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f040 81a1 	bne.w	8007614 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6818      	ldr	r0, [r3, #0]
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	6819      	ldr	r1, [r3, #0]
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	461a      	mov	r2, r3
 80072e0:	f7ff faca 	bl	8006878 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	695a      	ldr	r2, [r3, #20]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	08db      	lsrs	r3, r3, #3
 80072f0:	f003 0303 	and.w	r3, r3, #3
 80072f4:	005b      	lsls	r3, r3, #1
 80072f6:	fa02 f303 	lsl.w	r3, r2, r3
 80072fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	691b      	ldr	r3, [r3, #16]
 8007302:	2b04      	cmp	r3, #4
 8007304:	d00a      	beq.n	800731c <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6818      	ldr	r0, [r3, #0]
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	6919      	ldr	r1, [r3, #16]
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007316:	f7ff fa1b 	bl	8006750 <LL_ADC_SetOffset>
 800731a:	e17b      	b.n	8007614 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2100      	movs	r1, #0
 8007322:	4618      	mov	r0, r3
 8007324:	f7ff fa38 	bl	8006798 <LL_ADC_GetOffsetChannel>
 8007328:	4603      	mov	r3, r0
 800732a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10a      	bne.n	8007348 <HAL_ADC_ConfigChannel+0xf4>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	2100      	movs	r1, #0
 8007338:	4618      	mov	r0, r3
 800733a:	f7ff fa2d 	bl	8006798 <LL_ADC_GetOffsetChannel>
 800733e:	4603      	mov	r3, r0
 8007340:	0e9b      	lsrs	r3, r3, #26
 8007342:	f003 021f 	and.w	r2, r3, #31
 8007346:	e01e      	b.n	8007386 <HAL_ADC_ConfigChannel+0x132>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2100      	movs	r1, #0
 800734e:	4618      	mov	r0, r3
 8007350:	f7ff fa22 	bl	8006798 <LL_ADC_GetOffsetChannel>
 8007354:	4603      	mov	r3, r0
 8007356:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800735a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800735e:	fa93 f3a3 	rbit	r3, r3
 8007362:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007366:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800736a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800736e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8007376:	2320      	movs	r3, #32
 8007378:	e004      	b.n	8007384 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 800737a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800737e:	fab3 f383 	clz	r3, r3
 8007382:	b2db      	uxtb	r3, r3
 8007384:	461a      	mov	r2, r3
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800738e:	2b00      	cmp	r3, #0
 8007390:	d105      	bne.n	800739e <HAL_ADC_ConfigChannel+0x14a>
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	0e9b      	lsrs	r3, r3, #26
 8007398:	f003 031f 	and.w	r3, r3, #31
 800739c:	e018      	b.n	80073d0 <HAL_ADC_ConfigChannel+0x17c>
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80073aa:	fa93 f3a3 	rbit	r3, r3
 80073ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80073b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80073ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d101      	bne.n	80073c6 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 80073c2:	2320      	movs	r3, #32
 80073c4:	e004      	b.n	80073d0 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 80073c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80073ca:	fab3 f383 	clz	r3, r3
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d106      	bne.n	80073e2 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2200      	movs	r2, #0
 80073da:	2100      	movs	r1, #0
 80073dc:	4618      	mov	r0, r3
 80073de:	f7ff f9f1 	bl	80067c4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2101      	movs	r1, #1
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7ff f9d5 	bl	8006798 <LL_ADC_GetOffsetChannel>
 80073ee:	4603      	mov	r3, r0
 80073f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10a      	bne.n	800740e <HAL_ADC_ConfigChannel+0x1ba>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2101      	movs	r1, #1
 80073fe:	4618      	mov	r0, r3
 8007400:	f7ff f9ca 	bl	8006798 <LL_ADC_GetOffsetChannel>
 8007404:	4603      	mov	r3, r0
 8007406:	0e9b      	lsrs	r3, r3, #26
 8007408:	f003 021f 	and.w	r2, r3, #31
 800740c:	e01e      	b.n	800744c <HAL_ADC_ConfigChannel+0x1f8>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	2101      	movs	r1, #1
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff f9bf 	bl	8006798 <LL_ADC_GetOffsetChannel>
 800741a:	4603      	mov	r3, r0
 800741c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007420:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007424:	fa93 f3a3 	rbit	r3, r3
 8007428:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800742c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007430:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8007434:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 800743c:	2320      	movs	r3, #32
 800743e:	e004      	b.n	800744a <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8007440:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007444:	fab3 f383 	clz	r3, r3
 8007448:	b2db      	uxtb	r3, r3
 800744a:	461a      	mov	r2, r3
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007454:	2b00      	cmp	r3, #0
 8007456:	d105      	bne.n	8007464 <HAL_ADC_ConfigChannel+0x210>
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	0e9b      	lsrs	r3, r3, #26
 800745e:	f003 031f 	and.w	r3, r3, #31
 8007462:	e018      	b.n	8007496 <HAL_ADC_ConfigChannel+0x242>
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800746c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007470:	fa93 f3a3 	rbit	r3, r3
 8007474:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007478:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800747c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007480:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007484:	2b00      	cmp	r3, #0
 8007486:	d101      	bne.n	800748c <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8007488:	2320      	movs	r3, #32
 800748a:	e004      	b.n	8007496 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 800748c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007490:	fab3 f383 	clz	r3, r3
 8007494:	b2db      	uxtb	r3, r3
 8007496:	429a      	cmp	r2, r3
 8007498:	d106      	bne.n	80074a8 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2200      	movs	r2, #0
 80074a0:	2101      	movs	r1, #1
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7ff f98e 	bl	80067c4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2102      	movs	r1, #2
 80074ae:	4618      	mov	r0, r3
 80074b0:	f7ff f972 	bl	8006798 <LL_ADC_GetOffsetChannel>
 80074b4:	4603      	mov	r3, r0
 80074b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d10a      	bne.n	80074d4 <HAL_ADC_ConfigChannel+0x280>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2102      	movs	r1, #2
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7ff f967 	bl	8006798 <LL_ADC_GetOffsetChannel>
 80074ca:	4603      	mov	r3, r0
 80074cc:	0e9b      	lsrs	r3, r3, #26
 80074ce:	f003 021f 	and.w	r2, r3, #31
 80074d2:	e01e      	b.n	8007512 <HAL_ADC_ConfigChannel+0x2be>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2102      	movs	r1, #2
 80074da:	4618      	mov	r0, r3
 80074dc:	f7ff f95c 	bl	8006798 <LL_ADC_GetOffsetChannel>
 80074e0:	4603      	mov	r3, r0
 80074e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074ea:	fa93 f3a3 	rbit	r3, r3
 80074ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80074f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80074fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d101      	bne.n	8007506 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8007502:	2320      	movs	r3, #32
 8007504:	e004      	b.n	8007510 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8007506:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800750a:	fab3 f383 	clz	r3, r3
 800750e:	b2db      	uxtb	r3, r3
 8007510:	461a      	mov	r2, r3
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800751a:	2b00      	cmp	r3, #0
 800751c:	d105      	bne.n	800752a <HAL_ADC_ConfigChannel+0x2d6>
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	0e9b      	lsrs	r3, r3, #26
 8007524:	f003 031f 	and.w	r3, r3, #31
 8007528:	e016      	b.n	8007558 <HAL_ADC_ConfigChannel+0x304>
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007532:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007536:	fa93 f3a3 	rbit	r3, r3
 800753a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800753c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800753e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8007542:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007546:	2b00      	cmp	r3, #0
 8007548:	d101      	bne.n	800754e <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 800754a:	2320      	movs	r3, #32
 800754c:	e004      	b.n	8007558 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 800754e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007552:	fab3 f383 	clz	r3, r3
 8007556:	b2db      	uxtb	r3, r3
 8007558:	429a      	cmp	r2, r3
 800755a:	d106      	bne.n	800756a <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2200      	movs	r2, #0
 8007562:	2102      	movs	r1, #2
 8007564:	4618      	mov	r0, r3
 8007566:	f7ff f92d 	bl	80067c4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2103      	movs	r1, #3
 8007570:	4618      	mov	r0, r3
 8007572:	f7ff f911 	bl	8006798 <LL_ADC_GetOffsetChannel>
 8007576:	4603      	mov	r3, r0
 8007578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10a      	bne.n	8007596 <HAL_ADC_ConfigChannel+0x342>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2103      	movs	r1, #3
 8007586:	4618      	mov	r0, r3
 8007588:	f7ff f906 	bl	8006798 <LL_ADC_GetOffsetChannel>
 800758c:	4603      	mov	r3, r0
 800758e:	0e9b      	lsrs	r3, r3, #26
 8007590:	f003 021f 	and.w	r2, r3, #31
 8007594:	e017      	b.n	80075c6 <HAL_ADC_ConfigChannel+0x372>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2103      	movs	r1, #3
 800759c:	4618      	mov	r0, r3
 800759e:	f7ff f8fb 	bl	8006798 <LL_ADC_GetOffsetChannel>
 80075a2:	4603      	mov	r3, r0
 80075a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075a8:	fa93 f3a3 	rbit	r3, r3
 80075ac:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80075ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075b0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80075b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d101      	bne.n	80075bc <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 80075b8:	2320      	movs	r3, #32
 80075ba:	e003      	b.n	80075c4 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 80075bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075be:	fab3 f383 	clz	r3, r3
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	461a      	mov	r2, r3
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d105      	bne.n	80075de <HAL_ADC_ConfigChannel+0x38a>
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	0e9b      	lsrs	r3, r3, #26
 80075d8:	f003 031f 	and.w	r3, r3, #31
 80075dc:	e011      	b.n	8007602 <HAL_ADC_ConfigChannel+0x3ae>
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075e6:	fa93 f3a3 	rbit	r3, r3
 80075ea:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80075ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80075f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d101      	bne.n	80075fa <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 80075f6:	2320      	movs	r3, #32
 80075f8:	e003      	b.n	8007602 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 80075fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80075fc:	fab3 f383 	clz	r3, r3
 8007600:	b2db      	uxtb	r3, r3
 8007602:	429a      	cmp	r2, r3
 8007604:	d106      	bne.n	8007614 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	2200      	movs	r2, #0
 800760c:	2103      	movs	r1, #3
 800760e:	4618      	mov	r0, r3
 8007610:	f7ff f8d8 	bl	80067c4 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4618      	mov	r0, r3
 800761a:	f7ff f9f3 	bl	8006a04 <LL_ADC_IsEnabled>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	f040 81c2 	bne.w	80079aa <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6818      	ldr	r0, [r3, #0]
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	6819      	ldr	r1, [r3, #0]
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	461a      	mov	r2, r3
 8007634:	f7ff f94c 	bl	80068d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	4a8e      	ldr	r2, [pc, #568]	@ (8007878 <HAL_ADC_ConfigChannel+0x624>)
 800763e:	4293      	cmp	r3, r2
 8007640:	f040 8130 	bne.w	80078a4 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007650:	2b00      	cmp	r3, #0
 8007652:	d10b      	bne.n	800766c <HAL_ADC_ConfigChannel+0x418>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	0e9b      	lsrs	r3, r3, #26
 800765a:	3301      	adds	r3, #1
 800765c:	f003 031f 	and.w	r3, r3, #31
 8007660:	2b09      	cmp	r3, #9
 8007662:	bf94      	ite	ls
 8007664:	2301      	movls	r3, #1
 8007666:	2300      	movhi	r3, #0
 8007668:	b2db      	uxtb	r3, r3
 800766a:	e019      	b.n	80076a0 <HAL_ADC_ConfigChannel+0x44c>
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007672:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007674:	fa93 f3a3 	rbit	r3, r3
 8007678:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800767a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800767c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800767e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007680:	2b00      	cmp	r3, #0
 8007682:	d101      	bne.n	8007688 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8007684:	2320      	movs	r3, #32
 8007686:	e003      	b.n	8007690 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8007688:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800768a:	fab3 f383 	clz	r3, r3
 800768e:	b2db      	uxtb	r3, r3
 8007690:	3301      	adds	r3, #1
 8007692:	f003 031f 	and.w	r3, r3, #31
 8007696:	2b09      	cmp	r3, #9
 8007698:	bf94      	ite	ls
 800769a:	2301      	movls	r3, #1
 800769c:	2300      	movhi	r3, #0
 800769e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d079      	beq.n	8007798 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d107      	bne.n	80076c0 <HAL_ADC_ConfigChannel+0x46c>
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	0e9b      	lsrs	r3, r3, #26
 80076b6:	3301      	adds	r3, #1
 80076b8:	069b      	lsls	r3, r3, #26
 80076ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80076be:	e015      	b.n	80076ec <HAL_ADC_ConfigChannel+0x498>
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076c8:	fa93 f3a3 	rbit	r3, r3
 80076cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80076ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076d0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80076d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d101      	bne.n	80076dc <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80076d8:	2320      	movs	r3, #32
 80076da:	e003      	b.n	80076e4 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80076dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076de:	fab3 f383 	clz	r3, r3
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	3301      	adds	r3, #1
 80076e6:	069b      	lsls	r3, r3, #26
 80076e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d109      	bne.n	800770c <HAL_ADC_ConfigChannel+0x4b8>
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	0e9b      	lsrs	r3, r3, #26
 80076fe:	3301      	adds	r3, #1
 8007700:	f003 031f 	and.w	r3, r3, #31
 8007704:	2101      	movs	r1, #1
 8007706:	fa01 f303 	lsl.w	r3, r1, r3
 800770a:	e017      	b.n	800773c <HAL_ADC_ConfigChannel+0x4e8>
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007712:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007714:	fa93 f3a3 	rbit	r3, r3
 8007718:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800771a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800771c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800771e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007720:	2b00      	cmp	r3, #0
 8007722:	d101      	bne.n	8007728 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8007724:	2320      	movs	r3, #32
 8007726:	e003      	b.n	8007730 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8007728:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800772a:	fab3 f383 	clz	r3, r3
 800772e:	b2db      	uxtb	r3, r3
 8007730:	3301      	adds	r3, #1
 8007732:	f003 031f 	and.w	r3, r3, #31
 8007736:	2101      	movs	r1, #1
 8007738:	fa01 f303 	lsl.w	r3, r1, r3
 800773c:	ea42 0103 	orr.w	r1, r2, r3
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007748:	2b00      	cmp	r3, #0
 800774a:	d10a      	bne.n	8007762 <HAL_ADC_ConfigChannel+0x50e>
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	0e9b      	lsrs	r3, r3, #26
 8007752:	3301      	adds	r3, #1
 8007754:	f003 021f 	and.w	r2, r3, #31
 8007758:	4613      	mov	r3, r2
 800775a:	005b      	lsls	r3, r3, #1
 800775c:	4413      	add	r3, r2
 800775e:	051b      	lsls	r3, r3, #20
 8007760:	e018      	b.n	8007794 <HAL_ADC_ConfigChannel+0x540>
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800776a:	fa93 f3a3 	rbit	r3, r3
 800776e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007772:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8007774:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800777a:	2320      	movs	r3, #32
 800777c:	e003      	b.n	8007786 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800777e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007780:	fab3 f383 	clz	r3, r3
 8007784:	b2db      	uxtb	r3, r3
 8007786:	3301      	adds	r3, #1
 8007788:	f003 021f 	and.w	r2, r3, #31
 800778c:	4613      	mov	r3, r2
 800778e:	005b      	lsls	r3, r3, #1
 8007790:	4413      	add	r3, r2
 8007792:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007794:	430b      	orrs	r3, r1
 8007796:	e080      	b.n	800789a <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d107      	bne.n	80077b4 <HAL_ADC_ConfigChannel+0x560>
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	0e9b      	lsrs	r3, r3, #26
 80077aa:	3301      	adds	r3, #1
 80077ac:	069b      	lsls	r3, r3, #26
 80077ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80077b2:	e015      	b.n	80077e0 <HAL_ADC_ConfigChannel+0x58c>
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077bc:	fa93 f3a3 	rbit	r3, r3
 80077c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80077c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 80077cc:	2320      	movs	r3, #32
 80077ce:	e003      	b.n	80077d8 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 80077d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d2:	fab3 f383 	clz	r3, r3
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	3301      	adds	r3, #1
 80077da:	069b      	lsls	r3, r3, #26
 80077dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d109      	bne.n	8007800 <HAL_ADC_ConfigChannel+0x5ac>
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	0e9b      	lsrs	r3, r3, #26
 80077f2:	3301      	adds	r3, #1
 80077f4:	f003 031f 	and.w	r3, r3, #31
 80077f8:	2101      	movs	r1, #1
 80077fa:	fa01 f303 	lsl.w	r3, r1, r3
 80077fe:	e017      	b.n	8007830 <HAL_ADC_ConfigChannel+0x5dc>
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007806:	6a3b      	ldr	r3, [r7, #32]
 8007808:	fa93 f3a3 	rbit	r3, r3
 800780c:	61fb      	str	r3, [r7, #28]
  return result;
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007814:	2b00      	cmp	r3, #0
 8007816:	d101      	bne.n	800781c <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8007818:	2320      	movs	r3, #32
 800781a:	e003      	b.n	8007824 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 800781c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781e:	fab3 f383 	clz	r3, r3
 8007822:	b2db      	uxtb	r3, r3
 8007824:	3301      	adds	r3, #1
 8007826:	f003 031f 	and.w	r3, r3, #31
 800782a:	2101      	movs	r1, #1
 800782c:	fa01 f303 	lsl.w	r3, r1, r3
 8007830:	ea42 0103 	orr.w	r1, r2, r3
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10d      	bne.n	800785c <HAL_ADC_ConfigChannel+0x608>
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	0e9b      	lsrs	r3, r3, #26
 8007846:	3301      	adds	r3, #1
 8007848:	f003 021f 	and.w	r2, r3, #31
 800784c:	4613      	mov	r3, r2
 800784e:	005b      	lsls	r3, r3, #1
 8007850:	4413      	add	r3, r2
 8007852:	3b1e      	subs	r3, #30
 8007854:	051b      	lsls	r3, r3, #20
 8007856:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800785a:	e01d      	b.n	8007898 <HAL_ADC_ConfigChannel+0x644>
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	fa93 f3a3 	rbit	r3, r3
 8007868:	613b      	str	r3, [r7, #16]
  return result;
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d103      	bne.n	800787c <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8007874:	2320      	movs	r3, #32
 8007876:	e005      	b.n	8007884 <HAL_ADC_ConfigChannel+0x630>
 8007878:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800787c:	69bb      	ldr	r3, [r7, #24]
 800787e:	fab3 f383 	clz	r3, r3
 8007882:	b2db      	uxtb	r3, r3
 8007884:	3301      	adds	r3, #1
 8007886:	f003 021f 	and.w	r2, r3, #31
 800788a:	4613      	mov	r3, r2
 800788c:	005b      	lsls	r3, r3, #1
 800788e:	4413      	add	r3, r2
 8007890:	3b1e      	subs	r3, #30
 8007892:	051b      	lsls	r3, r3, #20
 8007894:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007898:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800789a:	683a      	ldr	r2, [r7, #0]
 800789c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800789e:	4619      	mov	r1, r3
 80078a0:	f7fe ffea 	bl	8006878 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	4b45      	ldr	r3, [pc, #276]	@ (80079c0 <HAL_ADC_ConfigChannel+0x76c>)
 80078aa:	4013      	ands	r3, r2
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d07c      	beq.n	80079aa <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80078b0:	4844      	ldr	r0, [pc, #272]	@ (80079c4 <HAL_ADC_ConfigChannel+0x770>)
 80078b2:	f7fe ff3f 	bl	8006734 <LL_ADC_GetCommonPathInternalCh>
 80078b6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80078ba:	4843      	ldr	r0, [pc, #268]	@ (80079c8 <HAL_ADC_ConfigChannel+0x774>)
 80078bc:	f7ff f8a2 	bl	8006a04 <LL_ADC_IsEnabled>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d15e      	bne.n	8007984 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a40      	ldr	r2, [pc, #256]	@ (80079cc <HAL_ADC_ConfigChannel+0x778>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d127      	bne.n	8007920 <HAL_ADC_ConfigChannel+0x6cc>
 80078d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80078d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d121      	bne.n	8007920 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a39      	ldr	r2, [pc, #228]	@ (80079c8 <HAL_ADC_ConfigChannel+0x774>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d161      	bne.n	80079aa <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80078e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80078ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80078ee:	4619      	mov	r1, r3
 80078f0:	4834      	ldr	r0, [pc, #208]	@ (80079c4 <HAL_ADC_ConfigChannel+0x770>)
 80078f2:	f7fe ff0c 	bl	800670e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80078f6:	4b36      	ldr	r3, [pc, #216]	@ (80079d0 <HAL_ADC_ConfigChannel+0x77c>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	099b      	lsrs	r3, r3, #6
 80078fc:	4a35      	ldr	r2, [pc, #212]	@ (80079d4 <HAL_ADC_ConfigChannel+0x780>)
 80078fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007902:	099b      	lsrs	r3, r3, #6
 8007904:	1c5a      	adds	r2, r3, #1
 8007906:	4613      	mov	r3, r2
 8007908:	005b      	lsls	r3, r3, #1
 800790a:	4413      	add	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8007910:	e002      	b.n	8007918 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	3b01      	subs	r3, #1
 8007916:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1f9      	bne.n	8007912 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800791e:	e044      	b.n	80079aa <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a2c      	ldr	r2, [pc, #176]	@ (80079d8 <HAL_ADC_ConfigChannel+0x784>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d113      	bne.n	8007952 <HAL_ADC_ConfigChannel+0x6fe>
 800792a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800792e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10d      	bne.n	8007952 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a23      	ldr	r2, [pc, #140]	@ (80079c8 <HAL_ADC_ConfigChannel+0x774>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d134      	bne.n	80079aa <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8007940:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007944:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007948:	4619      	mov	r1, r3
 800794a:	481e      	ldr	r0, [pc, #120]	@ (80079c4 <HAL_ADC_ConfigChannel+0x770>)
 800794c:	f7fe fedf 	bl	800670e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007950:	e02b      	b.n	80079aa <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a21      	ldr	r2, [pc, #132]	@ (80079dc <HAL_ADC_ConfigChannel+0x788>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d126      	bne.n	80079aa <HAL_ADC_ConfigChannel+0x756>
 800795c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007960:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007964:	2b00      	cmp	r3, #0
 8007966:	d120      	bne.n	80079aa <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a16      	ldr	r2, [pc, #88]	@ (80079c8 <HAL_ADC_ConfigChannel+0x774>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d11b      	bne.n	80079aa <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8007972:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007976:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800797a:	4619      	mov	r1, r3
 800797c:	4811      	ldr	r0, [pc, #68]	@ (80079c4 <HAL_ADC_ConfigChannel+0x770>)
 800797e:	f7fe fec6 	bl	800670e <LL_ADC_SetCommonPathInternalCh>
 8007982:	e012      	b.n	80079aa <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007988:	f043 0220 	orr.w	r2, r3, #32
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8007996:	e008      	b.n	80079aa <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800799c:	f043 0220 	orr.w	r2, r3, #32
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 80079b2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	37d8      	adds	r7, #216	@ 0xd8
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	80080000 	.word	0x80080000
 80079c4:	50040300 	.word	0x50040300
 80079c8:	50040000 	.word	0x50040000
 80079cc:	c7520000 	.word	0xc7520000
 80079d0:	2000000c 	.word	0x2000000c
 80079d4:	053e2d63 	.word	0x053e2d63
 80079d8:	cb840000 	.word	0xcb840000
 80079dc:	80000001 	.word	0x80000001

080079e0 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b088      	sub	sp, #32
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80079ea:	2300      	movs	r3, #0
 80079ec:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4618      	mov	r0, r3
 80079f8:	f7ff f852 	bl	8006aa0 <LL_ADC_REG_IsConversionOngoing>
 80079fc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7ff f873 	bl	8006aee <LL_ADC_INJ_IsConversionOngoing>
 8007a08:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d103      	bne.n	8007a18 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 8098 	beq.w	8007b48 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d02a      	beq.n	8007a7c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	7e5b      	ldrb	r3, [r3, #25]
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d126      	bne.n	8007a7c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	7e1b      	ldrb	r3, [r3, #24]
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d122      	bne.n	8007a7c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8007a36:	2301      	movs	r3, #1
 8007a38:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007a3a:	e014      	b.n	8007a66 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	4a45      	ldr	r2, [pc, #276]	@ (8007b54 <ADC_ConversionStop+0x174>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d90d      	bls.n	8007a60 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a48:	f043 0210 	orr.w	r2, r3, #16
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a54:	f043 0201 	orr.w	r2, r3, #1
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e074      	b.n	8007b4a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	3301      	adds	r3, #1
 8007a64:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a70:	2b40      	cmp	r3, #64	@ 0x40
 8007a72:	d1e3      	bne.n	8007a3c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	2240      	movs	r2, #64	@ 0x40
 8007a7a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d014      	beq.n	8007aac <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4618      	mov	r0, r3
 8007a88:	f7ff f80a 	bl	8006aa0 <LL_ADC_REG_IsConversionOngoing>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d00c      	beq.n	8007aac <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7fe ffc7 	bl	8006a2a <LL_ADC_IsDisableOngoing>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d104      	bne.n	8007aac <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7fe ffe6 	bl	8006a78 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d014      	beq.n	8007adc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7ff f819 	bl	8006aee <LL_ADC_INJ_IsConversionOngoing>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d00c      	beq.n	8007adc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7fe ffaf 	bl	8006a2a <LL_ADC_IsDisableOngoing>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d104      	bne.n	8007adc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7fe fff5 	bl	8006ac6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	d005      	beq.n	8007aee <ADC_ConversionStop+0x10e>
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	2b03      	cmp	r3, #3
 8007ae6:	d105      	bne.n	8007af4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007ae8:	230c      	movs	r3, #12
 8007aea:	617b      	str	r3, [r7, #20]
        break;
 8007aec:	e005      	b.n	8007afa <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007aee:	2308      	movs	r3, #8
 8007af0:	617b      	str	r3, [r7, #20]
        break;
 8007af2:	e002      	b.n	8007afa <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007af4:	2304      	movs	r3, #4
 8007af6:	617b      	str	r3, [r7, #20]
        break;
 8007af8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007afa:	f7fe fdb9 	bl	8006670 <HAL_GetTick>
 8007afe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007b00:	e01b      	b.n	8007b3a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007b02:	f7fe fdb5 	bl	8006670 <HAL_GetTick>
 8007b06:	4602      	mov	r2, r0
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	2b05      	cmp	r3, #5
 8007b0e:	d914      	bls.n	8007b3a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	689a      	ldr	r2, [r3, #8]
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	4013      	ands	r3, r2
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00d      	beq.n	8007b3a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b22:	f043 0210 	orr.w	r2, r3, #16
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b2e:	f043 0201 	orr.w	r2, r3, #1
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	e007      	b.n	8007b4a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	689a      	ldr	r2, [r3, #8]
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	4013      	ands	r3, r2
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d1dc      	bne.n	8007b02 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8007b48:	2300      	movs	r3, #0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3720      	adds	r7, #32
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	a33fffff 	.word	0xa33fffff

08007b58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007b60:	2300      	movs	r3, #0
 8007b62:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fe ff4b 	bl	8006a04 <LL_ADC_IsEnabled>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d15e      	bne.n	8007c32 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	689a      	ldr	r2, [r3, #8]
 8007b7a:	4b30      	ldr	r3, [pc, #192]	@ (8007c3c <ADC_Enable+0xe4>)
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00d      	beq.n	8007b9e <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b86:	f043 0210 	orr.w	r2, r3, #16
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b92:	f043 0201 	orr.w	r2, r3, #1
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e04a      	b.n	8007c34 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7fe ff06 	bl	80069b4 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007ba8:	4825      	ldr	r0, [pc, #148]	@ (8007c40 <ADC_Enable+0xe8>)
 8007baa:	f7fe fdc3 	bl	8006734 <LL_ADC_GetCommonPathInternalCh>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d00f      	beq.n	8007bd8 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007bb8:	4b22      	ldr	r3, [pc, #136]	@ (8007c44 <ADC_Enable+0xec>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	099b      	lsrs	r3, r3, #6
 8007bbe:	4a22      	ldr	r2, [pc, #136]	@ (8007c48 <ADC_Enable+0xf0>)
 8007bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007bc4:	099b      	lsrs	r3, r3, #6
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8007bca:	e002      	b.n	8007bd2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1f9      	bne.n	8007bcc <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8007bd8:	f7fe fd4a 	bl	8006670 <HAL_GetTick>
 8007bdc:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007bde:	e021      	b.n	8007c24 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7fe ff0d 	bl	8006a04 <LL_ADC_IsEnabled>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d104      	bne.n	8007bfa <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7fe fedd 	bl	80069b4 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007bfa:	f7fe fd39 	bl	8006670 <HAL_GetTick>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	d90d      	bls.n	8007c24 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c0c:	f043 0210 	orr.w	r2, r3, #16
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c18:	f043 0201 	orr.w	r2, r3, #1
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	e007      	b.n	8007c34 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f003 0301 	and.w	r3, r3, #1
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d1d6      	bne.n	8007be0 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3710      	adds	r7, #16
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	8000003f 	.word	0x8000003f
 8007c40:	50040300 	.word	0x50040300
 8007c44:	2000000c 	.word	0x2000000c
 8007c48:	053e2d63 	.word	0x053e2d63

08007c4c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f7fe fee6 	bl	8006a2a <LL_ADC_IsDisableOngoing>
 8007c5e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4618      	mov	r0, r3
 8007c66:	f7fe fecd 	bl	8006a04 <LL_ADC_IsEnabled>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d047      	beq.n	8007d00 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d144      	bne.n	8007d00 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	f003 030d 	and.w	r3, r3, #13
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d10c      	bne.n	8007c9e <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7fe fea7 	bl	80069dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2203      	movs	r2, #3
 8007c94:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007c96:	f7fe fceb 	bl	8006670 <HAL_GetTick>
 8007c9a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c9c:	e029      	b.n	8007cf2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ca2:	f043 0210 	orr.w	r2, r3, #16
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cae:	f043 0201 	orr.w	r2, r3, #1
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e023      	b.n	8007d02 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007cba:	f7fe fcd9 	bl	8006670 <HAL_GetTick>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	1ad3      	subs	r3, r2, r3
 8007cc4:	2b02      	cmp	r3, #2
 8007cc6:	d914      	bls.n	8007cf2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	f003 0301 	and.w	r3, r3, #1
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d00d      	beq.n	8007cf2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cda:	f043 0210 	orr.w	r2, r3, #16
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ce6:	f043 0201 	orr.w	r2, r3, #1
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e007      	b.n	8007d02 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	f003 0301 	and.w	r3, r3, #1
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d1dc      	bne.n	8007cba <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3710      	adds	r7, #16
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}

08007d0a <LL_ADC_StartCalibration>:
{
 8007d0a:	b480      	push	{r7}
 8007d0c:	b083      	sub	sp, #12
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
 8007d12:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007d1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007d20:	683a      	ldr	r2, [r7, #0]
 8007d22:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007d26:	4313      	orrs	r3, r2
 8007d28:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	609a      	str	r2, [r3, #8]
}
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <LL_ADC_IsCalibrationOnGoing>:
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d50:	d101      	bne.n	8007d56 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007d52:	2301      	movs	r3, #1
 8007d54:	e000      	b.n	8007d58 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <HAL_ADCEx_Calibration_Start>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b084      	sub	sp, #16
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
  uint32_t adc_clk_async_presc;
  __IO uint32_t delay_cpu_cycles;
#endif /* ADC_SUPPORT_2_5_MSPS */

  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d101      	bne.n	8007d80 <HAL_ADCEx_Calibration_Start+0x1c>
 8007d7c:	2302      	movs	r3, #2
 8007d7e:	e04d      	b.n	8007e1c <HAL_ADCEx_Calibration_Start+0xb8>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f7ff ff5f 	bl	8007c4c <ADC_Disable>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007d92:	7bfb      	ldrb	r3, [r7, #15]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d136      	bne.n	8007e06 <HAL_ADCEx_Calibration_Start+0xa2>
#if defined(ADC_SUPPORT_2_5_MSPS)
    ADC_STATE_CLR_SET(hadc->State,
                      HAL_ADC_STATE_REG_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
#else
    ADC_STATE_CLR_SET(hadc->State,
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007da0:	f023 0302 	bic.w	r3, r3, #2
 8007da4:	f043 0202 	orr.w	r2, r3, #2
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	655a      	str	r2, [r3, #84]	@ 0x54
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);

#else
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	6839      	ldr	r1, [r7, #0]
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7ff ffa9 	bl	8007d0a <LL_ADC_StartCalibration>
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007db8:	e014      	b.n	8007de4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	3301      	adds	r3, #1
 8007dbe:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	4a18      	ldr	r2, [pc, #96]	@ (8007e24 <HAL_ADCEx_Calibration_Start+0xc0>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d90d      	bls.n	8007de4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dcc:	f023 0312 	bic.w	r3, r3, #18
 8007dd0:	f043 0210 	orr.w	r2, r3, #16
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e01b      	b.n	8007e1c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4618      	mov	r0, r3
 8007dea:	f7ff ffa7 	bl	8007d3c <LL_ADC_IsCalibrationOnGoing>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1e2      	bne.n	8007dba <HAL_ADCEx_Calibration_Start+0x56>
    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007df8:	f023 0303 	bic.w	r3, r3, #3
 8007dfc:	f043 0201 	orr.w	r2, r3, #1
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	655a      	str	r2, [r3, #84]	@ 0x54
 8007e04:	e005      	b.n	8007e12 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e0a:	f043 0210 	orr.w	r2, r3, #16
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}
 8007e24:	00026aaa 	.word	0x00026aaa

08007e28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f003 0307 	and.w	r3, r3, #7
 8007e36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007e38:	4b0c      	ldr	r3, [pc, #48]	@ (8007e6c <__NVIC_SetPriorityGrouping+0x44>)
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007e3e:	68ba      	ldr	r2, [r7, #8]
 8007e40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007e44:	4013      	ands	r3, r2
 8007e46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007e50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007e54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e5a:	4a04      	ldr	r2, [pc, #16]	@ (8007e6c <__NVIC_SetPriorityGrouping+0x44>)
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	60d3      	str	r3, [r2, #12]
}
 8007e60:	bf00      	nop
 8007e62:	3714      	adds	r7, #20
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr
 8007e6c:	e000ed00 	.word	0xe000ed00

08007e70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007e70:	b480      	push	{r7}
 8007e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007e74:	4b04      	ldr	r3, [pc, #16]	@ (8007e88 <__NVIC_GetPriorityGrouping+0x18>)
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	0a1b      	lsrs	r3, r3, #8
 8007e7a:	f003 0307 	and.w	r3, r3, #7
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr
 8007e88:	e000ed00 	.word	0xe000ed00

08007e8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	4603      	mov	r3, r0
 8007e94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	db0b      	blt.n	8007eb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e9e:	79fb      	ldrb	r3, [r7, #7]
 8007ea0:	f003 021f 	and.w	r2, r3, #31
 8007ea4:	4907      	ldr	r1, [pc, #28]	@ (8007ec4 <__NVIC_EnableIRQ+0x38>)
 8007ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007eaa:	095b      	lsrs	r3, r3, #5
 8007eac:	2001      	movs	r0, #1
 8007eae:	fa00 f202 	lsl.w	r2, r0, r2
 8007eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007eb6:	bf00      	nop
 8007eb8:	370c      	adds	r7, #12
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	e000e100 	.word	0xe000e100

08007ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	4603      	mov	r3, r0
 8007ed0:	6039      	str	r1, [r7, #0]
 8007ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	db0a      	blt.n	8007ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	b2da      	uxtb	r2, r3
 8007ee0:	490c      	ldr	r1, [pc, #48]	@ (8007f14 <__NVIC_SetPriority+0x4c>)
 8007ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ee6:	0112      	lsls	r2, r2, #4
 8007ee8:	b2d2      	uxtb	r2, r2
 8007eea:	440b      	add	r3, r1
 8007eec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007ef0:	e00a      	b.n	8007f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	4908      	ldr	r1, [pc, #32]	@ (8007f18 <__NVIC_SetPriority+0x50>)
 8007ef8:	79fb      	ldrb	r3, [r7, #7]
 8007efa:	f003 030f 	and.w	r3, r3, #15
 8007efe:	3b04      	subs	r3, #4
 8007f00:	0112      	lsls	r2, r2, #4
 8007f02:	b2d2      	uxtb	r2, r2
 8007f04:	440b      	add	r3, r1
 8007f06:	761a      	strb	r2, [r3, #24]
}
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr
 8007f14:	e000e100 	.word	0xe000e100
 8007f18:	e000ed00 	.word	0xe000ed00

08007f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b089      	sub	sp, #36	@ 0x24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f003 0307 	and.w	r3, r3, #7
 8007f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007f30:	69fb      	ldr	r3, [r7, #28]
 8007f32:	f1c3 0307 	rsb	r3, r3, #7
 8007f36:	2b04      	cmp	r3, #4
 8007f38:	bf28      	it	cs
 8007f3a:	2304      	movcs	r3, #4
 8007f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007f3e:	69fb      	ldr	r3, [r7, #28]
 8007f40:	3304      	adds	r3, #4
 8007f42:	2b06      	cmp	r3, #6
 8007f44:	d902      	bls.n	8007f4c <NVIC_EncodePriority+0x30>
 8007f46:	69fb      	ldr	r3, [r7, #28]
 8007f48:	3b03      	subs	r3, #3
 8007f4a:	e000      	b.n	8007f4e <NVIC_EncodePriority+0x32>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f50:	f04f 32ff 	mov.w	r2, #4294967295
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	fa02 f303 	lsl.w	r3, r2, r3
 8007f5a:	43da      	mvns	r2, r3
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	401a      	ands	r2, r3
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f64:	f04f 31ff 	mov.w	r1, #4294967295
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f6e:	43d9      	mvns	r1, r3
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f74:	4313      	orrs	r3, r2
         );
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3724      	adds	r7, #36	@ 0x24
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
	...

08007f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f94:	d301      	bcc.n	8007f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007f96:	2301      	movs	r3, #1
 8007f98:	e00f      	b.n	8007fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8007fc4 <SysTick_Config+0x40>)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007fa2:	210f      	movs	r1, #15
 8007fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa8:	f7ff ff8e 	bl	8007ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007fac:	4b05      	ldr	r3, [pc, #20]	@ (8007fc4 <SysTick_Config+0x40>)
 8007fae:	2200      	movs	r2, #0
 8007fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007fb2:	4b04      	ldr	r3, [pc, #16]	@ (8007fc4 <SysTick_Config+0x40>)
 8007fb4:	2207      	movs	r2, #7
 8007fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3708      	adds	r7, #8
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	e000e010 	.word	0xe000e010

08007fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b082      	sub	sp, #8
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f7ff ff29 	bl	8007e28 <__NVIC_SetPriorityGrouping>
}
 8007fd6:	bf00      	nop
 8007fd8:	3708      	adds	r7, #8
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b086      	sub	sp, #24
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	60b9      	str	r1, [r7, #8]
 8007fe8:	607a      	str	r2, [r7, #4]
 8007fea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007fec:	f7ff ff40 	bl	8007e70 <__NVIC_GetPriorityGrouping>
 8007ff0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	68b9      	ldr	r1, [r7, #8]
 8007ff6:	6978      	ldr	r0, [r7, #20]
 8007ff8:	f7ff ff90 	bl	8007f1c <NVIC_EncodePriority>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008002:	4611      	mov	r1, r2
 8008004:	4618      	mov	r0, r3
 8008006:	f7ff ff5f 	bl	8007ec8 <__NVIC_SetPriority>
}
 800800a:	bf00      	nop
 800800c:	3718      	adds	r7, #24
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}

08008012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b082      	sub	sp, #8
 8008016:	af00      	add	r7, sp, #0
 8008018:	4603      	mov	r3, r0
 800801a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800801c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008020:	4618      	mov	r0, r3
 8008022:	f7ff ff33 	bl	8007e8c <__NVIC_EnableIRQ>
}
 8008026:	bf00      	nop
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}

0800802e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b082      	sub	sp, #8
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f7ff ffa4 	bl	8007f84 <SysTick_Config>
 800803c:	4603      	mov	r3, r0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
	...

08008048 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008048:	b480      	push	{r7}
 800804a:	b087      	sub	sp, #28
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008052:	2300      	movs	r3, #0
 8008054:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008056:	e14c      	b.n	80082f2 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	2101      	movs	r1, #1
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	fa01 f303 	lsl.w	r3, r1, r3
 8008064:	4013      	ands	r3, r2
 8008066:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2b00      	cmp	r3, #0
 800806c:	f000 813e 	beq.w	80082ec <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	f003 0303 	and.w	r3, r3, #3
 8008078:	2b01      	cmp	r3, #1
 800807a:	d005      	beq.n	8008088 <HAL_GPIO_Init+0x40>
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	f003 0303 	and.w	r3, r3, #3
 8008084:	2b02      	cmp	r3, #2
 8008086:	d130      	bne.n	80080ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	005b      	lsls	r3, r3, #1
 8008092:	2203      	movs	r2, #3
 8008094:	fa02 f303 	lsl.w	r3, r2, r3
 8008098:	43db      	mvns	r3, r3
 800809a:	693a      	ldr	r2, [r7, #16]
 800809c:	4013      	ands	r3, r2
 800809e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	68da      	ldr	r2, [r3, #12]
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	005b      	lsls	r3, r3, #1
 80080a8:	fa02 f303 	lsl.w	r3, r2, r3
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	4313      	orrs	r3, r2
 80080b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	693a      	ldr	r2, [r7, #16]
 80080b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80080be:	2201      	movs	r2, #1
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	fa02 f303 	lsl.w	r3, r2, r3
 80080c6:	43db      	mvns	r3, r3
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	4013      	ands	r3, r2
 80080cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	091b      	lsrs	r3, r3, #4
 80080d4:	f003 0201 	and.w	r2, r3, #1
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	fa02 f303 	lsl.w	r3, r2, r3
 80080de:	693a      	ldr	r2, [r7, #16]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	693a      	ldr	r2, [r7, #16]
 80080e8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	f003 0303 	and.w	r3, r3, #3
 80080f2:	2b03      	cmp	r3, #3
 80080f4:	d017      	beq.n	8008126 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	005b      	lsls	r3, r3, #1
 8008100:	2203      	movs	r2, #3
 8008102:	fa02 f303 	lsl.w	r3, r2, r3
 8008106:	43db      	mvns	r3, r3
 8008108:	693a      	ldr	r2, [r7, #16]
 800810a:	4013      	ands	r3, r2
 800810c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	689a      	ldr	r2, [r3, #8]
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	005b      	lsls	r3, r3, #1
 8008116:	fa02 f303 	lsl.w	r3, r2, r3
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4313      	orrs	r3, r2
 800811e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	693a      	ldr	r2, [r7, #16]
 8008124:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	f003 0303 	and.w	r3, r3, #3
 800812e:	2b02      	cmp	r3, #2
 8008130:	d123      	bne.n	800817a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	08da      	lsrs	r2, r3, #3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	3208      	adds	r2, #8
 800813a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800813e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	f003 0307 	and.w	r3, r3, #7
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	220f      	movs	r2, #15
 800814a:	fa02 f303 	lsl.w	r3, r2, r3
 800814e:	43db      	mvns	r3, r3
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	4013      	ands	r3, r2
 8008154:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	691a      	ldr	r2, [r3, #16]
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	f003 0307 	and.w	r3, r3, #7
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	fa02 f303 	lsl.w	r3, r2, r3
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	4313      	orrs	r3, r2
 800816a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	08da      	lsrs	r2, r3, #3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	3208      	adds	r2, #8
 8008174:	6939      	ldr	r1, [r7, #16]
 8008176:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	005b      	lsls	r3, r3, #1
 8008184:	2203      	movs	r2, #3
 8008186:	fa02 f303 	lsl.w	r3, r2, r3
 800818a:	43db      	mvns	r3, r3
 800818c:	693a      	ldr	r2, [r7, #16]
 800818e:	4013      	ands	r3, r2
 8008190:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	f003 0203 	and.w	r2, r3, #3
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	005b      	lsls	r3, r3, #1
 800819e:	fa02 f303 	lsl.w	r3, r2, r3
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	693a      	ldr	r2, [r7, #16]
 80081ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 8098 	beq.w	80082ec <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80081bc:	4a54      	ldr	r2, [pc, #336]	@ (8008310 <HAL_GPIO_Init+0x2c8>)
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	089b      	lsrs	r3, r3, #2
 80081c2:	3302      	adds	r3, #2
 80081c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	f003 0303 	and.w	r3, r3, #3
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	220f      	movs	r2, #15
 80081d4:	fa02 f303 	lsl.w	r3, r2, r3
 80081d8:	43db      	mvns	r3, r3
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	4013      	ands	r3, r2
 80081de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80081e6:	d019      	beq.n	800821c <HAL_GPIO_Init+0x1d4>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4a4a      	ldr	r2, [pc, #296]	@ (8008314 <HAL_GPIO_Init+0x2cc>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d013      	beq.n	8008218 <HAL_GPIO_Init+0x1d0>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a49      	ldr	r2, [pc, #292]	@ (8008318 <HAL_GPIO_Init+0x2d0>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d00d      	beq.n	8008214 <HAL_GPIO_Init+0x1cc>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	4a48      	ldr	r2, [pc, #288]	@ (800831c <HAL_GPIO_Init+0x2d4>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d007      	beq.n	8008210 <HAL_GPIO_Init+0x1c8>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a47      	ldr	r2, [pc, #284]	@ (8008320 <HAL_GPIO_Init+0x2d8>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d101      	bne.n	800820c <HAL_GPIO_Init+0x1c4>
 8008208:	2304      	movs	r3, #4
 800820a:	e008      	b.n	800821e <HAL_GPIO_Init+0x1d6>
 800820c:	2307      	movs	r3, #7
 800820e:	e006      	b.n	800821e <HAL_GPIO_Init+0x1d6>
 8008210:	2303      	movs	r3, #3
 8008212:	e004      	b.n	800821e <HAL_GPIO_Init+0x1d6>
 8008214:	2302      	movs	r3, #2
 8008216:	e002      	b.n	800821e <HAL_GPIO_Init+0x1d6>
 8008218:	2301      	movs	r3, #1
 800821a:	e000      	b.n	800821e <HAL_GPIO_Init+0x1d6>
 800821c:	2300      	movs	r3, #0
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	f002 0203 	and.w	r2, r2, #3
 8008224:	0092      	lsls	r2, r2, #2
 8008226:	4093      	lsls	r3, r2
 8008228:	693a      	ldr	r2, [r7, #16]
 800822a:	4313      	orrs	r3, r2
 800822c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800822e:	4938      	ldr	r1, [pc, #224]	@ (8008310 <HAL_GPIO_Init+0x2c8>)
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	089b      	lsrs	r3, r3, #2
 8008234:	3302      	adds	r3, #2
 8008236:	693a      	ldr	r2, [r7, #16]
 8008238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800823c:	4b39      	ldr	r3, [pc, #228]	@ (8008324 <HAL_GPIO_Init+0x2dc>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	43db      	mvns	r3, r3
 8008246:	693a      	ldr	r2, [r7, #16]
 8008248:	4013      	ands	r3, r2
 800824a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008254:	2b00      	cmp	r3, #0
 8008256:	d003      	beq.n	8008260 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8008258:	693a      	ldr	r2, [r7, #16]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	4313      	orrs	r3, r2
 800825e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008260:	4a30      	ldr	r2, [pc, #192]	@ (8008324 <HAL_GPIO_Init+0x2dc>)
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008266:	4b2f      	ldr	r3, [pc, #188]	@ (8008324 <HAL_GPIO_Init+0x2dc>)
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	43db      	mvns	r3, r3
 8008270:	693a      	ldr	r2, [r7, #16]
 8008272:	4013      	ands	r3, r2
 8008274:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800827e:	2b00      	cmp	r3, #0
 8008280:	d003      	beq.n	800828a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8008282:	693a      	ldr	r2, [r7, #16]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	4313      	orrs	r3, r2
 8008288:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800828a:	4a26      	ldr	r2, [pc, #152]	@ (8008324 <HAL_GPIO_Init+0x2dc>)
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008290:	4b24      	ldr	r3, [pc, #144]	@ (8008324 <HAL_GPIO_Init+0x2dc>)
 8008292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	43db      	mvns	r3, r3
 800829c:	693a      	ldr	r2, [r7, #16]
 800829e:	4013      	ands	r3, r2
 80082a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d003      	beq.n	80082b6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80082ae:	693a      	ldr	r2, [r7, #16]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80082b6:	4a1b      	ldr	r2, [pc, #108]	@ (8008324 <HAL_GPIO_Init+0x2dc>)
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 80082be:	4b19      	ldr	r3, [pc, #100]	@ (8008324 <HAL_GPIO_Init+0x2dc>)
 80082c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	43db      	mvns	r3, r3
 80082ca:	693a      	ldr	r2, [r7, #16]
 80082cc:	4013      	ands	r3, r2
 80082ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d003      	beq.n	80082e4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80082dc:	693a      	ldr	r2, [r7, #16]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	4313      	orrs	r3, r2
 80082e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80082e4:	4a0f      	ldr	r2, [pc, #60]	@ (8008324 <HAL_GPIO_Init+0x2dc>)
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	3301      	adds	r3, #1
 80082f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	fa22 f303 	lsr.w	r3, r2, r3
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	f47f aeab 	bne.w	8008058 <HAL_GPIO_Init+0x10>
  }
}
 8008302:	bf00      	nop
 8008304:	bf00      	nop
 8008306:	371c      	adds	r7, #28
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr
 8008310:	40010000 	.word	0x40010000
 8008314:	48000400 	.word	0x48000400
 8008318:	48000800 	.word	0x48000800
 800831c:	48000c00 	.word	0x48000c00
 8008320:	48001000 	.word	0x48001000
 8008324:	58000800 	.word	0x58000800

08008328 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008328:	b480      	push	{r7}
 800832a:	b087      	sub	sp, #28
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008332:	2300      	movs	r3, #0
 8008334:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8008336:	e0bb      	b.n	80084b0 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8008338:	2201      	movs	r2, #1
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	fa02 f303 	lsl.w	r3, r2, r3
 8008340:	683a      	ldr	r2, [r7, #0]
 8008342:	4013      	ands	r3, r2
 8008344:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	2b00      	cmp	r3, #0
 800834a:	f000 80ae 	beq.w	80084aa <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800834e:	4a5f      	ldr	r2, [pc, #380]	@ (80084cc <HAL_GPIO_DeInit+0x1a4>)
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	089b      	lsrs	r3, r3, #2
 8008354:	3302      	adds	r3, #2
 8008356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800835a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	f003 0303 	and.w	r3, r3, #3
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	220f      	movs	r2, #15
 8008366:	fa02 f303 	lsl.w	r3, r2, r3
 800836a:	68fa      	ldr	r2, [r7, #12]
 800836c:	4013      	ands	r3, r2
 800836e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008376:	d019      	beq.n	80083ac <HAL_GPIO_DeInit+0x84>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a55      	ldr	r2, [pc, #340]	@ (80084d0 <HAL_GPIO_DeInit+0x1a8>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d013      	beq.n	80083a8 <HAL_GPIO_DeInit+0x80>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	4a54      	ldr	r2, [pc, #336]	@ (80084d4 <HAL_GPIO_DeInit+0x1ac>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d00d      	beq.n	80083a4 <HAL_GPIO_DeInit+0x7c>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	4a53      	ldr	r2, [pc, #332]	@ (80084d8 <HAL_GPIO_DeInit+0x1b0>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d007      	beq.n	80083a0 <HAL_GPIO_DeInit+0x78>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	4a52      	ldr	r2, [pc, #328]	@ (80084dc <HAL_GPIO_DeInit+0x1b4>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d101      	bne.n	800839c <HAL_GPIO_DeInit+0x74>
 8008398:	2304      	movs	r3, #4
 800839a:	e008      	b.n	80083ae <HAL_GPIO_DeInit+0x86>
 800839c:	2307      	movs	r3, #7
 800839e:	e006      	b.n	80083ae <HAL_GPIO_DeInit+0x86>
 80083a0:	2303      	movs	r3, #3
 80083a2:	e004      	b.n	80083ae <HAL_GPIO_DeInit+0x86>
 80083a4:	2302      	movs	r3, #2
 80083a6:	e002      	b.n	80083ae <HAL_GPIO_DeInit+0x86>
 80083a8:	2301      	movs	r3, #1
 80083aa:	e000      	b.n	80083ae <HAL_GPIO_DeInit+0x86>
 80083ac:	2300      	movs	r3, #0
 80083ae:	697a      	ldr	r2, [r7, #20]
 80083b0:	f002 0203 	and.w	r2, r2, #3
 80083b4:	0092      	lsls	r2, r2, #2
 80083b6:	4093      	lsls	r3, r2
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d136      	bne.n	800842c <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80083be:	4b48      	ldr	r3, [pc, #288]	@ (80084e0 <HAL_GPIO_DeInit+0x1b8>)
 80083c0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	43db      	mvns	r3, r3
 80083c8:	4945      	ldr	r1, [pc, #276]	@ (80084e0 <HAL_GPIO_DeInit+0x1b8>)
 80083ca:	4013      	ands	r3, r2
 80083cc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80083d0:	4b43      	ldr	r3, [pc, #268]	@ (80084e0 <HAL_GPIO_DeInit+0x1b8>)
 80083d2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	43db      	mvns	r3, r3
 80083da:	4941      	ldr	r1, [pc, #260]	@ (80084e0 <HAL_GPIO_DeInit+0x1b8>)
 80083dc:	4013      	ands	r3, r2
 80083de:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80083e2:	4b3f      	ldr	r3, [pc, #252]	@ (80084e0 <HAL_GPIO_DeInit+0x1b8>)
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	43db      	mvns	r3, r3
 80083ea:	493d      	ldr	r1, [pc, #244]	@ (80084e0 <HAL_GPIO_DeInit+0x1b8>)
 80083ec:	4013      	ands	r3, r2
 80083ee:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80083f0:	4b3b      	ldr	r3, [pc, #236]	@ (80084e0 <HAL_GPIO_DeInit+0x1b8>)
 80083f2:	685a      	ldr	r2, [r3, #4]
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	43db      	mvns	r3, r3
 80083f8:	4939      	ldr	r1, [pc, #228]	@ (80084e0 <HAL_GPIO_DeInit+0x1b8>)
 80083fa:	4013      	ands	r3, r2
 80083fc:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	f003 0303 	and.w	r3, r3, #3
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	220f      	movs	r2, #15
 8008408:	fa02 f303 	lsl.w	r3, r2, r3
 800840c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800840e:	4a2f      	ldr	r2, [pc, #188]	@ (80084cc <HAL_GPIO_DeInit+0x1a4>)
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	089b      	lsrs	r3, r3, #2
 8008414:	3302      	adds	r3, #2
 8008416:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	43da      	mvns	r2, r3
 800841e:	482b      	ldr	r0, [pc, #172]	@ (80084cc <HAL_GPIO_DeInit+0x1a4>)
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	089b      	lsrs	r3, r3, #2
 8008424:	400a      	ands	r2, r1
 8008426:	3302      	adds	r3, #2
 8008428:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	005b      	lsls	r3, r3, #1
 8008434:	2103      	movs	r1, #3
 8008436:	fa01 f303 	lsl.w	r3, r1, r3
 800843a:	431a      	orrs	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	08da      	lsrs	r2, r3, #3
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	3208      	adds	r2, #8
 8008448:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	f003 0307 	and.w	r3, r3, #7
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	220f      	movs	r2, #15
 8008456:	fa02 f303 	lsl.w	r3, r2, r3
 800845a:	43db      	mvns	r3, r3
 800845c:	697a      	ldr	r2, [r7, #20]
 800845e:	08d2      	lsrs	r2, r2, #3
 8008460:	4019      	ands	r1, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	3208      	adds	r2, #8
 8008466:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	68da      	ldr	r2, [r3, #12]
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	005b      	lsls	r3, r3, #1
 8008472:	2103      	movs	r1, #3
 8008474:	fa01 f303 	lsl.w	r3, r1, r3
 8008478:	43db      	mvns	r3, r3
 800847a:	401a      	ands	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	685a      	ldr	r2, [r3, #4]
 8008484:	2101      	movs	r1, #1
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	fa01 f303 	lsl.w	r3, r1, r3
 800848c:	43db      	mvns	r3, r3
 800848e:	401a      	ands	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	689a      	ldr	r2, [r3, #8]
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	005b      	lsls	r3, r3, #1
 800849c:	2103      	movs	r1, #3
 800849e:	fa01 f303 	lsl.w	r3, r1, r3
 80084a2:	43db      	mvns	r3, r3
 80084a4:	401a      	ands	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	609a      	str	r2, [r3, #8]
    }

    position++;
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	3301      	adds	r3, #1
 80084ae:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80084b0:	683a      	ldr	r2, [r7, #0]
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	fa22 f303 	lsr.w	r3, r2, r3
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	f47f af3d 	bne.w	8008338 <HAL_GPIO_DeInit+0x10>
  }
}
 80084be:	bf00      	nop
 80084c0:	bf00      	nop
 80084c2:	371c      	adds	r7, #28
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr
 80084cc:	40010000 	.word	0x40010000
 80084d0:	48000400 	.word	0x48000400
 80084d4:	48000800 	.word	0x48000800
 80084d8:	48000c00 	.word	0x48000c00
 80084dc:	48001000 	.word	0x48001000
 80084e0:	58000800 	.word	0x58000800

080084e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	460b      	mov	r3, r1
 80084ee:	807b      	strh	r3, [r7, #2]
 80084f0:	4613      	mov	r3, r2
 80084f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80084f4:	787b      	ldrb	r3, [r7, #1]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d003      	beq.n	8008502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80084fa:	887a      	ldrh	r2, [r7, #2]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008500:	e002      	b.n	8008508 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008502:	887a      	ldrh	r2, [r7, #2]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b082      	sub	sp, #8
 8008518:	af00      	add	r7, sp, #0
 800851a:	4603      	mov	r3, r0
 800851c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800851e:	4b08      	ldr	r3, [pc, #32]	@ (8008540 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008520:	68da      	ldr	r2, [r3, #12]
 8008522:	88fb      	ldrh	r3, [r7, #6]
 8008524:	4013      	ands	r3, r2
 8008526:	2b00      	cmp	r3, #0
 8008528:	d006      	beq.n	8008538 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800852a:	4a05      	ldr	r2, [pc, #20]	@ (8008540 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800852c:	88fb      	ldrh	r3, [r7, #6]
 800852e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008530:	88fb      	ldrh	r3, [r7, #6]
 8008532:	4618      	mov	r0, r3
 8008534:	f7fd fb6e 	bl	8005c14 <HAL_GPIO_EXTI_Callback>
  }
}
 8008538:	bf00      	nop
 800853a:	3708      	adds	r7, #8
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}
 8008540:	58000800 	.word	0x58000800

08008544 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d101      	bne.n	8008556 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e08d      	b.n	8008672 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800855c:	b2db      	uxtb	r3, r3
 800855e:	2b00      	cmp	r3, #0
 8008560:	d106      	bne.n	8008570 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f7fd fcba 	bl	8005ee4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2224      	movs	r2, #36	@ 0x24
 8008574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f022 0201 	bic.w	r2, r2, #1
 8008586:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	685a      	ldr	r2, [r3, #4]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008594:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	689a      	ldr	r2, [r3, #8]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80085a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	68db      	ldr	r3, [r3, #12]
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d107      	bne.n	80085be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	689a      	ldr	r2, [r3, #8]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80085ba:	609a      	str	r2, [r3, #8]
 80085bc:	e006      	b.n	80085cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	689a      	ldr	r2, [r3, #8]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80085ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	68db      	ldr	r3, [r3, #12]
 80085d0:	2b02      	cmp	r3, #2
 80085d2:	d108      	bne.n	80085e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	685a      	ldr	r2, [r3, #4]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085e2:	605a      	str	r2, [r3, #4]
 80085e4:	e007      	b.n	80085f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	685a      	ldr	r2, [r3, #4]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80085f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	687a      	ldr	r2, [r7, #4]
 80085fe:	6812      	ldr	r2, [r2, #0]
 8008600:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008604:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008608:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	68da      	ldr	r2, [r3, #12]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008618:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	691a      	ldr	r2, [r3, #16]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	695b      	ldr	r3, [r3, #20]
 8008622:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	430a      	orrs	r2, r1
 8008632:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	69d9      	ldr	r1, [r3, #28]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6a1a      	ldr	r2, [r3, #32]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	430a      	orrs	r2, r1
 8008642:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f042 0201 	orr.w	r2, r2, #1
 8008652:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2220      	movs	r2, #32
 800865e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	3708      	adds	r7, #8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b082      	sub	sp, #8
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d101      	bne.n	800868c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	e021      	b.n	80086d0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2224      	movs	r2, #36	@ 0x24
 8008690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f022 0201 	bic.w	r2, r2, #1
 80086a2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7fd fc65 	bl	8005f74 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80086ce:	2300      	movs	r3, #0
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3708      	adds	r7, #8
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b088      	sub	sp, #32
 80086dc:	af02      	add	r7, sp, #8
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	4608      	mov	r0, r1
 80086e2:	4611      	mov	r1, r2
 80086e4:	461a      	mov	r2, r3
 80086e6:	4603      	mov	r3, r0
 80086e8:	817b      	strh	r3, [r7, #10]
 80086ea:	460b      	mov	r3, r1
 80086ec:	813b      	strh	r3, [r7, #8]
 80086ee:	4613      	mov	r3, r2
 80086f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	2b20      	cmp	r3, #32
 80086fc:	f040 80f9 	bne.w	80088f2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d002      	beq.n	800870c <HAL_I2C_Mem_Write+0x34>
 8008706:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008708:	2b00      	cmp	r3, #0
 800870a:	d105      	bne.n	8008718 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008712:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008714:	2301      	movs	r3, #1
 8008716:	e0ed      	b.n	80088f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800871e:	2b01      	cmp	r3, #1
 8008720:	d101      	bne.n	8008726 <HAL_I2C_Mem_Write+0x4e>
 8008722:	2302      	movs	r3, #2
 8008724:	e0e6      	b.n	80088f4 <HAL_I2C_Mem_Write+0x21c>
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800872e:	f7fd ff9f 	bl	8006670 <HAL_GetTick>
 8008732:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	2319      	movs	r3, #25
 800873a:	2201      	movs	r2, #1
 800873c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008740:	68f8      	ldr	r0, [r7, #12]
 8008742:	f000 fac3 	bl	8008ccc <I2C_WaitOnFlagUntilTimeout>
 8008746:	4603      	mov	r3, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	d001      	beq.n	8008750 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	e0d1      	b.n	80088f4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2221      	movs	r2, #33	@ 0x21
 8008754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2240      	movs	r2, #64	@ 0x40
 800875c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	6a3a      	ldr	r2, [r7, #32]
 800876a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008770:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008778:	88f8      	ldrh	r0, [r7, #6]
 800877a:	893a      	ldrh	r2, [r7, #8]
 800877c:	8979      	ldrh	r1, [r7, #10]
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	9301      	str	r3, [sp, #4]
 8008782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008784:	9300      	str	r3, [sp, #0]
 8008786:	4603      	mov	r3, r0
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	f000 f9d3 	bl	8008b34 <I2C_RequestMemoryWrite>
 800878e:	4603      	mov	r3, r0
 8008790:	2b00      	cmp	r3, #0
 8008792:	d005      	beq.n	80087a0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800879c:	2301      	movs	r3, #1
 800879e:	e0a9      	b.n	80088f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	2bff      	cmp	r3, #255	@ 0xff
 80087a8:	d90e      	bls.n	80087c8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	22ff      	movs	r2, #255	@ 0xff
 80087ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087b4:	b2da      	uxtb	r2, r3
 80087b6:	8979      	ldrh	r1, [r7, #10]
 80087b8:	2300      	movs	r3, #0
 80087ba:	9300      	str	r3, [sp, #0]
 80087bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80087c0:	68f8      	ldr	r0, [r7, #12]
 80087c2:	f000 fc47 	bl	8009054 <I2C_TransferConfig>
 80087c6:	e00f      	b.n	80087e8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087d6:	b2da      	uxtb	r2, r3
 80087d8:	8979      	ldrh	r1, [r7, #10]
 80087da:	2300      	movs	r3, #0
 80087dc:	9300      	str	r3, [sp, #0]
 80087de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f000 fc36 	bl	8009054 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f000 fac6 	bl	8008d7e <I2C_WaitOnTXISFlagUntilTimeout>
 80087f2:	4603      	mov	r3, r0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d001      	beq.n	80087fc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	e07b      	b.n	80088f4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008800:	781a      	ldrb	r2, [r3, #0]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800880c:	1c5a      	adds	r2, r3, #1
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008816:	b29b      	uxth	r3, r3
 8008818:	3b01      	subs	r3, #1
 800881a:	b29a      	uxth	r2, r3
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008824:	3b01      	subs	r3, #1
 8008826:	b29a      	uxth	r2, r3
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008830:	b29b      	uxth	r3, r3
 8008832:	2b00      	cmp	r3, #0
 8008834:	d034      	beq.n	80088a0 <HAL_I2C_Mem_Write+0x1c8>
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800883a:	2b00      	cmp	r3, #0
 800883c:	d130      	bne.n	80088a0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008844:	2200      	movs	r2, #0
 8008846:	2180      	movs	r1, #128	@ 0x80
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f000 fa3f 	bl	8008ccc <I2C_WaitOnFlagUntilTimeout>
 800884e:	4603      	mov	r3, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	d001      	beq.n	8008858 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	e04d      	b.n	80088f4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800885c:	b29b      	uxth	r3, r3
 800885e:	2bff      	cmp	r3, #255	@ 0xff
 8008860:	d90e      	bls.n	8008880 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	22ff      	movs	r2, #255	@ 0xff
 8008866:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800886c:	b2da      	uxtb	r2, r3
 800886e:	8979      	ldrh	r1, [r7, #10]
 8008870:	2300      	movs	r3, #0
 8008872:	9300      	str	r3, [sp, #0]
 8008874:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f000 fbeb 	bl	8009054 <I2C_TransferConfig>
 800887e:	e00f      	b.n	80088a0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008884:	b29a      	uxth	r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800888e:	b2da      	uxtb	r2, r3
 8008890:	8979      	ldrh	r1, [r7, #10]
 8008892:	2300      	movs	r3, #0
 8008894:	9300      	str	r3, [sp, #0]
 8008896:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800889a:	68f8      	ldr	r0, [r7, #12]
 800889c:	f000 fbda 	bl	8009054 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d19e      	bne.n	80087e8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088aa:	697a      	ldr	r2, [r7, #20]
 80088ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088ae:	68f8      	ldr	r0, [r7, #12]
 80088b0:	f000 faac 	bl	8008e0c <I2C_WaitOnSTOPFlagUntilTimeout>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d001      	beq.n	80088be <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	e01a      	b.n	80088f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2220      	movs	r2, #32
 80088c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	6859      	ldr	r1, [r3, #4]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	4b0a      	ldr	r3, [pc, #40]	@ (80088fc <HAL_I2C_Mem_Write+0x224>)
 80088d2:	400b      	ands	r3, r1
 80088d4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2220      	movs	r2, #32
 80088da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80088ee:	2300      	movs	r3, #0
 80088f0:	e000      	b.n	80088f4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80088f2:	2302      	movs	r3, #2
  }
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3718      	adds	r7, #24
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}
 80088fc:	fe00e800 	.word	0xfe00e800

08008900 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b088      	sub	sp, #32
 8008904:	af02      	add	r7, sp, #8
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	4608      	mov	r0, r1
 800890a:	4611      	mov	r1, r2
 800890c:	461a      	mov	r2, r3
 800890e:	4603      	mov	r3, r0
 8008910:	817b      	strh	r3, [r7, #10]
 8008912:	460b      	mov	r3, r1
 8008914:	813b      	strh	r3, [r7, #8]
 8008916:	4613      	mov	r3, r2
 8008918:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008920:	b2db      	uxtb	r3, r3
 8008922:	2b20      	cmp	r3, #32
 8008924:	f040 80fd 	bne.w	8008b22 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008928:	6a3b      	ldr	r3, [r7, #32]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d002      	beq.n	8008934 <HAL_I2C_Mem_Read+0x34>
 800892e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008930:	2b00      	cmp	r3, #0
 8008932:	d105      	bne.n	8008940 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800893a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800893c:	2301      	movs	r3, #1
 800893e:	e0f1      	b.n	8008b24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008946:	2b01      	cmp	r3, #1
 8008948:	d101      	bne.n	800894e <HAL_I2C_Mem_Read+0x4e>
 800894a:	2302      	movs	r3, #2
 800894c:	e0ea      	b.n	8008b24 <HAL_I2C_Mem_Read+0x224>
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2201      	movs	r2, #1
 8008952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008956:	f7fd fe8b 	bl	8006670 <HAL_GetTick>
 800895a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	2319      	movs	r3, #25
 8008962:	2201      	movs	r2, #1
 8008964:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 f9af 	bl	8008ccc <I2C_WaitOnFlagUntilTimeout>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008974:	2301      	movs	r3, #1
 8008976:	e0d5      	b.n	8008b24 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2222      	movs	r2, #34	@ 0x22
 800897c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2240      	movs	r2, #64	@ 0x40
 8008984:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2200      	movs	r2, #0
 800898c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	6a3a      	ldr	r2, [r7, #32]
 8008992:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008998:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2200      	movs	r2, #0
 800899e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80089a0:	88f8      	ldrh	r0, [r7, #6]
 80089a2:	893a      	ldrh	r2, [r7, #8]
 80089a4:	8979      	ldrh	r1, [r7, #10]
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	9301      	str	r3, [sp, #4]
 80089aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ac:	9300      	str	r3, [sp, #0]
 80089ae:	4603      	mov	r3, r0
 80089b0:	68f8      	ldr	r0, [r7, #12]
 80089b2:	f000 f913 	bl	8008bdc <I2C_RequestMemoryRead>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d005      	beq.n	80089c8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2200      	movs	r2, #0
 80089c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	e0ad      	b.n	8008b24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	2bff      	cmp	r3, #255	@ 0xff
 80089d0:	d90e      	bls.n	80089f0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	22ff      	movs	r2, #255	@ 0xff
 80089d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089dc:	b2da      	uxtb	r2, r3
 80089de:	8979      	ldrh	r1, [r7, #10]
 80089e0:	4b52      	ldr	r3, [pc, #328]	@ (8008b2c <HAL_I2C_Mem_Read+0x22c>)
 80089e2:	9300      	str	r3, [sp, #0]
 80089e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80089e8:	68f8      	ldr	r0, [r7, #12]
 80089ea:	f000 fb33 	bl	8009054 <I2C_TransferConfig>
 80089ee:	e00f      	b.n	8008a10 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089f4:	b29a      	uxth	r2, r3
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089fe:	b2da      	uxtb	r2, r3
 8008a00:	8979      	ldrh	r1, [r7, #10]
 8008a02:	4b4a      	ldr	r3, [pc, #296]	@ (8008b2c <HAL_I2C_Mem_Read+0x22c>)
 8008a04:	9300      	str	r3, [sp, #0]
 8008a06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008a0a:	68f8      	ldr	r0, [r7, #12]
 8008a0c:	f000 fb22 	bl	8009054 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	9300      	str	r3, [sp, #0]
 8008a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a16:	2200      	movs	r2, #0
 8008a18:	2104      	movs	r1, #4
 8008a1a:	68f8      	ldr	r0, [r7, #12]
 8008a1c:	f000 f956 	bl	8008ccc <I2C_WaitOnFlagUntilTimeout>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d001      	beq.n	8008a2a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008a26:	2301      	movs	r3, #1
 8008a28:	e07c      	b.n	8008b24 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a34:	b2d2      	uxtb	r2, r2
 8008a36:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a3c:	1c5a      	adds	r2, r3, #1
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a46:	3b01      	subs	r3, #1
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	3b01      	subs	r3, #1
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d034      	beq.n	8008ad0 <HAL_I2C_Mem_Read+0x1d0>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d130      	bne.n	8008ad0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	9300      	str	r3, [sp, #0]
 8008a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a74:	2200      	movs	r2, #0
 8008a76:	2180      	movs	r1, #128	@ 0x80
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f000 f927 	bl	8008ccc <I2C_WaitOnFlagUntilTimeout>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d001      	beq.n	8008a88 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	e04d      	b.n	8008b24 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	2bff      	cmp	r3, #255	@ 0xff
 8008a90:	d90e      	bls.n	8008ab0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	22ff      	movs	r2, #255	@ 0xff
 8008a96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a9c:	b2da      	uxtb	r2, r3
 8008a9e:	8979      	ldrh	r1, [r7, #10]
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	9300      	str	r3, [sp, #0]
 8008aa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008aa8:	68f8      	ldr	r0, [r7, #12]
 8008aaa:	f000 fad3 	bl	8009054 <I2C_TransferConfig>
 8008aae:	e00f      	b.n	8008ad0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008abe:	b2da      	uxtb	r2, r3
 8008ac0:	8979      	ldrh	r1, [r7, #10]
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	9300      	str	r3, [sp, #0]
 8008ac6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008aca:	68f8      	ldr	r0, [r7, #12]
 8008acc:	f000 fac2 	bl	8009054 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d19a      	bne.n	8008a10 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ada:	697a      	ldr	r2, [r7, #20]
 8008adc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f000 f994 	bl	8008e0c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d001      	beq.n	8008aee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e01a      	b.n	8008b24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2220      	movs	r2, #32
 8008af4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	6859      	ldr	r1, [r3, #4]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	4b0b      	ldr	r3, [pc, #44]	@ (8008b30 <HAL_I2C_Mem_Read+0x230>)
 8008b02:	400b      	ands	r3, r1
 8008b04:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2220      	movs	r2, #32
 8008b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	e000      	b.n	8008b24 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008b22:	2302      	movs	r3, #2
  }
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3718      	adds	r7, #24
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}
 8008b2c:	80002400 	.word	0x80002400
 8008b30:	fe00e800 	.word	0xfe00e800

08008b34 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b086      	sub	sp, #24
 8008b38:	af02      	add	r7, sp, #8
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	4608      	mov	r0, r1
 8008b3e:	4611      	mov	r1, r2
 8008b40:	461a      	mov	r2, r3
 8008b42:	4603      	mov	r3, r0
 8008b44:	817b      	strh	r3, [r7, #10]
 8008b46:	460b      	mov	r3, r1
 8008b48:	813b      	strh	r3, [r7, #8]
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008b4e:	88fb      	ldrh	r3, [r7, #6]
 8008b50:	b2da      	uxtb	r2, r3
 8008b52:	8979      	ldrh	r1, [r7, #10]
 8008b54:	4b20      	ldr	r3, [pc, #128]	@ (8008bd8 <I2C_RequestMemoryWrite+0xa4>)
 8008b56:	9300      	str	r3, [sp, #0]
 8008b58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f000 fa79 	bl	8009054 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b62:	69fa      	ldr	r2, [r7, #28]
 8008b64:	69b9      	ldr	r1, [r7, #24]
 8008b66:	68f8      	ldr	r0, [r7, #12]
 8008b68:	f000 f909 	bl	8008d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d001      	beq.n	8008b76 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008b72:	2301      	movs	r3, #1
 8008b74:	e02c      	b.n	8008bd0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008b76:	88fb      	ldrh	r3, [r7, #6]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d105      	bne.n	8008b88 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008b7c:	893b      	ldrh	r3, [r7, #8]
 8008b7e:	b2da      	uxtb	r2, r3
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	629a      	str	r2, [r3, #40]	@ 0x28
 8008b86:	e015      	b.n	8008bb4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008b88:	893b      	ldrh	r3, [r7, #8]
 8008b8a:	0a1b      	lsrs	r3, r3, #8
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b96:	69fa      	ldr	r2, [r7, #28]
 8008b98:	69b9      	ldr	r1, [r7, #24]
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f000 f8ef 	bl	8008d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d001      	beq.n	8008baa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e012      	b.n	8008bd0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008baa:	893b      	ldrh	r3, [r7, #8]
 8008bac:	b2da      	uxtb	r2, r3
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	2180      	movs	r1, #128	@ 0x80
 8008bbe:	68f8      	ldr	r0, [r7, #12]
 8008bc0:	f000 f884 	bl	8008ccc <I2C_WaitOnFlagUntilTimeout>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d001      	beq.n	8008bce <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e000      	b.n	8008bd0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008bce:	2300      	movs	r3, #0
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3710      	adds	r7, #16
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}
 8008bd8:	80002000 	.word	0x80002000

08008bdc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b086      	sub	sp, #24
 8008be0:	af02      	add	r7, sp, #8
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	4608      	mov	r0, r1
 8008be6:	4611      	mov	r1, r2
 8008be8:	461a      	mov	r2, r3
 8008bea:	4603      	mov	r3, r0
 8008bec:	817b      	strh	r3, [r7, #10]
 8008bee:	460b      	mov	r3, r1
 8008bf0:	813b      	strh	r3, [r7, #8]
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008bf6:	88fb      	ldrh	r3, [r7, #6]
 8008bf8:	b2da      	uxtb	r2, r3
 8008bfa:	8979      	ldrh	r1, [r7, #10]
 8008bfc:	4b20      	ldr	r3, [pc, #128]	@ (8008c80 <I2C_RequestMemoryRead+0xa4>)
 8008bfe:	9300      	str	r3, [sp, #0]
 8008c00:	2300      	movs	r3, #0
 8008c02:	68f8      	ldr	r0, [r7, #12]
 8008c04:	f000 fa26 	bl	8009054 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c08:	69fa      	ldr	r2, [r7, #28]
 8008c0a:	69b9      	ldr	r1, [r7, #24]
 8008c0c:	68f8      	ldr	r0, [r7, #12]
 8008c0e:	f000 f8b6 	bl	8008d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8008c12:	4603      	mov	r3, r0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d001      	beq.n	8008c1c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	e02c      	b.n	8008c76 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c1c:	88fb      	ldrh	r3, [r7, #6]
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d105      	bne.n	8008c2e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008c22:	893b      	ldrh	r3, [r7, #8]
 8008c24:	b2da      	uxtb	r2, r3
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	629a      	str	r2, [r3, #40]	@ 0x28
 8008c2c:	e015      	b.n	8008c5a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008c2e:	893b      	ldrh	r3, [r7, #8]
 8008c30:	0a1b      	lsrs	r3, r3, #8
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	b2da      	uxtb	r2, r3
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c3c:	69fa      	ldr	r2, [r7, #28]
 8008c3e:	69b9      	ldr	r1, [r7, #24]
 8008c40:	68f8      	ldr	r0, [r7, #12]
 8008c42:	f000 f89c 	bl	8008d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d001      	beq.n	8008c50 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	e012      	b.n	8008c76 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008c50:	893b      	ldrh	r3, [r7, #8]
 8008c52:	b2da      	uxtb	r2, r3
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008c5a:	69fb      	ldr	r3, [r7, #28]
 8008c5c:	9300      	str	r3, [sp, #0]
 8008c5e:	69bb      	ldr	r3, [r7, #24]
 8008c60:	2200      	movs	r2, #0
 8008c62:	2140      	movs	r1, #64	@ 0x40
 8008c64:	68f8      	ldr	r0, [r7, #12]
 8008c66:	f000 f831 	bl	8008ccc <I2C_WaitOnFlagUntilTimeout>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d001      	beq.n	8008c74 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008c70:	2301      	movs	r3, #1
 8008c72:	e000      	b.n	8008c76 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
 8008c7e:	bf00      	nop
 8008c80:	80002000 	.word	0x80002000

08008c84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b083      	sub	sp, #12
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	699b      	ldr	r3, [r3, #24]
 8008c92:	f003 0302 	and.w	r3, r3, #2
 8008c96:	2b02      	cmp	r3, #2
 8008c98:	d103      	bne.n	8008ca2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	699b      	ldr	r3, [r3, #24]
 8008ca8:	f003 0301 	and.w	r3, r3, #1
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d007      	beq.n	8008cc0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	699a      	ldr	r2, [r3, #24]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f042 0201 	orr.w	r2, r2, #1
 8008cbe:	619a      	str	r2, [r3, #24]
  }
}
 8008cc0:	bf00      	nop
 8008cc2:	370c      	adds	r7, #12
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	603b      	str	r3, [r7, #0]
 8008cd8:	4613      	mov	r3, r2
 8008cda:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008cdc:	e03b      	b.n	8008d56 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008cde:	69ba      	ldr	r2, [r7, #24]
 8008ce0:	6839      	ldr	r1, [r7, #0]
 8008ce2:	68f8      	ldr	r0, [r7, #12]
 8008ce4:	f000 f8d6 	bl	8008e94 <I2C_IsErrorOccurred>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d001      	beq.n	8008cf2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e041      	b.n	8008d76 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cf8:	d02d      	beq.n	8008d56 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cfa:	f7fd fcb9 	bl	8006670 <HAL_GetTick>
 8008cfe:	4602      	mov	r2, r0
 8008d00:	69bb      	ldr	r3, [r7, #24]
 8008d02:	1ad3      	subs	r3, r2, r3
 8008d04:	683a      	ldr	r2, [r7, #0]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d302      	bcc.n	8008d10 <I2C_WaitOnFlagUntilTimeout+0x44>
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d122      	bne.n	8008d56 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	699a      	ldr	r2, [r3, #24]
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	4013      	ands	r3, r2
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	bf0c      	ite	eq
 8008d20:	2301      	moveq	r3, #1
 8008d22:	2300      	movne	r3, #0
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	461a      	mov	r2, r3
 8008d28:	79fb      	ldrb	r3, [r7, #7]
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d113      	bne.n	8008d56 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d32:	f043 0220 	orr.w	r2, r3, #32
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2220      	movs	r2, #32
 8008d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2200      	movs	r2, #0
 8008d46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008d52:	2301      	movs	r3, #1
 8008d54:	e00f      	b.n	8008d76 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	699a      	ldr	r2, [r3, #24]
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	4013      	ands	r3, r2
 8008d60:	68ba      	ldr	r2, [r7, #8]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	bf0c      	ite	eq
 8008d66:	2301      	moveq	r3, #1
 8008d68:	2300      	movne	r3, #0
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	79fb      	ldrb	r3, [r7, #7]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d0b4      	beq.n	8008cde <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d74:	2300      	movs	r3, #0
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3710      	adds	r7, #16
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}

08008d7e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	b084      	sub	sp, #16
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	60f8      	str	r0, [r7, #12]
 8008d86:	60b9      	str	r1, [r7, #8]
 8008d88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008d8a:	e033      	b.n	8008df4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	68b9      	ldr	r1, [r7, #8]
 8008d90:	68f8      	ldr	r0, [r7, #12]
 8008d92:	f000 f87f 	bl	8008e94 <I2C_IsErrorOccurred>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d001      	beq.n	8008da0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e031      	b.n	8008e04 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008da6:	d025      	beq.n	8008df4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008da8:	f7fd fc62 	bl	8006670 <HAL_GetTick>
 8008dac:	4602      	mov	r2, r0
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	1ad3      	subs	r3, r2, r3
 8008db2:	68ba      	ldr	r2, [r7, #8]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d302      	bcc.n	8008dbe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d11a      	bne.n	8008df4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	699b      	ldr	r3, [r3, #24]
 8008dc4:	f003 0302 	and.w	r3, r3, #2
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d013      	beq.n	8008df4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dd0:	f043 0220 	orr.w	r2, r3, #32
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2220      	movs	r2, #32
 8008ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2200      	movs	r2, #0
 8008de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	e007      	b.n	8008e04 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	699b      	ldr	r3, [r3, #24]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d1c4      	bne.n	8008d8c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008e02:	2300      	movs	r3, #0
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3710      	adds	r7, #16
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b084      	sub	sp, #16
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008e18:	e02f      	b.n	8008e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	68b9      	ldr	r1, [r7, #8]
 8008e1e:	68f8      	ldr	r0, [r7, #12]
 8008e20:	f000 f838 	bl	8008e94 <I2C_IsErrorOccurred>
 8008e24:	4603      	mov	r3, r0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d001      	beq.n	8008e2e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e02d      	b.n	8008e8a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e2e:	f7fd fc1f 	bl	8006670 <HAL_GetTick>
 8008e32:	4602      	mov	r2, r0
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	1ad3      	subs	r3, r2, r3
 8008e38:	68ba      	ldr	r2, [r7, #8]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d302      	bcc.n	8008e44 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d11a      	bne.n	8008e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	699b      	ldr	r3, [r3, #24]
 8008e4a:	f003 0320 	and.w	r3, r3, #32
 8008e4e:	2b20      	cmp	r3, #32
 8008e50:	d013      	beq.n	8008e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e56:	f043 0220 	orr.w	r2, r3, #32
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2220      	movs	r2, #32
 8008e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2200      	movs	r2, #0
 8008e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	e007      	b.n	8008e8a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	699b      	ldr	r3, [r3, #24]
 8008e80:	f003 0320 	and.w	r3, r3, #32
 8008e84:	2b20      	cmp	r3, #32
 8008e86:	d1c8      	bne.n	8008e1a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
	...

08008e94 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b08a      	sub	sp, #40	@ 0x28
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	60f8      	str	r0, [r7, #12]
 8008e9c:	60b9      	str	r1, [r7, #8]
 8008e9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008eb6:	69bb      	ldr	r3, [r7, #24]
 8008eb8:	f003 0310 	and.w	r3, r3, #16
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d068      	beq.n	8008f92 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2210      	movs	r2, #16
 8008ec6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008ec8:	e049      	b.n	8008f5e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed0:	d045      	beq.n	8008f5e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008ed2:	f7fd fbcd 	bl	8006670 <HAL_GetTick>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	69fb      	ldr	r3, [r7, #28]
 8008eda:	1ad3      	subs	r3, r2, r3
 8008edc:	68ba      	ldr	r2, [r7, #8]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d302      	bcc.n	8008ee8 <I2C_IsErrorOccurred+0x54>
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d13a      	bne.n	8008f5e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ef2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008efa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008f06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f0a:	d121      	bne.n	8008f50 <I2C_IsErrorOccurred+0xbc>
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008f12:	d01d      	beq.n	8008f50 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008f14:	7cfb      	ldrb	r3, [r7, #19]
 8008f16:	2b20      	cmp	r3, #32
 8008f18:	d01a      	beq.n	8008f50 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	685a      	ldr	r2, [r3, #4]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f28:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008f2a:	f7fd fba1 	bl	8006670 <HAL_GetTick>
 8008f2e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008f30:	e00e      	b.n	8008f50 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008f32:	f7fd fb9d 	bl	8006670 <HAL_GetTick>
 8008f36:	4602      	mov	r2, r0
 8008f38:	69fb      	ldr	r3, [r7, #28]
 8008f3a:	1ad3      	subs	r3, r2, r3
 8008f3c:	2b19      	cmp	r3, #25
 8008f3e:	d907      	bls.n	8008f50 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008f40:	6a3b      	ldr	r3, [r7, #32]
 8008f42:	f043 0320 	orr.w	r3, r3, #32
 8008f46:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008f4e:	e006      	b.n	8008f5e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	699b      	ldr	r3, [r3, #24]
 8008f56:	f003 0320 	and.w	r3, r3, #32
 8008f5a:	2b20      	cmp	r3, #32
 8008f5c:	d1e9      	bne.n	8008f32 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	699b      	ldr	r3, [r3, #24]
 8008f64:	f003 0320 	and.w	r3, r3, #32
 8008f68:	2b20      	cmp	r3, #32
 8008f6a:	d003      	beq.n	8008f74 <I2C_IsErrorOccurred+0xe0>
 8008f6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d0aa      	beq.n	8008eca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d103      	bne.n	8008f84 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2220      	movs	r2, #32
 8008f82:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008f84:	6a3b      	ldr	r3, [r7, #32]
 8008f86:	f043 0304 	orr.w	r3, r3, #4
 8008f8a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	699b      	ldr	r3, [r3, #24]
 8008f98:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d00b      	beq.n	8008fbc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008fa4:	6a3b      	ldr	r3, [r7, #32]
 8008fa6:	f043 0301 	orr.w	r3, r3, #1
 8008faa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008fb4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d00b      	beq.n	8008fde <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008fc6:	6a3b      	ldr	r3, [r7, #32]
 8008fc8:	f043 0308 	orr.w	r3, r3, #8
 8008fcc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008fd6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d00b      	beq.n	8009000 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008fe8:	6a3b      	ldr	r3, [r7, #32]
 8008fea:	f043 0302 	orr.w	r3, r3, #2
 8008fee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ff8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009000:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009004:	2b00      	cmp	r3, #0
 8009006:	d01c      	beq.n	8009042 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009008:	68f8      	ldr	r0, [r7, #12]
 800900a:	f7ff fe3b 	bl	8008c84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	6859      	ldr	r1, [r3, #4]
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681a      	ldr	r2, [r3, #0]
 8009018:	4b0d      	ldr	r3, [pc, #52]	@ (8009050 <I2C_IsErrorOccurred+0x1bc>)
 800901a:	400b      	ands	r3, r1
 800901c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009022:	6a3b      	ldr	r3, [r7, #32]
 8009024:	431a      	orrs	r2, r3
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2220      	movs	r2, #32
 800902e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009042:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009046:	4618      	mov	r0, r3
 8009048:	3728      	adds	r7, #40	@ 0x28
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	fe00e800 	.word	0xfe00e800

08009054 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009054:	b480      	push	{r7}
 8009056:	b087      	sub	sp, #28
 8009058:	af00      	add	r7, sp, #0
 800905a:	60f8      	str	r0, [r7, #12]
 800905c:	607b      	str	r3, [r7, #4]
 800905e:	460b      	mov	r3, r1
 8009060:	817b      	strh	r3, [r7, #10]
 8009062:	4613      	mov	r3, r2
 8009064:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009066:	897b      	ldrh	r3, [r7, #10]
 8009068:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800906c:	7a7b      	ldrb	r3, [r7, #9]
 800906e:	041b      	lsls	r3, r3, #16
 8009070:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009074:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800907a:	6a3b      	ldr	r3, [r7, #32]
 800907c:	4313      	orrs	r3, r2
 800907e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009082:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	685a      	ldr	r2, [r3, #4]
 800908a:	6a3b      	ldr	r3, [r7, #32]
 800908c:	0d5b      	lsrs	r3, r3, #21
 800908e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009092:	4b08      	ldr	r3, [pc, #32]	@ (80090b4 <I2C_TransferConfig+0x60>)
 8009094:	430b      	orrs	r3, r1
 8009096:	43db      	mvns	r3, r3
 8009098:	ea02 0103 	and.w	r1, r2, r3
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	697a      	ldr	r2, [r7, #20]
 80090a2:	430a      	orrs	r2, r1
 80090a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80090a6:	bf00      	nop
 80090a8:	371c      	adds	r7, #28
 80090aa:	46bd      	mov	sp, r7
 80090ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b0:	4770      	bx	lr
 80090b2:	bf00      	nop
 80090b4:	03ff63ff 	.word	0x03ff63ff

080090b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090c8:	b2db      	uxtb	r3, r3
 80090ca:	2b20      	cmp	r3, #32
 80090cc:	d138      	bne.n	8009140 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d101      	bne.n	80090dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80090d8:	2302      	movs	r3, #2
 80090da:	e032      	b.n	8009142 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2201      	movs	r2, #1
 80090e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2224      	movs	r2, #36	@ 0x24
 80090e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f022 0201 	bic.w	r2, r2, #1
 80090fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800910a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	6819      	ldr	r1, [r3, #0]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	430a      	orrs	r2, r1
 800911a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681a      	ldr	r2, [r3, #0]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f042 0201 	orr.w	r2, r2, #1
 800912a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2220      	movs	r2, #32
 8009130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800913c:	2300      	movs	r3, #0
 800913e:	e000      	b.n	8009142 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009140:	2302      	movs	r3, #2
  }
}
 8009142:	4618      	mov	r0, r3
 8009144:	370c      	adds	r7, #12
 8009146:	46bd      	mov	sp, r7
 8009148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914c:	4770      	bx	lr

0800914e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800914e:	b480      	push	{r7}
 8009150:	b085      	sub	sp, #20
 8009152:	af00      	add	r7, sp, #0
 8009154:	6078      	str	r0, [r7, #4]
 8009156:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800915e:	b2db      	uxtb	r3, r3
 8009160:	2b20      	cmp	r3, #32
 8009162:	d139      	bne.n	80091d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800916a:	2b01      	cmp	r3, #1
 800916c:	d101      	bne.n	8009172 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800916e:	2302      	movs	r3, #2
 8009170:	e033      	b.n	80091da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2201      	movs	r2, #1
 8009176:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2224      	movs	r2, #36	@ 0x24
 800917e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f022 0201 	bic.w	r2, r2, #1
 8009190:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80091a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	021b      	lsls	r3, r3, #8
 80091a6:	68fa      	ldr	r2, [r7, #12]
 80091a8:	4313      	orrs	r3, r2
 80091aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	68fa      	ldr	r2, [r7, #12]
 80091b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f042 0201 	orr.w	r2, r2, #1
 80091c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2220      	movs	r2, #32
 80091c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80091d4:	2300      	movs	r3, #0
 80091d6:	e000      	b.n	80091da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80091d8:	2302      	movs	r3, #2
  }
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3714      	adds	r7, #20
 80091de:	46bd      	mov	sp, r7
 80091e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e4:	4770      	bx	lr
	...

080091e8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80091e8:	b480      	push	{r7}
 80091ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80091ec:	4b05      	ldr	r3, [pc, #20]	@ (8009204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a04      	ldr	r2, [pc, #16]	@ (8009204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80091f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091f6:	6013      	str	r3, [r2, #0]
}
 80091f8:	bf00      	nop
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr
 8009202:	bf00      	nop
 8009204:	58000400 	.word	0x58000400

08009208 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009208:	b480      	push	{r7}
 800920a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800920c:	4b04      	ldr	r3, [pc, #16]	@ (8009220 <HAL_PWREx_GetVoltageRange+0x18>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8009214:	4618      	mov	r0, r3
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop
 8009220:	58000400 	.word	0x58000400

08009224 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	4603      	mov	r3, r0
 800922c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 800922e:	4b11      	ldr	r3, [pc, #68]	@ (8009274 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f023 0307 	bic.w	r3, r3, #7
 8009236:	4a0f      	ldr	r2, [pc, #60]	@ (8009274 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8009238:	f043 0302 	orr.w	r3, r3, #2
 800923c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800923e:	4b0e      	ldr	r3, [pc, #56]	@ (8009278 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8009240:	691b      	ldr	r3, [r3, #16]
 8009242:	4a0d      	ldr	r2, [pc, #52]	@ (8009278 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8009244:	f043 0304 	orr.w	r3, r3, #4
 8009248:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800924a:	79fb      	ldrb	r3, [r7, #7]
 800924c:	2b01      	cmp	r3, #1
 800924e:	d101      	bne.n	8009254 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009250:	bf30      	wfi
 8009252:	e002      	b.n	800925a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009254:	bf40      	sev
    __WFE();
 8009256:	bf20      	wfe
    __WFE();
 8009258:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800925a:	4b07      	ldr	r3, [pc, #28]	@ (8009278 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	4a06      	ldr	r2, [pc, #24]	@ (8009278 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8009260:	f023 0304 	bic.w	r3, r3, #4
 8009264:	6113      	str	r3, [r2, #16]
}
 8009266:	bf00      	nop
 8009268:	370c      	adds	r7, #12
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr
 8009272:	bf00      	nop
 8009274:	58000400 	.word	0x58000400
 8009278:	e000ed00 	.word	0xe000ed00

0800927c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800927c:	b480      	push	{r7}
 800927e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8009280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800928a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800928e:	d101      	bne.n	8009294 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8009290:	2301      	movs	r3, #1
 8009292:	e000      	b.n	8009296 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr

080092a0 <LL_RCC_HSE_Enable>:
{
 80092a0:	b480      	push	{r7}
 80092a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80092a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80092ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092b2:	6013      	str	r3, [r2, #0]
}
 80092b4:	bf00      	nop
 80092b6:	46bd      	mov	sp, r7
 80092b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092bc:	4770      	bx	lr

080092be <LL_RCC_HSE_Disable>:
{
 80092be:	b480      	push	{r7}
 80092c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80092c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80092cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092d0:	6013      	str	r3, [r2, #0]
}
 80092d2:	bf00      	nop
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <LL_RCC_HSE_IsReady>:
{
 80092dc:	b480      	push	{r7}
 80092de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80092e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092ee:	d101      	bne.n	80092f4 <LL_RCC_HSE_IsReady+0x18>
 80092f0:	2301      	movs	r3, #1
 80092f2:	e000      	b.n	80092f6 <LL_RCC_HSE_IsReady+0x1a>
 80092f4:	2300      	movs	r3, #0
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <LL_RCC_HSI_Enable>:
{
 8009300:	b480      	push	{r7}
 8009302:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800930e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009312:	6013      	str	r3, [r2, #0]
}
 8009314:	bf00      	nop
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr

0800931e <LL_RCC_HSI_Disable>:
{
 800931e:	b480      	push	{r7}
 8009320:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800932c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009330:	6013      	str	r3, [r2, #0]
}
 8009332:	bf00      	nop
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <LL_RCC_HSI_IsReady>:
{
 800933c:	b480      	push	{r7}
 800933e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800934a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800934e:	d101      	bne.n	8009354 <LL_RCC_HSI_IsReady+0x18>
 8009350:	2301      	movs	r3, #1
 8009352:	e000      	b.n	8009356 <LL_RCC_HSI_IsReady+0x1a>
 8009354:	2300      	movs	r3, #0
}
 8009356:	4618      	mov	r0, r3
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr

08009360 <LL_RCC_HSI_SetCalibTrimming>:
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	061b      	lsls	r3, r3, #24
 8009376:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800937a:	4313      	orrs	r3, r2
 800937c:	604b      	str	r3, [r1, #4]
}
 800937e:	bf00      	nop
 8009380:	370c      	adds	r7, #12
 8009382:	46bd      	mov	sp, r7
 8009384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009388:	4770      	bx	lr

0800938a <LL_RCC_HSI48_Enable>:
{
 800938a:	b480      	push	{r7}
 800938c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800938e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009392:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009396:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800939a:	f043 0301 	orr.w	r3, r3, #1
 800939e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80093a2:	bf00      	nop
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr

080093ac <LL_RCC_HSI48_Disable>:
{
 80093ac:	b480      	push	{r7}
 80093ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80093b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80093bc:	f023 0301 	bic.w	r3, r3, #1
 80093c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80093c4:	bf00      	nop
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr

080093ce <LL_RCC_HSI48_IsReady>:
{
 80093ce:	b480      	push	{r7}
 80093d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80093d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093da:	f003 0302 	and.w	r3, r3, #2
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d101      	bne.n	80093e6 <LL_RCC_HSI48_IsReady+0x18>
 80093e2:	2301      	movs	r3, #1
 80093e4:	e000      	b.n	80093e8 <LL_RCC_HSI48_IsReady+0x1a>
 80093e6:	2300      	movs	r3, #0
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	46bd      	mov	sp, r7
 80093ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f0:	4770      	bx	lr

080093f2 <LL_RCC_LSE_Enable>:
{
 80093f2:	b480      	push	{r7}
 80093f4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80093f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009402:	f043 0301 	orr.w	r3, r3, #1
 8009406:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800940a:	bf00      	nop
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <LL_RCC_LSE_Disable>:
{
 8009414:	b480      	push	{r7}
 8009416:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800941c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009420:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009424:	f023 0301 	bic.w	r3, r3, #1
 8009428:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800942c:	bf00      	nop
 800942e:	46bd      	mov	sp, r7
 8009430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009434:	4770      	bx	lr

08009436 <LL_RCC_LSE_EnableBypass>:
{
 8009436:	b480      	push	{r7}
 8009438:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800943a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800943e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009442:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009446:	f043 0304 	orr.w	r3, r3, #4
 800944a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800944e:	bf00      	nop
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <LL_RCC_LSE_DisableBypass>:
{
 8009458:	b480      	push	{r7}
 800945a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800945c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009464:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009468:	f023 0304 	bic.w	r3, r3, #4
 800946c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009470:	bf00      	nop
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr

0800947a <LL_RCC_LSE_IsReady>:
{
 800947a:	b480      	push	{r7}
 800947c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800947e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009486:	f003 0302 	and.w	r3, r3, #2
 800948a:	2b02      	cmp	r3, #2
 800948c:	d101      	bne.n	8009492 <LL_RCC_LSE_IsReady+0x18>
 800948e:	2301      	movs	r3, #1
 8009490:	e000      	b.n	8009494 <LL_RCC_LSE_IsReady+0x1a>
 8009492:	2300      	movs	r3, #0
}
 8009494:	4618      	mov	r0, r3
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr

0800949e <LL_RCC_LSI1_Enable>:
{
 800949e:	b480      	push	{r7}
 80094a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80094a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80094ae:	f043 0301 	orr.w	r3, r3, #1
 80094b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80094b6:	bf00      	nop
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <LL_RCC_LSI1_Disable>:
{
 80094c0:	b480      	push	{r7}
 80094c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80094c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80094d0:	f023 0301 	bic.w	r3, r3, #1
 80094d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80094d8:	bf00      	nop
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr

080094e2 <LL_RCC_LSI1_IsReady>:
{
 80094e2:	b480      	push	{r7}
 80094e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80094e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094ee:	f003 0302 	and.w	r3, r3, #2
 80094f2:	2b02      	cmp	r3, #2
 80094f4:	d101      	bne.n	80094fa <LL_RCC_LSI1_IsReady+0x18>
 80094f6:	2301      	movs	r3, #1
 80094f8:	e000      	b.n	80094fc <LL_RCC_LSI1_IsReady+0x1a>
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr

08009506 <LL_RCC_LSI2_Enable>:
{
 8009506:	b480      	push	{r7}
 8009508:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800950a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800950e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009512:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009516:	f043 0304 	orr.w	r3, r3, #4
 800951a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800951e:	bf00      	nop
 8009520:	46bd      	mov	sp, r7
 8009522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009526:	4770      	bx	lr

08009528 <LL_RCC_LSI2_Disable>:
{
 8009528:	b480      	push	{r7}
 800952a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800952c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009530:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009534:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009538:	f023 0304 	bic.w	r3, r3, #4
 800953c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009540:	bf00      	nop
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr

0800954a <LL_RCC_LSI2_IsReady>:
{
 800954a:	b480      	push	{r7}
 800954c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800954e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009552:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009556:	f003 0308 	and.w	r3, r3, #8
 800955a:	2b08      	cmp	r3, #8
 800955c:	d101      	bne.n	8009562 <LL_RCC_LSI2_IsReady+0x18>
 800955e:	2301      	movs	r3, #1
 8009560:	e000      	b.n	8009564 <LL_RCC_LSI2_IsReady+0x1a>
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr

0800956e <LL_RCC_LSI2_SetTrimming>:
{
 800956e:	b480      	push	{r7}
 8009570:	b083      	sub	sp, #12
 8009572:	af00      	add	r7, sp, #0
 8009574:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8009576:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800957a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800957e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	021b      	lsls	r3, r3, #8
 8009586:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800958a:	4313      	orrs	r3, r2
 800958c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8009590:	bf00      	nop
 8009592:	370c      	adds	r7, #12
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr

0800959c <LL_RCC_MSI_Enable>:
{
 800959c:	b480      	push	{r7}
 800959e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80095a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80095aa:	f043 0301 	orr.w	r3, r3, #1
 80095ae:	6013      	str	r3, [r2, #0]
}
 80095b0:	bf00      	nop
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr

080095ba <LL_RCC_MSI_Disable>:
{
 80095ba:	b480      	push	{r7}
 80095bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80095be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80095c8:	f023 0301 	bic.w	r3, r3, #1
 80095cc:	6013      	str	r3, [r2, #0]
}
 80095ce:	bf00      	nop
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <LL_RCC_MSI_IsReady>:
{
 80095d8:	b480      	push	{r7}
 80095da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80095dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f003 0302 	and.w	r3, r3, #2
 80095e6:	2b02      	cmp	r3, #2
 80095e8:	d101      	bne.n	80095ee <LL_RCC_MSI_IsReady+0x16>
 80095ea:	2301      	movs	r3, #1
 80095ec:	e000      	b.n	80095f0 <LL_RCC_MSI_IsReady+0x18>
 80095ee:	2300      	movs	r3, #0
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr

080095fa <LL_RCC_MSI_SetRange>:
{
 80095fa:	b480      	push	{r7}
 80095fc:	b083      	sub	sp, #12
 80095fe:	af00      	add	r7, sp, #0
 8009600:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8009602:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800960c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	4313      	orrs	r3, r2
 8009614:	600b      	str	r3, [r1, #0]
}
 8009616:	bf00      	nop
 8009618:	370c      	adds	r7, #12
 800961a:	46bd      	mov	sp, r7
 800961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009620:	4770      	bx	lr

08009622 <LL_RCC_MSI_GetRange>:
{
 8009622:	b480      	push	{r7}
 8009624:	b083      	sub	sp, #12
 8009626:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8009628:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009632:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2bb0      	cmp	r3, #176	@ 0xb0
 8009638:	d901      	bls.n	800963e <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800963a:	23b0      	movs	r3, #176	@ 0xb0
 800963c:	607b      	str	r3, [r7, #4]
  return msiRange;
 800963e:	687b      	ldr	r3, [r7, #4]
}
 8009640:	4618      	mov	r0, r3
 8009642:	370c      	adds	r7, #12
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <LL_RCC_MSI_SetCalibTrimming>:
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8009654:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	021b      	lsls	r3, r3, #8
 8009662:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009666:	4313      	orrs	r3, r2
 8009668:	604b      	str	r3, [r1, #4]
}
 800966a:	bf00      	nop
 800966c:	370c      	adds	r7, #12
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr

08009676 <LL_RCC_SetSysClkSource>:
{
 8009676:	b480      	push	{r7}
 8009678:	b083      	sub	sp, #12
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800967e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	f023 0203 	bic.w	r2, r3, #3
 8009688:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4313      	orrs	r3, r2
 8009690:	608b      	str	r3, [r1, #8]
}
 8009692:	bf00      	nop
 8009694:	370c      	adds	r7, #12
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr

0800969e <LL_RCC_GetSysClkSource>:
{
 800969e:	b480      	push	{r7}
 80096a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80096a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096a6:	689b      	ldr	r3, [r3, #8]
 80096a8:	f003 030c 	and.w	r3, r3, #12
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	46bd      	mov	sp, r7
 80096b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b4:	4770      	bx	lr

080096b6 <LL_RCC_SetAHBPrescaler>:
{
 80096b6:	b480      	push	{r7}
 80096b8:	b083      	sub	sp, #12
 80096ba:	af00      	add	r7, sp, #0
 80096bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80096be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80096c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	4313      	orrs	r3, r2
 80096d0:	608b      	str	r3, [r1, #8]
}
 80096d2:	bf00      	nop
 80096d4:	370c      	adds	r7, #12
 80096d6:	46bd      	mov	sp, r7
 80096d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096dc:	4770      	bx	lr

080096de <LL_C2_RCC_SetAHBPrescaler>:
{
 80096de:	b480      	push	{r7}
 80096e0:	b083      	sub	sp, #12
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80096e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80096ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80096f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80096fe:	bf00      	nop
 8009700:	370c      	adds	r7, #12
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr

0800970a <LL_RCC_SetAHB4Prescaler>:
{
 800970a:	b480      	push	{r7}
 800970c:	b083      	sub	sp, #12
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8009712:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009716:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800971a:	f023 020f 	bic.w	r2, r3, #15
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	091b      	lsrs	r3, r3, #4
 8009722:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009726:	4313      	orrs	r3, r2
 8009728:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800972c:	bf00      	nop
 800972e:	370c      	adds	r7, #12
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <LL_RCC_SetAPB1Prescaler>:
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8009740:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009744:	689b      	ldr	r3, [r3, #8]
 8009746:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800974a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	4313      	orrs	r3, r2
 8009752:	608b      	str	r3, [r1, #8]
}
 8009754:	bf00      	nop
 8009756:	370c      	adds	r7, #12
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <LL_RCC_SetAPB2Prescaler>:
{
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8009768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009772:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	4313      	orrs	r3, r2
 800977a:	608b      	str	r3, [r1, #8]
}
 800977c:	bf00      	nop
 800977e:	370c      	adds	r7, #12
 8009780:	46bd      	mov	sp, r7
 8009782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009786:	4770      	bx	lr

08009788 <LL_RCC_GetAHBPrescaler>:
{
 8009788:	b480      	push	{r7}
 800978a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800978c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8009796:	4618      	mov	r0, r3
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr

080097a0 <LL_RCC_GetAHB4Prescaler>:
{
 80097a0:	b480      	push	{r7}
 80097a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80097a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097a8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80097ac:	011b      	lsls	r3, r3, #4
 80097ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr

080097bc <LL_RCC_GetAPB1Prescaler>:
{
 80097bc:	b480      	push	{r7}
 80097be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80097c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <LL_RCC_GetAPB2Prescaler>:
{
 80097d4:	b480      	push	{r7}
 80097d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80097d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80097ec:	b480      	push	{r7}
 80097ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80097f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80097fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097fe:	6013      	str	r3, [r2, #0]
}
 8009800:	bf00      	nop
 8009802:	46bd      	mov	sp, r7
 8009804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009808:	4770      	bx	lr

0800980a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800980a:	b480      	push	{r7}
 800980c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800980e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009818:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800981c:	6013      	str	r3, [r2, #0]
}
 800981e:	bf00      	nop
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8009828:	b480      	push	{r7}
 800982a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800982c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009836:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800983a:	d101      	bne.n	8009840 <LL_RCC_PLL_IsReady+0x18>
 800983c:	2301      	movs	r3, #1
 800983e:	e000      	b.n	8009842 <LL_RCC_PLL_IsReady+0x1a>
 8009840:	2300      	movs	r3, #0
}
 8009842:	4618      	mov	r0, r3
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800984c:	b480      	push	{r7}
 800984e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8009850:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009854:	68db      	ldr	r3, [r3, #12]
 8009856:	0a1b      	lsrs	r3, r3, #8
 8009858:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800985c:	4618      	mov	r0, r3
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr

08009866 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8009866:	b480      	push	{r7}
 8009868:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800986a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800986e:	68db      	ldr	r3, [r3, #12]
 8009870:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8009874:	4618      	mov	r0, r3
 8009876:	46bd      	mov	sp, r7
 8009878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987c:	4770      	bx	lr

0800987e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800987e:	b480      	push	{r7}
 8009880:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8009882:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009886:	68db      	ldr	r3, [r3, #12]
 8009888:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800988c:	4618      	mov	r0, r3
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr

08009896 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009896:	b480      	push	{r7}
 8009898:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800989a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800989e:	68db      	ldr	r3, [r3, #12]
 80098a0:	f003 0303 	and.w	r3, r3, #3
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	46bd      	mov	sp, r7
 80098a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ac:	4770      	bx	lr

080098ae <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80098ae:	b480      	push	{r7}
 80098b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80098b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80098bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098c0:	d101      	bne.n	80098c6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80098c2:	2301      	movs	r3, #1
 80098c4:	e000      	b.n	80098c8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80098c6:	2300      	movs	r3, #0
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr

080098d2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80098d2:	b480      	push	{r7}
 80098d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80098d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098da:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80098de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098e6:	d101      	bne.n	80098ec <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80098e8:	2301      	movs	r3, #1
 80098ea:	e000      	b.n	80098ee <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80098ec:	2300      	movs	r3, #0
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80098f8:	b480      	push	{r7}
 80098fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80098fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009900:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009904:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009908:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800990c:	d101      	bne.n	8009912 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800990e:	2301      	movs	r3, #1
 8009910:	e000      	b.n	8009914 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8009912:	2300      	movs	r3, #0
}
 8009914:	4618      	mov	r0, r3
 8009916:	46bd      	mov	sp, r7
 8009918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991c:	4770      	bx	lr

0800991e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800991e:	b480      	push	{r7}
 8009920:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8009922:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009926:	689b      	ldr	r3, [r3, #8]
 8009928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800992c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009930:	d101      	bne.n	8009936 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8009932:	2301      	movs	r3, #1
 8009934:	e000      	b.n	8009938 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr

08009942 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8009942:	b480      	push	{r7}
 8009944:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8009946:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009950:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009954:	d101      	bne.n	800995a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8009956:	2301      	movs	r3, #1
 8009958:	e000      	b.n	800995c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800995a:	2300      	movs	r3, #0
}
 800995c:	4618      	mov	r0, r3
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr
	...

08009968 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009968:	b590      	push	{r4, r7, lr}
 800996a:	b08d      	sub	sp, #52	@ 0x34
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d101      	bne.n	800997a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	e363      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f003 0320 	and.w	r3, r3, #32
 8009982:	2b00      	cmp	r3, #0
 8009984:	f000 808d 	beq.w	8009aa2 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009988:	f7ff fe89 	bl	800969e <LL_RCC_GetSysClkSource>
 800998c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800998e:	f7ff ff82 	bl	8009896 <LL_RCC_PLL_GetMainSource>
 8009992:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8009994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009996:	2b00      	cmp	r3, #0
 8009998:	d005      	beq.n	80099a6 <HAL_RCC_OscConfig+0x3e>
 800999a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800999c:	2b0c      	cmp	r3, #12
 800999e:	d147      	bne.n	8009a30 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80099a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d144      	bne.n	8009a30 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	69db      	ldr	r3, [r3, #28]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d101      	bne.n	80099b2 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80099ae:	2301      	movs	r3, #1
 80099b0:	e347      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80099b6:	f7ff fe34 	bl	8009622 <LL_RCC_MSI_GetRange>
 80099ba:	4603      	mov	r3, r0
 80099bc:	429c      	cmp	r4, r3
 80099be:	d914      	bls.n	80099ea <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099c4:	4618      	mov	r0, r3
 80099c6:	f000 fd2f 	bl	800a428 <RCC_SetFlashLatencyFromMSIRange>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d001      	beq.n	80099d4 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80099d0:	2301      	movs	r3, #1
 80099d2:	e336      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d8:	4618      	mov	r0, r3
 80099da:	f7ff fe0e 	bl	80095fa <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6a1b      	ldr	r3, [r3, #32]
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7ff fe32 	bl	800964c <LL_RCC_MSI_SetCalibTrimming>
 80099e8:	e013      	b.n	8009a12 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7ff fe03 	bl	80095fa <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6a1b      	ldr	r3, [r3, #32]
 80099f8:	4618      	mov	r0, r3
 80099fa:	f7ff fe27 	bl	800964c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a02:	4618      	mov	r0, r3
 8009a04:	f000 fd10 	bl	800a428 <RCC_SetFlashLatencyFromMSIRange>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d001      	beq.n	8009a12 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e317      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009a12:	f000 fcc9 	bl	800a3a8 <HAL_RCC_GetHCLKFreq>
 8009a16:	4603      	mov	r3, r0
 8009a18:	4aa4      	ldr	r2, [pc, #656]	@ (8009cac <HAL_RCC_OscConfig+0x344>)
 8009a1a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009a1c:	4ba4      	ldr	r3, [pc, #656]	@ (8009cb0 <HAL_RCC_OscConfig+0x348>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7fc fdd7 	bl	80065d4 <HAL_InitTick>
 8009a26:	4603      	mov	r3, r0
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d039      	beq.n	8009aa0 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	e308      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	69db      	ldr	r3, [r3, #28]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d01e      	beq.n	8009a76 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009a38:	f7ff fdb0 	bl	800959c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009a3c:	f7fc fe18 	bl	8006670 <HAL_GetTick>
 8009a40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8009a42:	e008      	b.n	8009a56 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009a44:	f7fc fe14 	bl	8006670 <HAL_GetTick>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4c:	1ad3      	subs	r3, r2, r3
 8009a4e:	2b02      	cmp	r3, #2
 8009a50:	d901      	bls.n	8009a56 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009a52:	2303      	movs	r3, #3
 8009a54:	e2f5      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8009a56:	f7ff fdbf 	bl	80095d8 <LL_RCC_MSI_IsReady>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d0f1      	beq.n	8009a44 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a64:	4618      	mov	r0, r3
 8009a66:	f7ff fdc8 	bl	80095fa <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6a1b      	ldr	r3, [r3, #32]
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f7ff fdec 	bl	800964c <LL_RCC_MSI_SetCalibTrimming>
 8009a74:	e015      	b.n	8009aa2 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009a76:	f7ff fda0 	bl	80095ba <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009a7a:	f7fc fdf9 	bl	8006670 <HAL_GetTick>
 8009a7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8009a80:	e008      	b.n	8009a94 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009a82:	f7fc fdf5 	bl	8006670 <HAL_GetTick>
 8009a86:	4602      	mov	r2, r0
 8009a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8a:	1ad3      	subs	r3, r2, r3
 8009a8c:	2b02      	cmp	r3, #2
 8009a8e:	d901      	bls.n	8009a94 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8009a90:	2303      	movs	r3, #3
 8009a92:	e2d6      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8009a94:	f7ff fda0 	bl	80095d8 <LL_RCC_MSI_IsReady>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d1f1      	bne.n	8009a82 <HAL_RCC_OscConfig+0x11a>
 8009a9e:	e000      	b.n	8009aa2 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8009aa0:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f003 0301 	and.w	r3, r3, #1
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d047      	beq.n	8009b3e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009aae:	f7ff fdf6 	bl	800969e <LL_RCC_GetSysClkSource>
 8009ab2:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009ab4:	f7ff feef 	bl	8009896 <LL_RCC_PLL_GetMainSource>
 8009ab8:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8009aba:	6a3b      	ldr	r3, [r7, #32]
 8009abc:	2b08      	cmp	r3, #8
 8009abe:	d005      	beq.n	8009acc <HAL_RCC_OscConfig+0x164>
 8009ac0:	6a3b      	ldr	r3, [r7, #32]
 8009ac2:	2b0c      	cmp	r3, #12
 8009ac4:	d108      	bne.n	8009ad8 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8009ac6:	69fb      	ldr	r3, [r7, #28]
 8009ac8:	2b03      	cmp	r3, #3
 8009aca:	d105      	bne.n	8009ad8 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d134      	bne.n	8009b3e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	e2b4      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ae0:	d102      	bne.n	8009ae8 <HAL_RCC_OscConfig+0x180>
 8009ae2:	f7ff fbdd 	bl	80092a0 <LL_RCC_HSE_Enable>
 8009ae6:	e001      	b.n	8009aec <HAL_RCC_OscConfig+0x184>
 8009ae8:	f7ff fbe9 	bl	80092be <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d012      	beq.n	8009b1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009af4:	f7fc fdbc 	bl	8006670 <HAL_GetTick>
 8009af8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8009afa:	e008      	b.n	8009b0e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009afc:	f7fc fdb8 	bl	8006670 <HAL_GetTick>
 8009b00:	4602      	mov	r2, r0
 8009b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b04:	1ad3      	subs	r3, r2, r3
 8009b06:	2b64      	cmp	r3, #100	@ 0x64
 8009b08:	d901      	bls.n	8009b0e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8009b0a:	2303      	movs	r3, #3
 8009b0c:	e299      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8009b0e:	f7ff fbe5 	bl	80092dc <LL_RCC_HSE_IsReady>
 8009b12:	4603      	mov	r3, r0
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d0f1      	beq.n	8009afc <HAL_RCC_OscConfig+0x194>
 8009b18:	e011      	b.n	8009b3e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b1a:	f7fc fda9 	bl	8006670 <HAL_GetTick>
 8009b1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8009b20:	e008      	b.n	8009b34 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b22:	f7fc fda5 	bl	8006670 <HAL_GetTick>
 8009b26:	4602      	mov	r2, r0
 8009b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b2a:	1ad3      	subs	r3, r2, r3
 8009b2c:	2b64      	cmp	r3, #100	@ 0x64
 8009b2e:	d901      	bls.n	8009b34 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8009b30:	2303      	movs	r3, #3
 8009b32:	e286      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8009b34:	f7ff fbd2 	bl	80092dc <LL_RCC_HSE_IsReady>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d1f1      	bne.n	8009b22 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f003 0302 	and.w	r3, r3, #2
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d04c      	beq.n	8009be4 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b4a:	f7ff fda8 	bl	800969e <LL_RCC_GetSysClkSource>
 8009b4e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009b50:	f7ff fea1 	bl	8009896 <LL_RCC_PLL_GetMainSource>
 8009b54:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8009b56:	69bb      	ldr	r3, [r7, #24]
 8009b58:	2b04      	cmp	r3, #4
 8009b5a:	d005      	beq.n	8009b68 <HAL_RCC_OscConfig+0x200>
 8009b5c:	69bb      	ldr	r3, [r7, #24]
 8009b5e:	2b0c      	cmp	r3, #12
 8009b60:	d10e      	bne.n	8009b80 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	2b02      	cmp	r3, #2
 8009b66:	d10b      	bne.n	8009b80 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	68db      	ldr	r3, [r3, #12]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d101      	bne.n	8009b74 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8009b70:	2301      	movs	r3, #1
 8009b72:	e266      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	691b      	ldr	r3, [r3, #16]
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7ff fbf1 	bl	8009360 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009b7e:	e031      	b.n	8009be4 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d019      	beq.n	8009bbc <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009b88:	f7ff fbba 	bl	8009300 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b8c:	f7fc fd70 	bl	8006670 <HAL_GetTick>
 8009b90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8009b92:	e008      	b.n	8009ba6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b94:	f7fc fd6c 	bl	8006670 <HAL_GetTick>
 8009b98:	4602      	mov	r2, r0
 8009b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9c:	1ad3      	subs	r3, r2, r3
 8009b9e:	2b02      	cmp	r3, #2
 8009ba0:	d901      	bls.n	8009ba6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009ba2:	2303      	movs	r3, #3
 8009ba4:	e24d      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8009ba6:	f7ff fbc9 	bl	800933c <LL_RCC_HSI_IsReady>
 8009baa:	4603      	mov	r3, r0
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d0f1      	beq.n	8009b94 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	691b      	ldr	r3, [r3, #16]
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	f7ff fbd3 	bl	8009360 <LL_RCC_HSI_SetCalibTrimming>
 8009bba:	e013      	b.n	8009be4 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009bbc:	f7ff fbaf 	bl	800931e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bc0:	f7fc fd56 	bl	8006670 <HAL_GetTick>
 8009bc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8009bc6:	e008      	b.n	8009bda <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bc8:	f7fc fd52 	bl	8006670 <HAL_GetTick>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd0:	1ad3      	subs	r3, r2, r3
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d901      	bls.n	8009bda <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8009bd6:	2303      	movs	r3, #3
 8009bd8:	e233      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8009bda:	f7ff fbaf 	bl	800933c <LL_RCC_HSI_IsReady>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d1f1      	bne.n	8009bc8 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f003 0308 	and.w	r3, r3, #8
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d106      	bne.n	8009bfe <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f000 80a3 	beq.w	8009d44 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	695b      	ldr	r3, [r3, #20]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d076      	beq.n	8009cf4 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f003 0310 	and.w	r3, r3, #16
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d046      	beq.n	8009ca0 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8009c12:	f7ff fc66 	bl	80094e2 <LL_RCC_LSI1_IsReady>
 8009c16:	4603      	mov	r3, r0
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d113      	bne.n	8009c44 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8009c1c:	f7ff fc3f 	bl	800949e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009c20:	f7fc fd26 	bl	8006670 <HAL_GetTick>
 8009c24:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8009c26:	e008      	b.n	8009c3a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009c28:	f7fc fd22 	bl	8006670 <HAL_GetTick>
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c30:	1ad3      	subs	r3, r2, r3
 8009c32:	2b02      	cmp	r3, #2
 8009c34:	d901      	bls.n	8009c3a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8009c36:	2303      	movs	r3, #3
 8009c38:	e203      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8009c3a:	f7ff fc52 	bl	80094e2 <LL_RCC_LSI1_IsReady>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d0f1      	beq.n	8009c28 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8009c44:	f7ff fc5f 	bl	8009506 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c48:	f7fc fd12 	bl	8006670 <HAL_GetTick>
 8009c4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009c4e:	e008      	b.n	8009c62 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009c50:	f7fc fd0e 	bl	8006670 <HAL_GetTick>
 8009c54:	4602      	mov	r2, r0
 8009c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c58:	1ad3      	subs	r3, r2, r3
 8009c5a:	2b03      	cmp	r3, #3
 8009c5c:	d901      	bls.n	8009c62 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8009c5e:	2303      	movs	r3, #3
 8009c60:	e1ef      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009c62:	f7ff fc72 	bl	800954a <LL_RCC_LSI2_IsReady>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d0f1      	beq.n	8009c50 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	699b      	ldr	r3, [r3, #24]
 8009c70:	4618      	mov	r0, r3
 8009c72:	f7ff fc7c 	bl	800956e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8009c76:	f7ff fc23 	bl	80094c0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c7a:	f7fc fcf9 	bl	8006670 <HAL_GetTick>
 8009c7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009c80:	e008      	b.n	8009c94 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009c82:	f7fc fcf5 	bl	8006670 <HAL_GetTick>
 8009c86:	4602      	mov	r2, r0
 8009c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c8a:	1ad3      	subs	r3, r2, r3
 8009c8c:	2b02      	cmp	r3, #2
 8009c8e:	d901      	bls.n	8009c94 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8009c90:	2303      	movs	r3, #3
 8009c92:	e1d6      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009c94:	f7ff fc25 	bl	80094e2 <LL_RCC_LSI1_IsReady>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d1f1      	bne.n	8009c82 <HAL_RCC_OscConfig+0x31a>
 8009c9e:	e051      	b.n	8009d44 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8009ca0:	f7ff fbfd 	bl	800949e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ca4:	f7fc fce4 	bl	8006670 <HAL_GetTick>
 8009ca8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009caa:	e00c      	b.n	8009cc6 <HAL_RCC_OscConfig+0x35e>
 8009cac:	2000000c 	.word	0x2000000c
 8009cb0:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009cb4:	f7fc fcdc 	bl	8006670 <HAL_GetTick>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cbc:	1ad3      	subs	r3, r2, r3
 8009cbe:	2b02      	cmp	r3, #2
 8009cc0:	d901      	bls.n	8009cc6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8009cc2:	2303      	movs	r3, #3
 8009cc4:	e1bd      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009cc6:	f7ff fc0c 	bl	80094e2 <LL_RCC_LSI1_IsReady>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d0f1      	beq.n	8009cb4 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8009cd0:	f7ff fc2a 	bl	8009528 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009cd4:	e008      	b.n	8009ce8 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009cd6:	f7fc fccb 	bl	8006670 <HAL_GetTick>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cde:	1ad3      	subs	r3, r2, r3
 8009ce0:	2b03      	cmp	r3, #3
 8009ce2:	d901      	bls.n	8009ce8 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8009ce4:	2303      	movs	r3, #3
 8009ce6:	e1ac      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009ce8:	f7ff fc2f 	bl	800954a <LL_RCC_LSI2_IsReady>
 8009cec:	4603      	mov	r3, r0
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1f1      	bne.n	8009cd6 <HAL_RCC_OscConfig+0x36e>
 8009cf2:	e027      	b.n	8009d44 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8009cf4:	f7ff fc18 	bl	8009528 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cf8:	f7fc fcba 	bl	8006670 <HAL_GetTick>
 8009cfc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8009cfe:	e008      	b.n	8009d12 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009d00:	f7fc fcb6 	bl	8006670 <HAL_GetTick>
 8009d04:	4602      	mov	r2, r0
 8009d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d08:	1ad3      	subs	r3, r2, r3
 8009d0a:	2b03      	cmp	r3, #3
 8009d0c:	d901      	bls.n	8009d12 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e197      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8009d12:	f7ff fc1a 	bl	800954a <LL_RCC_LSI2_IsReady>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d1f1      	bne.n	8009d00 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8009d1c:	f7ff fbd0 	bl	80094c0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d20:	f7fc fca6 	bl	8006670 <HAL_GetTick>
 8009d24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8009d26:	e008      	b.n	8009d3a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009d28:	f7fc fca2 	bl	8006670 <HAL_GetTick>
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d30:	1ad3      	subs	r3, r2, r3
 8009d32:	2b02      	cmp	r3, #2
 8009d34:	d901      	bls.n	8009d3a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8009d36:	2303      	movs	r3, #3
 8009d38:	e183      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8009d3a:	f7ff fbd2 	bl	80094e2 <LL_RCC_LSI1_IsReady>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d1f1      	bne.n	8009d28 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f003 0304 	and.w	r3, r3, #4
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d05b      	beq.n	8009e08 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d50:	4ba7      	ldr	r3, [pc, #668]	@ (8009ff0 <HAL_RCC_OscConfig+0x688>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d114      	bne.n	8009d86 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8009d5c:	f7ff fa44 	bl	80091e8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d60:	f7fc fc86 	bl	8006670 <HAL_GetTick>
 8009d64:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d66:	e008      	b.n	8009d7a <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d68:	f7fc fc82 	bl	8006670 <HAL_GetTick>
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d70:	1ad3      	subs	r3, r2, r3
 8009d72:	2b02      	cmp	r3, #2
 8009d74:	d901      	bls.n	8009d7a <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8009d76:	2303      	movs	r3, #3
 8009d78:	e163      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d7a:	4b9d      	ldr	r3, [pc, #628]	@ (8009ff0 <HAL_RCC_OscConfig+0x688>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d0f0      	beq.n	8009d68 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	d102      	bne.n	8009d94 <HAL_RCC_OscConfig+0x42c>
 8009d8e:	f7ff fb30 	bl	80093f2 <LL_RCC_LSE_Enable>
 8009d92:	e00c      	b.n	8009dae <HAL_RCC_OscConfig+0x446>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	2b05      	cmp	r3, #5
 8009d9a:	d104      	bne.n	8009da6 <HAL_RCC_OscConfig+0x43e>
 8009d9c:	f7ff fb4b 	bl	8009436 <LL_RCC_LSE_EnableBypass>
 8009da0:	f7ff fb27 	bl	80093f2 <LL_RCC_LSE_Enable>
 8009da4:	e003      	b.n	8009dae <HAL_RCC_OscConfig+0x446>
 8009da6:	f7ff fb35 	bl	8009414 <LL_RCC_LSE_Disable>
 8009daa:	f7ff fb55 	bl	8009458 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	689b      	ldr	r3, [r3, #8]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d014      	beq.n	8009de0 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009db6:	f7fc fc5b 	bl	8006670 <HAL_GetTick>
 8009dba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8009dbc:	e00a      	b.n	8009dd4 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dbe:	f7fc fc57 	bl	8006670 <HAL_GetTick>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d901      	bls.n	8009dd4 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8009dd0:	2303      	movs	r3, #3
 8009dd2:	e136      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8009dd4:	f7ff fb51 	bl	800947a <LL_RCC_LSE_IsReady>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d0ef      	beq.n	8009dbe <HAL_RCC_OscConfig+0x456>
 8009dde:	e013      	b.n	8009e08 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009de0:	f7fc fc46 	bl	8006670 <HAL_GetTick>
 8009de4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8009de6:	e00a      	b.n	8009dfe <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009de8:	f7fc fc42 	bl	8006670 <HAL_GetTick>
 8009dec:	4602      	mov	r2, r0
 8009dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df0:	1ad3      	subs	r3, r2, r3
 8009df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d901      	bls.n	8009dfe <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8009dfa:	2303      	movs	r3, #3
 8009dfc:	e121      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8009dfe:	f7ff fb3c 	bl	800947a <LL_RCC_LSE_IsReady>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1ef      	bne.n	8009de8 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d02c      	beq.n	8009e6e <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d014      	beq.n	8009e46 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009e1c:	f7ff fab5 	bl	800938a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e20:	f7fc fc26 	bl	8006670 <HAL_GetTick>
 8009e24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8009e26:	e008      	b.n	8009e3a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e28:	f7fc fc22 	bl	8006670 <HAL_GetTick>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	2b02      	cmp	r3, #2
 8009e34:	d901      	bls.n	8009e3a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8009e36:	2303      	movs	r3, #3
 8009e38:	e103      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8009e3a:	f7ff fac8 	bl	80093ce <LL_RCC_HSI48_IsReady>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d0f1      	beq.n	8009e28 <HAL_RCC_OscConfig+0x4c0>
 8009e44:	e013      	b.n	8009e6e <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009e46:	f7ff fab1 	bl	80093ac <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e4a:	f7fc fc11 	bl	8006670 <HAL_GetTick>
 8009e4e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8009e50:	e008      	b.n	8009e64 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e52:	f7fc fc0d 	bl	8006670 <HAL_GetTick>
 8009e56:	4602      	mov	r2, r0
 8009e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e5a:	1ad3      	subs	r3, r2, r3
 8009e5c:	2b02      	cmp	r3, #2
 8009e5e:	d901      	bls.n	8009e64 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8009e60:	2303      	movs	r3, #3
 8009e62:	e0ee      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8009e64:	f7ff fab3 	bl	80093ce <LL_RCC_HSI48_IsReady>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d1f1      	bne.n	8009e52 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	f000 80e4 	beq.w	800a040 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e78:	f7ff fc11 	bl	800969e <LL_RCC_GetSysClkSource>
 8009e7c:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8009e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	f040 80b4 	bne.w	8009ff8 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f003 0203 	and.w	r2, r3, #3
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e9a:	429a      	cmp	r2, r3
 8009e9c:	d123      	bne.n	8009ee6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d11c      	bne.n	8009ee6 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	0a1b      	lsrs	r3, r3, #8
 8009eb0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d114      	bne.n	8009ee6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d10d      	bne.n	8009ee6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d106      	bne.n	8009ee6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d05d      	beq.n	8009fa2 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	2b0c      	cmp	r3, #12
 8009eea:	d058      	beq.n	8009f9e <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009eec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d001      	beq.n	8009efe <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8009efa:	2301      	movs	r3, #1
 8009efc:	e0a1      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009efe:	f7ff fc84 	bl	800980a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009f02:	f7fc fbb5 	bl	8006670 <HAL_GetTick>
 8009f06:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f08:	e008      	b.n	8009f1c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f0a:	f7fc fbb1 	bl	8006670 <HAL_GetTick>
 8009f0e:	4602      	mov	r2, r0
 8009f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f12:	1ad3      	subs	r3, r2, r3
 8009f14:	2b02      	cmp	r3, #2
 8009f16:	d901      	bls.n	8009f1c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8009f18:	2303      	movs	r3, #3
 8009f1a:	e092      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d1ef      	bne.n	8009f0a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f2e:	68da      	ldr	r2, [r3, #12]
 8009f30:	4b30      	ldr	r3, [pc, #192]	@ (8009ff4 <HAL_RCC_OscConfig+0x68c>)
 8009f32:	4013      	ands	r3, r2
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009f3c:	4311      	orrs	r1, r2
 8009f3e:	687a      	ldr	r2, [r7, #4]
 8009f40:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009f42:	0212      	lsls	r2, r2, #8
 8009f44:	4311      	orrs	r1, r2
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009f4a:	4311      	orrs	r1, r2
 8009f4c:	687a      	ldr	r2, [r7, #4]
 8009f4e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009f50:	4311      	orrs	r1, r2
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009f56:	430a      	orrs	r2, r1
 8009f58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009f5c:	4313      	orrs	r3, r2
 8009f5e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009f60:	f7ff fc44 	bl	80097ec <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009f64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f68:	68db      	ldr	r3, [r3, #12]
 8009f6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f72:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009f74:	f7fc fb7c 	bl	8006670 <HAL_GetTick>
 8009f78:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f7a:	e008      	b.n	8009f8e <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f7c:	f7fc fb78 	bl	8006670 <HAL_GetTick>
 8009f80:	4602      	mov	r2, r0
 8009f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f84:	1ad3      	subs	r3, r2, r3
 8009f86:	2b02      	cmp	r3, #2
 8009f88:	d901      	bls.n	8009f8e <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8009f8a:	2303      	movs	r3, #3
 8009f8c:	e059      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d0ef      	beq.n	8009f7c <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009f9c:	e050      	b.n	800a040 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e04f      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d147      	bne.n	800a040 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009fb0:	f7ff fc1c 	bl	80097ec <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009fb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fb8:	68db      	ldr	r3, [r3, #12]
 8009fba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009fc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009fc4:	f7fc fb54 	bl	8006670 <HAL_GetTick>
 8009fc8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009fca:	e008      	b.n	8009fde <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fcc:	f7fc fb50 	bl	8006670 <HAL_GetTick>
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd4:	1ad3      	subs	r3, r2, r3
 8009fd6:	2b02      	cmp	r3, #2
 8009fd8:	d901      	bls.n	8009fde <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8009fda:	2303      	movs	r3, #3
 8009fdc:	e031      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d0ef      	beq.n	8009fcc <HAL_RCC_OscConfig+0x664>
 8009fec:	e028      	b.n	800a040 <HAL_RCC_OscConfig+0x6d8>
 8009fee:	bf00      	nop
 8009ff0:	58000400 	.word	0x58000400
 8009ff4:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	2b0c      	cmp	r3, #12
 8009ffc:	d01e      	beq.n	800a03c <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ffe:	f7ff fc04 	bl	800980a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a002:	f7fc fb35 	bl	8006670 <HAL_GetTick>
 800a006:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a008:	e008      	b.n	800a01c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a00a:	f7fc fb31 	bl	8006670 <HAL_GetTick>
 800a00e:	4602      	mov	r2, r0
 800a010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a012:	1ad3      	subs	r3, r2, r3
 800a014:	2b02      	cmp	r3, #2
 800a016:	d901      	bls.n	800a01c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800a018:	2303      	movs	r3, #3
 800a01a:	e012      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a01c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1ef      	bne.n	800a00a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800a02a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a02e:	68da      	ldr	r2, [r3, #12]
 800a030:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a034:	4b05      	ldr	r3, [pc, #20]	@ (800a04c <HAL_RCC_OscConfig+0x6e4>)
 800a036:	4013      	ands	r3, r2
 800a038:	60cb      	str	r3, [r1, #12]
 800a03a:	e001      	b.n	800a040 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a03c:	2301      	movs	r3, #1
 800a03e:	e000      	b.n	800a042 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800a040:	2300      	movs	r3, #0
}
 800a042:	4618      	mov	r0, r3
 800a044:	3734      	adds	r7, #52	@ 0x34
 800a046:	46bd      	mov	sp, r7
 800a048:	bd90      	pop	{r4, r7, pc}
 800a04a:	bf00      	nop
 800a04c:	eefefffc 	.word	0xeefefffc

0800a050 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b084      	sub	sp, #16
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d101      	bne.n	800a064 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e12d      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a064:	4b98      	ldr	r3, [pc, #608]	@ (800a2c8 <HAL_RCC_ClockConfig+0x278>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f003 0307 	and.w	r3, r3, #7
 800a06c:	683a      	ldr	r2, [r7, #0]
 800a06e:	429a      	cmp	r2, r3
 800a070:	d91b      	bls.n	800a0aa <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a072:	4b95      	ldr	r3, [pc, #596]	@ (800a2c8 <HAL_RCC_ClockConfig+0x278>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f023 0207 	bic.w	r2, r3, #7
 800a07a:	4993      	ldr	r1, [pc, #588]	@ (800a2c8 <HAL_RCC_ClockConfig+0x278>)
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	4313      	orrs	r3, r2
 800a080:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a082:	f7fc faf5 	bl	8006670 <HAL_GetTick>
 800a086:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a088:	e008      	b.n	800a09c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a08a:	f7fc faf1 	bl	8006670 <HAL_GetTick>
 800a08e:	4602      	mov	r2, r0
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	1ad3      	subs	r3, r2, r3
 800a094:	2b02      	cmp	r3, #2
 800a096:	d901      	bls.n	800a09c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800a098:	2303      	movs	r3, #3
 800a09a:	e111      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a09c:	4b8a      	ldr	r3, [pc, #552]	@ (800a2c8 <HAL_RCC_ClockConfig+0x278>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f003 0307 	and.w	r3, r3, #7
 800a0a4:	683a      	ldr	r2, [r7, #0]
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d1ef      	bne.n	800a08a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f003 0302 	and.w	r3, r3, #2
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d016      	beq.n	800a0e4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7ff fafb 	bl	80096b6 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a0c0:	f7fc fad6 	bl	8006670 <HAL_GetTick>
 800a0c4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a0c6:	e008      	b.n	800a0da <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a0c8:	f7fc fad2 	bl	8006670 <HAL_GetTick>
 800a0cc:	4602      	mov	r2, r0
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	1ad3      	subs	r3, r2, r3
 800a0d2:	2b02      	cmp	r3, #2
 800a0d4:	d901      	bls.n	800a0da <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800a0d6:	2303      	movs	r3, #3
 800a0d8:	e0f2      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a0da:	f7ff fbe8 	bl	80098ae <LL_RCC_IsActiveFlag_HPRE>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d0f1      	beq.n	800a0c8 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f003 0320 	and.w	r3, r3, #32
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d016      	beq.n	800a11e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	695b      	ldr	r3, [r3, #20]
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	f7ff faf2 	bl	80096de <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a0fa:	f7fc fab9 	bl	8006670 <HAL_GetTick>
 800a0fe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800a100:	e008      	b.n	800a114 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a102:	f7fc fab5 	bl	8006670 <HAL_GetTick>
 800a106:	4602      	mov	r2, r0
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	1ad3      	subs	r3, r2, r3
 800a10c:	2b02      	cmp	r3, #2
 800a10e:	d901      	bls.n	800a114 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800a110:	2303      	movs	r3, #3
 800a112:	e0d5      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800a114:	f7ff fbdd 	bl	80098d2 <LL_RCC_IsActiveFlag_C2HPRE>
 800a118:	4603      	mov	r3, r0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d0f1      	beq.n	800a102 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a126:	2b00      	cmp	r3, #0
 800a128:	d016      	beq.n	800a158 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	699b      	ldr	r3, [r3, #24]
 800a12e:	4618      	mov	r0, r3
 800a130:	f7ff faeb 	bl	800970a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a134:	f7fc fa9c 	bl	8006670 <HAL_GetTick>
 800a138:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800a13a:	e008      	b.n	800a14e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a13c:	f7fc fa98 	bl	8006670 <HAL_GetTick>
 800a140:	4602      	mov	r2, r0
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	1ad3      	subs	r3, r2, r3
 800a146:	2b02      	cmp	r3, #2
 800a148:	d901      	bls.n	800a14e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800a14a:	2303      	movs	r3, #3
 800a14c:	e0b8      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800a14e:	f7ff fbd3 	bl	80098f8 <LL_RCC_IsActiveFlag_SHDHPRE>
 800a152:	4603      	mov	r3, r0
 800a154:	2b00      	cmp	r3, #0
 800a156:	d0f1      	beq.n	800a13c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f003 0304 	and.w	r3, r3, #4
 800a160:	2b00      	cmp	r3, #0
 800a162:	d016      	beq.n	800a192 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	4618      	mov	r0, r3
 800a16a:	f7ff fae5 	bl	8009738 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a16e:	f7fc fa7f 	bl	8006670 <HAL_GetTick>
 800a172:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a174:	e008      	b.n	800a188 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a176:	f7fc fa7b 	bl	8006670 <HAL_GetTick>
 800a17a:	4602      	mov	r2, r0
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	1ad3      	subs	r3, r2, r3
 800a180:	2b02      	cmp	r3, #2
 800a182:	d901      	bls.n	800a188 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800a184:	2303      	movs	r3, #3
 800a186:	e09b      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a188:	f7ff fbc9 	bl	800991e <LL_RCC_IsActiveFlag_PPRE1>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d0f1      	beq.n	800a176 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f003 0308 	and.w	r3, r3, #8
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d017      	beq.n	800a1ce <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	00db      	lsls	r3, r3, #3
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f7ff fadb 	bl	8009760 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a1aa:	f7fc fa61 	bl	8006670 <HAL_GetTick>
 800a1ae:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a1b0:	e008      	b.n	800a1c4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a1b2:	f7fc fa5d 	bl	8006670 <HAL_GetTick>
 800a1b6:	4602      	mov	r2, r0
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	1ad3      	subs	r3, r2, r3
 800a1bc:	2b02      	cmp	r3, #2
 800a1be:	d901      	bls.n	800a1c4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	e07d      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a1c4:	f7ff fbbd 	bl	8009942 <LL_RCC_IsActiveFlag_PPRE2>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d0f1      	beq.n	800a1b2 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f003 0301 	and.w	r3, r3, #1
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d043      	beq.n	800a262 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	2b02      	cmp	r3, #2
 800a1e0:	d106      	bne.n	800a1f0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800a1e2:	f7ff f87b 	bl	80092dc <LL_RCC_HSE_IsReady>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d11e      	bne.n	800a22a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	e067      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	2b03      	cmp	r3, #3
 800a1f6:	d106      	bne.n	800a206 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800a1f8:	f7ff fb16 	bl	8009828 <LL_RCC_PLL_IsReady>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d113      	bne.n	800a22a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a202:	2301      	movs	r3, #1
 800a204:	e05c      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d106      	bne.n	800a21c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800a20e:	f7ff f9e3 	bl	80095d8 <LL_RCC_MSI_IsReady>
 800a212:	4603      	mov	r3, r0
 800a214:	2b00      	cmp	r3, #0
 800a216:	d108      	bne.n	800a22a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a218:	2301      	movs	r3, #1
 800a21a:	e051      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800a21c:	f7ff f88e 	bl	800933c <LL_RCC_HSI_IsReady>
 800a220:	4603      	mov	r3, r0
 800a222:	2b00      	cmp	r3, #0
 800a224:	d101      	bne.n	800a22a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a226:	2301      	movs	r3, #1
 800a228:	e04a      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	4618      	mov	r0, r3
 800a230:	f7ff fa21 	bl	8009676 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a234:	f7fc fa1c 	bl	8006670 <HAL_GetTick>
 800a238:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a23a:	e00a      	b.n	800a252 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a23c:	f7fc fa18 	bl	8006670 <HAL_GetTick>
 800a240:	4602      	mov	r2, r0
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	1ad3      	subs	r3, r2, r3
 800a246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d901      	bls.n	800a252 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800a24e:	2303      	movs	r3, #3
 800a250:	e036      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a252:	f7ff fa24 	bl	800969e <LL_RCC_GetSysClkSource>
 800a256:	4602      	mov	r2, r0
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	009b      	lsls	r3, r3, #2
 800a25e:	429a      	cmp	r2, r3
 800a260:	d1ec      	bne.n	800a23c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a262:	4b19      	ldr	r3, [pc, #100]	@ (800a2c8 <HAL_RCC_ClockConfig+0x278>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 0307 	and.w	r3, r3, #7
 800a26a:	683a      	ldr	r2, [r7, #0]
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d21b      	bcs.n	800a2a8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a270:	4b15      	ldr	r3, [pc, #84]	@ (800a2c8 <HAL_RCC_ClockConfig+0x278>)
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f023 0207 	bic.w	r2, r3, #7
 800a278:	4913      	ldr	r1, [pc, #76]	@ (800a2c8 <HAL_RCC_ClockConfig+0x278>)
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	4313      	orrs	r3, r2
 800a27e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a280:	f7fc f9f6 	bl	8006670 <HAL_GetTick>
 800a284:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a286:	e008      	b.n	800a29a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a288:	f7fc f9f2 	bl	8006670 <HAL_GetTick>
 800a28c:	4602      	mov	r2, r0
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	1ad3      	subs	r3, r2, r3
 800a292:	2b02      	cmp	r3, #2
 800a294:	d901      	bls.n	800a29a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800a296:	2303      	movs	r3, #3
 800a298:	e012      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a29a:	4b0b      	ldr	r3, [pc, #44]	@ (800a2c8 <HAL_RCC_ClockConfig+0x278>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f003 0307 	and.w	r3, r3, #7
 800a2a2:	683a      	ldr	r2, [r7, #0]
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	d1ef      	bne.n	800a288 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a2a8:	f000 f87e 	bl	800a3a8 <HAL_RCC_GetHCLKFreq>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	4a07      	ldr	r2, [pc, #28]	@ (800a2cc <HAL_RCC_ClockConfig+0x27c>)
 800a2b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800a2b2:	f7fc f9e9 	bl	8006688 <HAL_GetTickPrio>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	f7fc f98b 	bl	80065d4 <HAL_InitTick>
 800a2be:	4603      	mov	r3, r0
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3710      	adds	r7, #16
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}
 800a2c8:	58004000 	.word	0x58004000
 800a2cc:	2000000c 	.word	0x2000000c

0800a2d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a2d0:	b590      	push	{r4, r7, lr}
 800a2d2:	b085      	sub	sp, #20
 800a2d4:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a2d6:	f7ff f9e2 	bl	800969e <LL_RCC_GetSysClkSource>
 800a2da:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d10a      	bne.n	800a2f8 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800a2e2:	f7ff f99e 	bl	8009622 <LL_RCC_MSI_GetRange>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	091b      	lsrs	r3, r3, #4
 800a2ea:	f003 030f 	and.w	r3, r3, #15
 800a2ee:	4a2b      	ldr	r2, [pc, #172]	@ (800a39c <HAL_RCC_GetSysClockFreq+0xcc>)
 800a2f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2f4:	60fb      	str	r3, [r7, #12]
 800a2f6:	e04b      	b.n	800a390 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2b04      	cmp	r3, #4
 800a2fc:	d102      	bne.n	800a304 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a2fe:	4b28      	ldr	r3, [pc, #160]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a300:	60fb      	str	r3, [r7, #12]
 800a302:	e045      	b.n	800a390 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2b08      	cmp	r3, #8
 800a308:	d10a      	bne.n	800a320 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a30a:	f7fe ffb7 	bl	800927c <LL_RCC_HSE_IsEnabledDiv2>
 800a30e:	4603      	mov	r3, r0
 800a310:	2b01      	cmp	r3, #1
 800a312:	d102      	bne.n	800a31a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800a314:	4b22      	ldr	r3, [pc, #136]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a316:	60fb      	str	r3, [r7, #12]
 800a318:	e03a      	b.n	800a390 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800a31a:	4b22      	ldr	r3, [pc, #136]	@ (800a3a4 <HAL_RCC_GetSysClockFreq+0xd4>)
 800a31c:	60fb      	str	r3, [r7, #12]
 800a31e:	e037      	b.n	800a390 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800a320:	f7ff fab9 	bl	8009896 <LL_RCC_PLL_GetMainSource>
 800a324:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	2b02      	cmp	r3, #2
 800a32a:	d003      	beq.n	800a334 <HAL_RCC_GetSysClockFreq+0x64>
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	2b03      	cmp	r3, #3
 800a330:	d003      	beq.n	800a33a <HAL_RCC_GetSysClockFreq+0x6a>
 800a332:	e00d      	b.n	800a350 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800a334:	4b1a      	ldr	r3, [pc, #104]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a336:	60bb      	str	r3, [r7, #8]
        break;
 800a338:	e015      	b.n	800a366 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a33a:	f7fe ff9f 	bl	800927c <LL_RCC_HSE_IsEnabledDiv2>
 800a33e:	4603      	mov	r3, r0
 800a340:	2b01      	cmp	r3, #1
 800a342:	d102      	bne.n	800a34a <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800a344:	4b16      	ldr	r3, [pc, #88]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a346:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800a348:	e00d      	b.n	800a366 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800a34a:	4b16      	ldr	r3, [pc, #88]	@ (800a3a4 <HAL_RCC_GetSysClockFreq+0xd4>)
 800a34c:	60bb      	str	r3, [r7, #8]
        break;
 800a34e:	e00a      	b.n	800a366 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800a350:	f7ff f967 	bl	8009622 <LL_RCC_MSI_GetRange>
 800a354:	4603      	mov	r3, r0
 800a356:	091b      	lsrs	r3, r3, #4
 800a358:	f003 030f 	and.w	r3, r3, #15
 800a35c:	4a0f      	ldr	r2, [pc, #60]	@ (800a39c <HAL_RCC_GetSysClockFreq+0xcc>)
 800a35e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a362:	60bb      	str	r3, [r7, #8]
        break;
 800a364:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800a366:	f7ff fa71 	bl	800984c <LL_RCC_PLL_GetN>
 800a36a:	4602      	mov	r2, r0
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	fb03 f402 	mul.w	r4, r3, r2
 800a372:	f7ff fa84 	bl	800987e <LL_RCC_PLL_GetDivider>
 800a376:	4603      	mov	r3, r0
 800a378:	091b      	lsrs	r3, r3, #4
 800a37a:	3301      	adds	r3, #1
 800a37c:	fbb4 f4f3 	udiv	r4, r4, r3
 800a380:	f7ff fa71 	bl	8009866 <LL_RCC_PLL_GetR>
 800a384:	4603      	mov	r3, r0
 800a386:	0f5b      	lsrs	r3, r3, #29
 800a388:	3301      	adds	r3, #1
 800a38a:	fbb4 f3f3 	udiv	r3, r4, r3
 800a38e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800a390:	68fb      	ldr	r3, [r7, #12]
}
 800a392:	4618      	mov	r0, r3
 800a394:	3714      	adds	r7, #20
 800a396:	46bd      	mov	sp, r7
 800a398:	bd90      	pop	{r4, r7, pc}
 800a39a:	bf00      	nop
 800a39c:	0801c20c 	.word	0x0801c20c
 800a3a0:	00f42400 	.word	0x00f42400
 800a3a4:	01e84800 	.word	0x01e84800

0800a3a8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a3a8:	b598      	push	{r3, r4, r7, lr}
 800a3aa:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800a3ac:	f7ff ff90 	bl	800a2d0 <HAL_RCC_GetSysClockFreq>
 800a3b0:	4604      	mov	r4, r0
 800a3b2:	f7ff f9e9 	bl	8009788 <LL_RCC_GetAHBPrescaler>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	091b      	lsrs	r3, r3, #4
 800a3ba:	f003 030f 	and.w	r3, r3, #15
 800a3be:	4a03      	ldr	r2, [pc, #12]	@ (800a3cc <HAL_RCC_GetHCLKFreq+0x24>)
 800a3c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3c4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	bd98      	pop	{r3, r4, r7, pc}
 800a3cc:	0801c1ac 	.word	0x0801c1ac

0800a3d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a3d0:	b598      	push	{r3, r4, r7, lr}
 800a3d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a3d4:	f7ff ffe8 	bl	800a3a8 <HAL_RCC_GetHCLKFreq>
 800a3d8:	4604      	mov	r4, r0
 800a3da:	f7ff f9ef 	bl	80097bc <LL_RCC_GetAPB1Prescaler>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	0a1b      	lsrs	r3, r3, #8
 800a3e2:	f003 0307 	and.w	r3, r3, #7
 800a3e6:	4a04      	ldr	r2, [pc, #16]	@ (800a3f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a3e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3ec:	f003 031f 	and.w	r3, r3, #31
 800a3f0:	fa24 f303 	lsr.w	r3, r4, r3
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	bd98      	pop	{r3, r4, r7, pc}
 800a3f8:	0801c1ec 	.word	0x0801c1ec

0800a3fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a3fc:	b598      	push	{r3, r4, r7, lr}
 800a3fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800a400:	f7ff ffd2 	bl	800a3a8 <HAL_RCC_GetHCLKFreq>
 800a404:	4604      	mov	r4, r0
 800a406:	f7ff f9e5 	bl	80097d4 <LL_RCC_GetAPB2Prescaler>
 800a40a:	4603      	mov	r3, r0
 800a40c:	0adb      	lsrs	r3, r3, #11
 800a40e:	f003 0307 	and.w	r3, r3, #7
 800a412:	4a04      	ldr	r2, [pc, #16]	@ (800a424 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a418:	f003 031f 	and.w	r3, r3, #31
 800a41c:	fa24 f303 	lsr.w	r3, r4, r3
}
 800a420:	4618      	mov	r0, r3
 800a422:	bd98      	pop	{r3, r4, r7, pc}
 800a424:	0801c1ec 	.word	0x0801c1ec

0800a428 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800a428:	b590      	push	{r4, r7, lr}
 800a42a:	b085      	sub	sp, #20
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2bb0      	cmp	r3, #176	@ 0xb0
 800a434:	d903      	bls.n	800a43e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800a436:	4b15      	ldr	r3, [pc, #84]	@ (800a48c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800a438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a43a:	60fb      	str	r3, [r7, #12]
 800a43c:	e007      	b.n	800a44e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	091b      	lsrs	r3, r3, #4
 800a442:	f003 030f 	and.w	r3, r3, #15
 800a446:	4a11      	ldr	r2, [pc, #68]	@ (800a48c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800a448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a44c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800a44e:	f7ff f9a7 	bl	80097a0 <LL_RCC_GetAHB4Prescaler>
 800a452:	4603      	mov	r3, r0
 800a454:	091b      	lsrs	r3, r3, #4
 800a456:	f003 030f 	and.w	r3, r3, #15
 800a45a:	4a0d      	ldr	r2, [pc, #52]	@ (800a490 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800a45c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	fbb2 f3f3 	udiv	r3, r2, r3
 800a466:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	4a0a      	ldr	r2, [pc, #40]	@ (800a494 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800a46c:	fba2 2303 	umull	r2, r3, r2, r3
 800a470:	0c9c      	lsrs	r4, r3, #18
 800a472:	f7fe fec9 	bl	8009208 <HAL_PWREx_GetVoltageRange>
 800a476:	4603      	mov	r3, r0
 800a478:	4619      	mov	r1, r3
 800a47a:	4620      	mov	r0, r4
 800a47c:	f000 f80c 	bl	800a498 <RCC_SetFlashLatency>
 800a480:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800a482:	4618      	mov	r0, r3
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	bd90      	pop	{r4, r7, pc}
 800a48a:	bf00      	nop
 800a48c:	0801c20c 	.word	0x0801c20c
 800a490:	0801c1ac 	.word	0x0801c1ac
 800a494:	431bde83 	.word	0x431bde83

0800a498 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800a498:	b590      	push	{r4, r7, lr}
 800a49a:	b093      	sub	sp, #76	@ 0x4c
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
 800a4a0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800a4a2:	4b37      	ldr	r3, [pc, #220]	@ (800a580 <RCC_SetFlashLatency+0xe8>)
 800a4a4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800a4a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a4aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800a4ae:	4a35      	ldr	r2, [pc, #212]	@ (800a584 <RCC_SetFlashLatency+0xec>)
 800a4b0:	f107 031c 	add.w	r3, r7, #28
 800a4b4:	ca07      	ldmia	r2, {r0, r1, r2}
 800a4b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800a4ba:	4b33      	ldr	r3, [pc, #204]	@ (800a588 <RCC_SetFlashLatency+0xf0>)
 800a4bc:	f107 040c 	add.w	r4, r7, #12
 800a4c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a4c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4d0:	d11a      	bne.n	800a508 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	643b      	str	r3, [r7, #64]	@ 0x40
 800a4d6:	e013      	b.n	800a500 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800a4d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4da:	009b      	lsls	r3, r3, #2
 800a4dc:	3348      	adds	r3, #72	@ 0x48
 800a4de:	443b      	add	r3, r7
 800a4e0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d807      	bhi.n	800a4fa <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a4ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4ec:	009b      	lsls	r3, r3, #2
 800a4ee:	3348      	adds	r3, #72	@ 0x48
 800a4f0:	443b      	add	r3, r7
 800a4f2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800a4f6:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800a4f8:	e020      	b.n	800a53c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a4fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800a500:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a502:	2b03      	cmp	r3, #3
 800a504:	d9e8      	bls.n	800a4d8 <RCC_SetFlashLatency+0x40>
 800a506:	e019      	b.n	800a53c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a508:	2300      	movs	r3, #0
 800a50a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a50c:	e013      	b.n	800a536 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800a50e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	3348      	adds	r3, #72	@ 0x48
 800a514:	443b      	add	r3, r7
 800a516:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d807      	bhi.n	800a530 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	3348      	adds	r3, #72	@ 0x48
 800a526:	443b      	add	r3, r7
 800a528:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800a52c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800a52e:	e005      	b.n	800a53c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a530:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a532:	3301      	adds	r3, #1
 800a534:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a538:	2b02      	cmp	r3, #2
 800a53a:	d9e8      	bls.n	800a50e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800a53c:	4b13      	ldr	r3, [pc, #76]	@ (800a58c <RCC_SetFlashLatency+0xf4>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f023 0207 	bic.w	r2, r3, #7
 800a544:	4911      	ldr	r1, [pc, #68]	@ (800a58c <RCC_SetFlashLatency+0xf4>)
 800a546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a548:	4313      	orrs	r3, r2
 800a54a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a54c:	f7fc f890 	bl	8006670 <HAL_GetTick>
 800a550:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a552:	e008      	b.n	800a566 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a554:	f7fc f88c 	bl	8006670 <HAL_GetTick>
 800a558:	4602      	mov	r2, r0
 800a55a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a55c:	1ad3      	subs	r3, r2, r3
 800a55e:	2b02      	cmp	r3, #2
 800a560:	d901      	bls.n	800a566 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800a562:	2303      	movs	r3, #3
 800a564:	e007      	b.n	800a576 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a566:	4b09      	ldr	r3, [pc, #36]	@ (800a58c <RCC_SetFlashLatency+0xf4>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f003 0307 	and.w	r3, r3, #7
 800a56e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a570:	429a      	cmp	r2, r3
 800a572:	d1ef      	bne.n	800a554 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800a574:	2300      	movs	r3, #0
}
 800a576:	4618      	mov	r0, r3
 800a578:	374c      	adds	r7, #76	@ 0x4c
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd90      	pop	{r4, r7, pc}
 800a57e:	bf00      	nop
 800a580:	0800fb68 	.word	0x0800fb68
 800a584:	0800fb78 	.word	0x0800fb78
 800a588:	0800fb84 	.word	0x0800fb84
 800a58c:	58004000 	.word	0x58004000

0800a590 <LL_RCC_LSE_IsEnabled>:
{
 800a590:	b480      	push	{r7}
 800a592:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800a594:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a59c:	f003 0301 	and.w	r3, r3, #1
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	d101      	bne.n	800a5a8 <LL_RCC_LSE_IsEnabled+0x18>
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	e000      	b.n	800a5aa <LL_RCC_LSE_IsEnabled+0x1a>
 800a5a8:	2300      	movs	r3, #0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b2:	4770      	bx	lr

0800a5b4 <LL_RCC_LSE_IsReady>:
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a5b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5c0:	f003 0302 	and.w	r3, r3, #2
 800a5c4:	2b02      	cmp	r3, #2
 800a5c6:	d101      	bne.n	800a5cc <LL_RCC_LSE_IsReady+0x18>
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e000      	b.n	800a5ce <LL_RCC_LSE_IsReady+0x1a>
 800a5cc:	2300      	movs	r3, #0
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr

0800a5d8 <LL_RCC_SetRFWKPClockSource>:
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b083      	sub	sp, #12
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800a5e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a5ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800a5f8:	bf00      	nop
 800a5fa:	370c      	adds	r7, #12
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr

0800a604 <LL_RCC_SetSMPSClockSource>:
{
 800a604:	b480      	push	{r7}
 800a606:	b083      	sub	sp, #12
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800a60c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a612:	f023 0203 	bic.w	r2, r3, #3
 800a616:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	4313      	orrs	r3, r2
 800a61e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800a620:	bf00      	nop
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr

0800a62c <LL_RCC_SetSMPSPrescaler>:
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800a634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a63a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a63e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	4313      	orrs	r3, r2
 800a646:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800a648:	bf00      	nop
 800a64a:	370c      	adds	r7, #12
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr

0800a654 <LL_RCC_SetUSARTClockSource>:
{
 800a654:	b480      	push	{r7}
 800a656:	b083      	sub	sp, #12
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800a65c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a664:	f023 0203 	bic.w	r2, r3, #3
 800a668:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4313      	orrs	r3, r2
 800a670:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a674:	bf00      	nop
 800a676:	370c      	adds	r7, #12
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr

0800a680 <LL_RCC_SetLPUARTClockSource>:
{
 800a680:	b480      	push	{r7}
 800a682:	b083      	sub	sp, #12
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800a688:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a68c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a690:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a694:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	4313      	orrs	r3, r2
 800a69c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a6a0:	bf00      	nop
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr

0800a6ac <LL_RCC_SetI2CClockSource>:
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800a6b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	091b      	lsrs	r3, r3, #4
 800a6c0:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800a6c4:	43db      	mvns	r3, r3
 800a6c6:	401a      	ands	r2, r3
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	011b      	lsls	r3, r3, #4
 800a6cc:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800a6d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a6da:	bf00      	nop
 800a6dc:	370c      	adds	r7, #12
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr

0800a6e6 <LL_RCC_SetLPTIMClockSource>:
{
 800a6e6:	b480      	push	{r7}
 800a6e8:	b083      	sub	sp, #12
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800a6ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	0c1b      	lsrs	r3, r3, #16
 800a6fa:	041b      	lsls	r3, r3, #16
 800a6fc:	43db      	mvns	r3, r3
 800a6fe:	401a      	ands	r2, r3
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	041b      	lsls	r3, r3, #16
 800a704:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a708:	4313      	orrs	r3, r2
 800a70a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a70e:	bf00      	nop
 800a710:	370c      	adds	r7, #12
 800a712:	46bd      	mov	sp, r7
 800a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a718:	4770      	bx	lr

0800a71a <LL_RCC_SetSAIClockSource>:
{
 800a71a:	b480      	push	{r7}
 800a71c:	b083      	sub	sp, #12
 800a71e:	af00      	add	r7, sp, #0
 800a720:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800a722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a72a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a72e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	4313      	orrs	r3, r2
 800a736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a73a:	bf00      	nop
 800a73c:	370c      	adds	r7, #12
 800a73e:	46bd      	mov	sp, r7
 800a740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a744:	4770      	bx	lr

0800a746 <LL_RCC_SetRNGClockSource>:
{
 800a746:	b480      	push	{r7}
 800a748:	b083      	sub	sp, #12
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800a74e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a756:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800a75a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	4313      	orrs	r3, r2
 800a762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a766:	bf00      	nop
 800a768:	370c      	adds	r7, #12
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr

0800a772 <LL_RCC_SetCLK48ClockSource>:
{
 800a772:	b480      	push	{r7}
 800a774:	b083      	sub	sp, #12
 800a776:	af00      	add	r7, sp, #0
 800a778:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800a77a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a77e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a782:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a786:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	4313      	orrs	r3, r2
 800a78e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a792:	bf00      	nop
 800a794:	370c      	adds	r7, #12
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr

0800a79e <LL_RCC_SetUSBClockSource>:
{
 800a79e:	b580      	push	{r7, lr}
 800a7a0:	b082      	sub	sp, #8
 800a7a2:	af00      	add	r7, sp, #0
 800a7a4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f7ff ffe3 	bl	800a772 <LL_RCC_SetCLK48ClockSource>
}
 800a7ac:	bf00      	nop
 800a7ae:	3708      	adds	r7, #8
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}

0800a7b4 <LL_RCC_SetADCClockSource>:
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b083      	sub	sp, #12
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800a7bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7c4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a7c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a7d4:	bf00      	nop
 800a7d6:	370c      	adds	r7, #12
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7de:	4770      	bx	lr

0800a7e0 <LL_RCC_SetRTCClockSource>:
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b083      	sub	sp, #12
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800a7e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a7f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800a800:	bf00      	nop
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <LL_RCC_GetRTCClockSource>:
{
 800a80c:	b480      	push	{r7}
 800a80e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800a810:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a818:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr

0800a826 <LL_RCC_ForceBackupDomainReset>:
{
 800a826:	b480      	push	{r7}
 800a828:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a82a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a82e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a832:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a836:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a83a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a83e:	bf00      	nop
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr

0800a848 <LL_RCC_ReleaseBackupDomainReset>:
{
 800a848:	b480      	push	{r7}
 800a84a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a84c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a854:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a858:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a85c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a860:	bf00      	nop
 800a862:	46bd      	mov	sp, r7
 800a864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a868:	4770      	bx	lr

0800a86a <LL_RCC_PLLSAI1_Enable>:
{
 800a86a:	b480      	push	{r7}
 800a86c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800a86e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a878:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a87c:	6013      	str	r3, [r2, #0]
}
 800a87e:	bf00      	nop
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <LL_RCC_PLLSAI1_Disable>:
{
 800a888:	b480      	push	{r7}
 800a88a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800a88c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a896:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a89a:	6013      	str	r3, [r2, #0]
}
 800a89c:	bf00      	nop
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr

0800a8a6 <LL_RCC_PLLSAI1_IsReady>:
{
 800a8a6:	b480      	push	{r7}
 800a8a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800a8aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a8b8:	d101      	bne.n	800a8be <LL_RCC_PLLSAI1_IsReady+0x18>
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	e000      	b.n	800a8c0 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800a8be:	2300      	movs	r3, #0
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr

0800a8ca <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a8ca:	b580      	push	{r7, lr}
 800a8cc:	b088      	sub	sp, #32
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d034      	beq.n	800a950 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8ea:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a8ee:	d021      	beq.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800a8f0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a8f4:	d81b      	bhi.n	800a92e <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a8f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a8fa:	d01d      	beq.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800a8fc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a900:	d815      	bhi.n	800a92e <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a902:	2b00      	cmp	r3, #0
 800a904:	d00b      	beq.n	800a91e <HAL_RCCEx_PeriphCLKConfig+0x54>
 800a906:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a90a:	d110      	bne.n	800a92e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800a90c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a910:	68db      	ldr	r3, [r3, #12]
 800a912:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a916:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a91a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800a91c:	e00d      	b.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	3304      	adds	r3, #4
 800a922:	4618      	mov	r0, r3
 800a924:	f000 f947 	bl	800abb6 <RCCEx_PLLSAI1_ConfigNP>
 800a928:	4603      	mov	r3, r0
 800a92a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800a92c:	e005      	b.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	77fb      	strb	r3, [r7, #31]
        break;
 800a932:	e002      	b.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800a934:	bf00      	nop
 800a936:	e000      	b.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800a938:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a93a:	7ffb      	ldrb	r3, [r7, #31]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d105      	bne.n	800a94c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a944:	4618      	mov	r0, r3
 800a946:	f7ff fee8 	bl	800a71a <LL_RCC_SetSAIClockSource>
 800a94a:	e001      	b.n	800a950 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a94c:	7ffb      	ldrb	r3, [r7, #31]
 800a94e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d046      	beq.n	800a9ea <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800a95c:	f7ff ff56 	bl	800a80c <LL_RCC_GetRTCClockSource>
 800a960:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a966:	69ba      	ldr	r2, [r7, #24]
 800a968:	429a      	cmp	r2, r3
 800a96a:	d03c      	beq.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a96c:	f7fe fc3c 	bl	80091e8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800a970:	69bb      	ldr	r3, [r7, #24]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d105      	bne.n	800a982 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a97a:	4618      	mov	r0, r3
 800a97c:	f7ff ff30 	bl	800a7e0 <LL_RCC_SetRTCClockSource>
 800a980:	e02e      	b.n	800a9e0 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800a982:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a98a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800a98c:	f7ff ff4b 	bl	800a826 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800a990:	f7ff ff5a 	bl	800a848 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800a9a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800a9ac:	f7ff fdf0 	bl	800a590 <LL_RCC_LSE_IsEnabled>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d114      	bne.n	800a9e0 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a9b6:	f7fb fe5b 	bl	8006670 <HAL_GetTick>
 800a9ba:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800a9bc:	e00b      	b.n	800a9d6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9be:	f7fb fe57 	bl	8006670 <HAL_GetTick>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	1ad3      	subs	r3, r2, r3
 800a9c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d902      	bls.n	800a9d6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800a9d0:	2303      	movs	r3, #3
 800a9d2:	77fb      	strb	r3, [r7, #31]
              break;
 800a9d4:	e004      	b.n	800a9e0 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800a9d6:	f7ff fded 	bl	800a5b4 <LL_RCC_LSE_IsReady>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d1ee      	bne.n	800a9be <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800a9e0:	7ffb      	ldrb	r3, [r7, #31]
 800a9e2:	77bb      	strb	r3, [r7, #30]
 800a9e4:	e001      	b.n	800a9ea <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9e6:	7ffb      	ldrb	r3, [r7, #31]
 800a9e8:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f003 0301 	and.w	r3, r3, #1
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d004      	beq.n	800aa00 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	699b      	ldr	r3, [r3, #24]
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f7ff fe2a 	bl	800a654 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	f003 0302 	and.w	r3, r3, #2
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d004      	beq.n	800aa16 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	69db      	ldr	r3, [r3, #28]
 800aa10:	4618      	mov	r0, r3
 800aa12:	f7ff fe35 	bl	800a680 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f003 0310 	and.w	r3, r3, #16
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d004      	beq.n	800aa2c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa26:	4618      	mov	r0, r3
 800aa28:	f7ff fe5d 	bl	800a6e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f003 0320 	and.w	r3, r3, #32
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d004      	beq.n	800aa42 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f7ff fe52 	bl	800a6e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f003 0304 	and.w	r3, r3, #4
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d004      	beq.n	800aa58 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6a1b      	ldr	r3, [r3, #32]
 800aa52:	4618      	mov	r0, r3
 800aa54:	f7ff fe2a 	bl	800a6ac <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f003 0308 	and.w	r3, r3, #8
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d004      	beq.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f7ff fe1f 	bl	800a6ac <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d022      	beq.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa7e:	4618      	mov	r0, r3
 800aa80:	f7ff fe8d 	bl	800a79e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa8c:	d107      	bne.n	800aa9e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800aa8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa92:	68db      	ldr	r3, [r3, #12]
 800aa94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aa98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aa9c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaa2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aaa6:	d10b      	bne.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	3304      	adds	r3, #4
 800aaac:	4618      	mov	r0, r3
 800aaae:	f000 f8dd 	bl	800ac6c <RCCEx_PLLSAI1_ConfigNQ>
 800aab2:	4603      	mov	r3, r0
 800aab4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800aab6:	7ffb      	ldrb	r3, [r7, #31]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d001      	beq.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800aabc:	7ffb      	ldrb	r3, [r7, #31]
 800aabe:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d02b      	beq.n	800ab24 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aad4:	d008      	beq.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aada:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aade:	d003      	beq.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d105      	bne.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaec:	4618      	mov	r0, r3
 800aaee:	f7ff fe2a 	bl	800a746 <LL_RCC_SetRNGClockSource>
 800aaf2:	e00a      	b.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0x240>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aafc:	60fb      	str	r3, [r7, #12]
 800aafe:	2000      	movs	r0, #0
 800ab00:	f7ff fe21 	bl	800a746 <LL_RCC_SetRNGClockSource>
 800ab04:	68f8      	ldr	r0, [r7, #12]
 800ab06:	f7ff fe34 	bl	800a772 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab0e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800ab12:	d107      	bne.n	800ab24 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800ab14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab18:	68db      	ldr	r3, [r3, #12]
 800ab1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ab22:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d022      	beq.n	800ab76 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab34:	4618      	mov	r0, r3
 800ab36:	f7ff fe3d 	bl	800a7b4 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab42:	d107      	bne.n	800ab54 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ab44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab48:	68db      	ldr	r3, [r3, #12]
 800ab4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab52:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab5c:	d10b      	bne.n	800ab76 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	3304      	adds	r3, #4
 800ab62:	4618      	mov	r0, r3
 800ab64:	f000 f8dd 	bl	800ad22 <RCCEx_PLLSAI1_ConfigNR>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ab6c:	7ffb      	ldrb	r3, [r7, #31]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d001      	beq.n	800ab76 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800ab72:	7ffb      	ldrb	r3, [r7, #31]
 800ab74:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d004      	beq.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7ff fd26 	bl	800a5d8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d009      	beq.n	800abac <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f7ff fd45 	bl	800a62c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aba6:	4618      	mov	r0, r3
 800aba8:	f7ff fd2c 	bl	800a604 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800abac:	7fbb      	ldrb	r3, [r7, #30]
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3720      	adds	r7, #32
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}

0800abb6 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800abb6:	b580      	push	{r7, lr}
 800abb8:	b084      	sub	sp, #16
 800abba:	af00      	add	r7, sp, #0
 800abbc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800abbe:	2300      	movs	r3, #0
 800abc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800abc2:	f7ff fe61 	bl	800a888 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800abc6:	f7fb fd53 	bl	8006670 <HAL_GetTick>
 800abca:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800abcc:	e009      	b.n	800abe2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800abce:	f7fb fd4f 	bl	8006670 <HAL_GetTick>
 800abd2:	4602      	mov	r2, r0
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	1ad3      	subs	r3, r2, r3
 800abd8:	2b02      	cmp	r3, #2
 800abda:	d902      	bls.n	800abe2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800abdc:	2303      	movs	r3, #3
 800abde:	73fb      	strb	r3, [r7, #15]
      break;
 800abe0:	e004      	b.n	800abec <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800abe2:	f7ff fe60 	bl	800a8a6 <LL_RCC_PLLSAI1_IsReady>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d1f0      	bne.n	800abce <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800abec:	7bfb      	ldrb	r3, [r7, #15]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d137      	bne.n	800ac62 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800abf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	021b      	lsls	r3, r3, #8
 800ac02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ac06:	4313      	orrs	r3, r2
 800ac08:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800ac0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac0e:	691b      	ldr	r3, [r3, #16]
 800ac10:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ac1c:	4313      	orrs	r3, r2
 800ac1e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800ac20:	f7ff fe23 	bl	800a86a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac24:	f7fb fd24 	bl	8006670 <HAL_GetTick>
 800ac28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800ac2a:	e009      	b.n	800ac40 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ac2c:	f7fb fd20 	bl	8006670 <HAL_GetTick>
 800ac30:	4602      	mov	r2, r0
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	1ad3      	subs	r3, r2, r3
 800ac36:	2b02      	cmp	r3, #2
 800ac38:	d902      	bls.n	800ac40 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800ac3a:	2303      	movs	r3, #3
 800ac3c:	73fb      	strb	r3, [r7, #15]
        break;
 800ac3e:	e004      	b.n	800ac4a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800ac40:	f7ff fe31 	bl	800a8a6 <LL_RCC_PLLSAI1_IsReady>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b01      	cmp	r3, #1
 800ac48:	d1f0      	bne.n	800ac2c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800ac4a:	7bfb      	ldrb	r3, [r7, #15]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d108      	bne.n	800ac62 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800ac50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac54:	691a      	ldr	r2, [r3, #16]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	691b      	ldr	r3, [r3, #16]
 800ac5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800ac62:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3710      	adds	r7, #16
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b084      	sub	sp, #16
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ac74:	2300      	movs	r3, #0
 800ac76:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800ac78:	f7ff fe06 	bl	800a888 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ac7c:	f7fb fcf8 	bl	8006670 <HAL_GetTick>
 800ac80:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ac82:	e009      	b.n	800ac98 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ac84:	f7fb fcf4 	bl	8006670 <HAL_GetTick>
 800ac88:	4602      	mov	r2, r0
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	1ad3      	subs	r3, r2, r3
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	d902      	bls.n	800ac98 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800ac92:	2303      	movs	r3, #3
 800ac94:	73fb      	strb	r3, [r7, #15]
      break;
 800ac96:	e004      	b.n	800aca2 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ac98:	f7ff fe05 	bl	800a8a6 <LL_RCC_PLLSAI1_IsReady>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d1f0      	bne.n	800ac84 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800aca2:	7bfb      	ldrb	r3, [r7, #15]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d137      	bne.n	800ad18 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800aca8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800acac:	691b      	ldr	r3, [r3, #16]
 800acae:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	021b      	lsls	r3, r3, #8
 800acb8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800acbc:	4313      	orrs	r3, r2
 800acbe:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800acc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800acc4:	691b      	ldr	r3, [r3, #16]
 800acc6:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	689b      	ldr	r3, [r3, #8]
 800acce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800acd2:	4313      	orrs	r3, r2
 800acd4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800acd6:	f7ff fdc8 	bl	800a86a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acda:	f7fb fcc9 	bl	8006670 <HAL_GetTick>
 800acde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800ace0:	e009      	b.n	800acf6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ace2:	f7fb fcc5 	bl	8006670 <HAL_GetTick>
 800ace6:	4602      	mov	r2, r0
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	1ad3      	subs	r3, r2, r3
 800acec:	2b02      	cmp	r3, #2
 800acee:	d902      	bls.n	800acf6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800acf0:	2303      	movs	r3, #3
 800acf2:	73fb      	strb	r3, [r7, #15]
        break;
 800acf4:	e004      	b.n	800ad00 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800acf6:	f7ff fdd6 	bl	800a8a6 <LL_RCC_PLLSAI1_IsReady>
 800acfa:	4603      	mov	r3, r0
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d1f0      	bne.n	800ace2 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800ad00:	7bfb      	ldrb	r3, [r7, #15]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d108      	bne.n	800ad18 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800ad06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad0a:	691a      	ldr	r2, [r3, #16]
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	691b      	ldr	r3, [r3, #16]
 800ad10:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ad14:	4313      	orrs	r3, r2
 800ad16:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800ad18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3710      	adds	r7, #16
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b084      	sub	sp, #16
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800ad2e:	f7ff fdab 	bl	800a888 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ad32:	f7fb fc9d 	bl	8006670 <HAL_GetTick>
 800ad36:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ad38:	e009      	b.n	800ad4e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ad3a:	f7fb fc99 	bl	8006670 <HAL_GetTick>
 800ad3e:	4602      	mov	r2, r0
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	1ad3      	subs	r3, r2, r3
 800ad44:	2b02      	cmp	r3, #2
 800ad46:	d902      	bls.n	800ad4e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800ad48:	2303      	movs	r3, #3
 800ad4a:	73fb      	strb	r3, [r7, #15]
      break;
 800ad4c:	e004      	b.n	800ad58 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ad4e:	f7ff fdaa 	bl	800a8a6 <LL_RCC_PLLSAI1_IsReady>
 800ad52:	4603      	mov	r3, r0
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d1f0      	bne.n	800ad3a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800ad58:	7bfb      	ldrb	r3, [r7, #15]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d137      	bne.n	800adce <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800ad5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad62:	691b      	ldr	r3, [r3, #16]
 800ad64:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	021b      	lsls	r3, r3, #8
 800ad6e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ad72:	4313      	orrs	r3, r2
 800ad74:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800ad76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad7a:	691b      	ldr	r3, [r3, #16]
 800ad7c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	68db      	ldr	r3, [r3, #12]
 800ad84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800ad8c:	f7ff fd6d 	bl	800a86a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad90:	f7fb fc6e 	bl	8006670 <HAL_GetTick>
 800ad94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800ad96:	e009      	b.n	800adac <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ad98:	f7fb fc6a 	bl	8006670 <HAL_GetTick>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	1ad3      	subs	r3, r2, r3
 800ada2:	2b02      	cmp	r3, #2
 800ada4:	d902      	bls.n	800adac <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800ada6:	2303      	movs	r3, #3
 800ada8:	73fb      	strb	r3, [r7, #15]
        break;
 800adaa:	e004      	b.n	800adb6 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800adac:	f7ff fd7b 	bl	800a8a6 <LL_RCC_PLLSAI1_IsReady>
 800adb0:	4603      	mov	r3, r0
 800adb2:	2b01      	cmp	r3, #1
 800adb4:	d1f0      	bne.n	800ad98 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800adb6:	7bfb      	ldrb	r3, [r7, #15]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d108      	bne.n	800adce <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800adbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800adc0:	691a      	ldr	r2, [r3, #16]
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	691b      	ldr	r3, [r3, #16]
 800adc6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800adca:	4313      	orrs	r3, r2
 800adcc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800adce:	7bfb      	ldrb	r3, [r7, #15]
}
 800add0:	4618      	mov	r0, r3
 800add2:	3710      	adds	r7, #16
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d101      	bne.n	800adea <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800ade6:	2301      	movs	r3, #1
 800ade8:	e07a      	b.n	800aee0 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800adf0:	b2db      	uxtb	r3, r3
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d106      	bne.n	800ae04 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f7fb f9b8 	bl	8006174 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2202      	movs	r2, #2
 800ae08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	f003 0310 	and.w	r3, r3, #16
 800ae16:	2b10      	cmp	r3, #16
 800ae18:	d058      	beq.n	800aecc <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	22ca      	movs	r2, #202	@ 0xca
 800ae20:	625a      	str	r2, [r3, #36]	@ 0x24
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	2253      	movs	r2, #83	@ 0x53
 800ae28:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 f9aa 	bl	800b184 <RTC_EnterInitMode>
 800ae30:	4603      	mov	r3, r0
 800ae32:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800ae34:	7bfb      	ldrb	r3, [r7, #15]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d12c      	bne.n	800ae94 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	687a      	ldr	r2, [r7, #4]
 800ae42:	6812      	ldr	r2, [r2, #0]
 800ae44:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ae48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae4c:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	6899      	ldr	r1, [r3, #8]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	685a      	ldr	r2, [r3, #4]
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	691b      	ldr	r3, [r3, #16]
 800ae5c:	431a      	orrs	r2, r3
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	699b      	ldr	r3, [r3, #24]
 800ae62:	431a      	orrs	r2, r3
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	430a      	orrs	r2, r1
 800ae6a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	68d2      	ldr	r2, [r2, #12]
 800ae74:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	6919      	ldr	r1, [r3, #16]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	041a      	lsls	r2, r3, #16
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	430a      	orrs	r2, r1
 800ae88:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f000 f9b2 	bl	800b1f4 <RTC_ExitInitMode>
 800ae90:	4603      	mov	r3, r0
 800ae92:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800ae94:	7bfb      	ldrb	r3, [r7, #15]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d113      	bne.n	800aec2 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f022 0203 	bic.w	r2, r2, #3
 800aea8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	69da      	ldr	r2, [r3, #28]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	695b      	ldr	r3, [r3, #20]
 800aeb8:	431a      	orrs	r2, r3
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	430a      	orrs	r2, r1
 800aec0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	22ff      	movs	r2, #255	@ 0xff
 800aec8:	625a      	str	r2, [r3, #36]	@ 0x24
 800aeca:	e001      	b.n	800aed0 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800aecc:	2300      	movs	r3, #0
 800aece:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800aed0:	7bfb      	ldrb	r3, [r7, #15]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d103      	bne.n	800aede <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2201      	movs	r2, #1
 800aeda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800aede:	7bfb      	ldrb	r3, [r7, #15]
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3710      	adds	r7, #16
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800aee8:	b590      	push	{r4, r7, lr}
 800aeea:	b087      	sub	sp, #28
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	60f8      	str	r0, [r7, #12]
 800aef0:	60b9      	str	r1, [r7, #8]
 800aef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800aef4:	2300      	movs	r3, #0
 800aef6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aefe:	2b01      	cmp	r3, #1
 800af00:	d101      	bne.n	800af06 <HAL_RTC_SetTime+0x1e>
 800af02:	2302      	movs	r3, #2
 800af04:	e08b      	b.n	800b01e <HAL_RTC_SetTime+0x136>
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	2201      	movs	r2, #1
 800af0a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	2202      	movs	r2, #2
 800af12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d126      	bne.n	800af6a <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	689b      	ldr	r3, [r3, #8]
 800af22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af26:	2b00      	cmp	r3, #0
 800af28:	d102      	bne.n	800af30 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	2200      	movs	r2, #0
 800af2e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	781b      	ldrb	r3, [r3, #0]
 800af34:	4618      	mov	r0, r3
 800af36:	f000 f983 	bl	800b240 <RTC_ByteToBcd2>
 800af3a:	4603      	mov	r3, r0
 800af3c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800af3e:	68bb      	ldr	r3, [r7, #8]
 800af40:	785b      	ldrb	r3, [r3, #1]
 800af42:	4618      	mov	r0, r3
 800af44:	f000 f97c 	bl	800b240 <RTC_ByteToBcd2>
 800af48:	4603      	mov	r3, r0
 800af4a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800af4c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	789b      	ldrb	r3, [r3, #2]
 800af52:	4618      	mov	r0, r3
 800af54:	f000 f974 	bl	800b240 <RTC_ByteToBcd2>
 800af58:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800af5a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	78db      	ldrb	r3, [r3, #3]
 800af62:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800af64:	4313      	orrs	r3, r2
 800af66:	617b      	str	r3, [r7, #20]
 800af68:	e018      	b.n	800af9c <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	689b      	ldr	r3, [r3, #8]
 800af70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af74:	2b00      	cmp	r3, #0
 800af76:	d102      	bne.n	800af7e <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	2200      	movs	r2, #0
 800af7c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	785b      	ldrb	r3, [r3, #1]
 800af88:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800af8a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800af8c:	68ba      	ldr	r2, [r7, #8]
 800af8e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800af90:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	78db      	ldrb	r3, [r3, #3]
 800af96:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800af98:	4313      	orrs	r3, r2
 800af9a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	22ca      	movs	r2, #202	@ 0xca
 800afa2:	625a      	str	r2, [r3, #36]	@ 0x24
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	2253      	movs	r2, #83	@ 0x53
 800afaa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800afac:	68f8      	ldr	r0, [r7, #12]
 800afae:	f000 f8e9 	bl	800b184 <RTC_EnterInitMode>
 800afb2:	4603      	mov	r3, r0
 800afb4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800afb6:	7cfb      	ldrb	r3, [r7, #19]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d120      	bne.n	800affe <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	681a      	ldr	r2, [r3, #0]
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800afc6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800afca:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	689a      	ldr	r2, [r3, #8]
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800afda:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	6899      	ldr	r1, [r3, #8]
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	68da      	ldr	r2, [r3, #12]
 800afe6:	68bb      	ldr	r3, [r7, #8]
 800afe8:	691b      	ldr	r3, [r3, #16]
 800afea:	431a      	orrs	r2, r3
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	430a      	orrs	r2, r1
 800aff2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800aff4:	68f8      	ldr	r0, [r7, #12]
 800aff6:	f000 f8fd 	bl	800b1f4 <RTC_ExitInitMode>
 800affa:	4603      	mov	r3, r0
 800affc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800affe:	7cfb      	ldrb	r3, [r7, #19]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d103      	bne.n	800b00c <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2201      	movs	r2, #1
 800b008:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	22ff      	movs	r2, #255	@ 0xff
 800b012:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2200      	movs	r2, #0
 800b018:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b01c:	7cfb      	ldrb	r3, [r7, #19]
}
 800b01e:	4618      	mov	r0, r3
 800b020:	371c      	adds	r7, #28
 800b022:	46bd      	mov	sp, r7
 800b024:	bd90      	pop	{r4, r7, pc}

0800b026 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b026:	b590      	push	{r4, r7, lr}
 800b028:	b087      	sub	sp, #28
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	60f8      	str	r0, [r7, #12]
 800b02e:	60b9      	str	r1, [r7, #8]
 800b030:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800b032:	2300      	movs	r3, #0
 800b034:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	d101      	bne.n	800b044 <HAL_RTC_SetDate+0x1e>
 800b040:	2302      	movs	r3, #2
 800b042:	e075      	b.n	800b130 <HAL_RTC_SetDate+0x10a>
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2201      	movs	r2, #1
 800b048:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	2202      	movs	r2, #2
 800b050:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d10e      	bne.n	800b078 <HAL_RTC_SetDate+0x52>
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	785b      	ldrb	r3, [r3, #1]
 800b05e:	f003 0310 	and.w	r3, r3, #16
 800b062:	2b00      	cmp	r3, #0
 800b064:	d008      	beq.n	800b078 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	785b      	ldrb	r3, [r3, #1]
 800b06a:	f023 0310 	bic.w	r3, r3, #16
 800b06e:	b2db      	uxtb	r3, r3
 800b070:	330a      	adds	r3, #10
 800b072:	b2da      	uxtb	r2, r3
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d11c      	bne.n	800b0b8 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	78db      	ldrb	r3, [r3, #3]
 800b082:	4618      	mov	r0, r3
 800b084:	f000 f8dc 	bl	800b240 <RTC_ByteToBcd2>
 800b088:	4603      	mov	r3, r0
 800b08a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	785b      	ldrb	r3, [r3, #1]
 800b090:	4618      	mov	r0, r3
 800b092:	f000 f8d5 	bl	800b240 <RTC_ByteToBcd2>
 800b096:	4603      	mov	r3, r0
 800b098:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b09a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	789b      	ldrb	r3, [r3, #2]
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	f000 f8cd 	bl	800b240 <RTC_ByteToBcd2>
 800b0a6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b0a8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800b0ac:	68bb      	ldr	r3, [r7, #8]
 800b0ae:	781b      	ldrb	r3, [r3, #0]
 800b0b0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	617b      	str	r3, [r7, #20]
 800b0b6:	e00e      	b.n	800b0d6 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	78db      	ldrb	r3, [r3, #3]
 800b0bc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	785b      	ldrb	r3, [r3, #1]
 800b0c2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b0c4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800b0c6:	68ba      	ldr	r2, [r7, #8]
 800b0c8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800b0ca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	781b      	ldrb	r3, [r3, #0]
 800b0d0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b0d2:	4313      	orrs	r3, r2
 800b0d4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	22ca      	movs	r2, #202	@ 0xca
 800b0dc:	625a      	str	r2, [r3, #36]	@ 0x24
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	2253      	movs	r2, #83	@ 0x53
 800b0e4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b0e6:	68f8      	ldr	r0, [r7, #12]
 800b0e8:	f000 f84c 	bl	800b184 <RTC_EnterInitMode>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800b0f0:	7cfb      	ldrb	r3, [r7, #19]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d10c      	bne.n	800b110 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681a      	ldr	r2, [r3, #0]
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b100:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b104:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b106:	68f8      	ldr	r0, [r7, #12]
 800b108:	f000 f874 	bl	800b1f4 <RTC_ExitInitMode>
 800b10c:	4603      	mov	r3, r0
 800b10e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800b110:	7cfb      	ldrb	r3, [r7, #19]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d103      	bne.n	800b11e <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2201      	movs	r2, #1
 800b11a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	22ff      	movs	r2, #255	@ 0xff
 800b124:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	2200      	movs	r2, #0
 800b12a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b12e:	7cfb      	ldrb	r3, [r7, #19]
}
 800b130:	4618      	mov	r0, r3
 800b132:	371c      	adds	r7, #28
 800b134:	46bd      	mov	sp, r7
 800b136:	bd90      	pop	{r4, r7, pc}

0800b138 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b140:	2300      	movs	r3, #0
 800b142:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	4a0d      	ldr	r2, [pc, #52]	@ (800b180 <HAL_RTC_WaitForSynchro+0x48>)
 800b14a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b14c:	f7fb fa90 	bl	8006670 <HAL_GetTick>
 800b150:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b152:	e009      	b.n	800b168 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b154:	f7fb fa8c 	bl	8006670 <HAL_GetTick>
 800b158:	4602      	mov	r2, r0
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	1ad3      	subs	r3, r2, r3
 800b15e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b162:	d901      	bls.n	800b168 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800b164:	2303      	movs	r3, #3
 800b166:	e007      	b.n	800b178 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	68db      	ldr	r3, [r3, #12]
 800b16e:	f003 0320 	and.w	r3, r3, #32
 800b172:	2b00      	cmp	r3, #0
 800b174:	d0ee      	beq.n	800b154 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800b176:	2300      	movs	r3, #0
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3710      	adds	r7, #16
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	0001ff5f 	.word	0x0001ff5f

0800b184 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b18c:	2300      	movs	r3, #0
 800b18e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800b190:	2300      	movs	r3, #0
 800b192:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	68db      	ldr	r3, [r3, #12]
 800b19a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d123      	bne.n	800b1ea <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	68da      	ldr	r2, [r3, #12]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b1b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b1b2:	f7fb fa5d 	bl	8006670 <HAL_GetTick>
 800b1b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800b1b8:	e00d      	b.n	800b1d6 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b1ba:	f7fb fa59 	bl	8006670 <HAL_GetTick>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	1ad3      	subs	r3, r2, r3
 800b1c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b1c8:	d905      	bls.n	800b1d6 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2204      	movs	r2, #4
 800b1ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	68db      	ldr	r3, [r3, #12]
 800b1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d102      	bne.n	800b1ea <RTC_EnterInitMode+0x66>
 800b1e4:	7bfb      	ldrb	r3, [r7, #15]
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d1e7      	bne.n	800b1ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800b1ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3710      	adds	r7, #16
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}

0800b1f4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b084      	sub	sp, #16
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	68da      	ldr	r2, [r3, #12]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b20e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	f003 0320 	and.w	r3, r3, #32
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d10b      	bne.n	800b236 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f7ff ff8a 	bl	800b138 <HAL_RTC_WaitForSynchro>
 800b224:	4603      	mov	r3, r0
 800b226:	2b00      	cmp	r3, #0
 800b228:	d005      	beq.n	800b236 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2204      	movs	r2, #4
 800b22e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800b232:	2301      	movs	r3, #1
 800b234:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800b236:	7bfb      	ldrb	r3, [r7, #15]
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3710      	adds	r7, #16
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}

0800b240 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800b240:	b480      	push	{r7}
 800b242:	b085      	sub	sp, #20
 800b244:	af00      	add	r7, sp, #0
 800b246:	4603      	mov	r3, r0
 800b248:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b24a:	2300      	movs	r3, #0
 800b24c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800b24e:	e005      	b.n	800b25c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	3301      	adds	r3, #1
 800b254:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800b256:	79fb      	ldrb	r3, [r7, #7]
 800b258:	3b0a      	subs	r3, #10
 800b25a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800b25c:	79fb      	ldrb	r3, [r7, #7]
 800b25e:	2b09      	cmp	r3, #9
 800b260:	d8f6      	bhi.n	800b250 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	b2db      	uxtb	r3, r3
 800b266:	011b      	lsls	r3, r3, #4
 800b268:	b2da      	uxtb	r2, r3
 800b26a:	79fb      	ldrb	r3, [r7, #7]
 800b26c:	4313      	orrs	r3, r2
 800b26e:	b2db      	uxtb	r3, r3
}
 800b270:	4618      	mov	r0, r3
 800b272:	3714      	adds	r7, #20
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr

0800b27c <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b087      	sub	sp, #28
 800b280:	af00      	add	r7, sp, #0
 800b282:	60f8      	str	r0, [r7, #12]
 800b284:	60b9      	str	r1, [r7, #8]
 800b286:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800b288:	4b5f      	ldr	r3, [pc, #380]	@ (800b408 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	4a5f      	ldr	r2, [pc, #380]	@ (800b40c <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800b28e:	fba2 2303 	umull	r2, r3, r2, r3
 800b292:	0adb      	lsrs	r3, r3, #11
 800b294:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b298:	fb02 f303 	mul.w	r3, r2, r3
 800b29c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b2a4:	2b01      	cmp	r3, #1
 800b2a6:	d101      	bne.n	800b2ac <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 800b2a8:	2302      	movs	r3, #2
 800b2aa:	e0a7      	b.n	800b3fc <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	2201      	movs	r2, #1
 800b2b0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2202      	movs	r2, #2
 800b2b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	22ca      	movs	r2, #202	@ 0xca
 800b2c2:	625a      	str	r2, [r3, #36]	@ 0x24
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	2253      	movs	r2, #83	@ 0x53
 800b2ca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	689b      	ldr	r3, [r3, #8]
 800b2d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d01a      	beq.n	800b310 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	3b01      	subs	r3, #1
 800b2de:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d10d      	bne.n	800b302 <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	22ff      	movs	r2, #255	@ 0xff
 800b2ec:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	2203      	movs	r2, #3
 800b2f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800b2fe:	2303      	movs	r3, #3
 800b300:	e07c      	b.n	800b3fc <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	68db      	ldr	r3, [r3, #12]
 800b308:	f003 0304 	and.w	r3, r3, #4
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1e4      	bne.n	800b2da <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	689a      	ldr	r2, [r3, #8]
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b31e:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	68db      	ldr	r3, [r3, #12]
 800b326:	b2da      	uxtb	r2, r3
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800b330:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800b332:	4b35      	ldr	r3, [pc, #212]	@ (800b408 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	4a35      	ldr	r2, [pc, #212]	@ (800b40c <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800b338:	fba2 2303 	umull	r2, r3, r2, r3
 800b33c:	0adb      	lsrs	r3, r3, #11
 800b33e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b342:	fb02 f303 	mul.w	r3, r2, r3
 800b346:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	3b01      	subs	r3, #1
 800b34c:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d10d      	bne.n	800b370 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	22ff      	movs	r2, #255	@ 0xff
 800b35a:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2203      	movs	r2, #3
 800b360:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2200      	movs	r2, #0
 800b368:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800b36c:	2303      	movs	r3, #3
 800b36e:	e045      	b.n	800b3fc <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	68db      	ldr	r3, [r3, #12]
 800b376:	f003 0304 	and.w	r3, r3, #4
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d0e4      	beq.n	800b348 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	689a      	ldr	r2, [r3, #8]
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f022 0207 	bic.w	r2, r2, #7
 800b38c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	6899      	ldr	r1, [r3, #8]
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	430a      	orrs	r2, r1
 800b39c:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	68ba      	ldr	r2, [r7, #8]
 800b3a4:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800b3a6:	4b1a      	ldr	r3, [pc, #104]	@ (800b410 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800b3a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3ac:	4a18      	ldr	r2, [pc, #96]	@ (800b410 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800b3ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b3b2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800b3b6:	4b16      	ldr	r3, [pc, #88]	@ (800b410 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	4a15      	ldr	r2, [pc, #84]	@ (800b410 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800b3bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b3c0:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	689a      	ldr	r2, [r3, #8]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b3d0:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	689a      	ldr	r2, [r3, #8]
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b3e0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	22ff      	movs	r2, #255	@ 0xff
 800b3e8:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800b3fa:	2300      	movs	r3, #0
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	371c      	adds	r7, #28
 800b400:	46bd      	mov	sp, r7
 800b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b406:	4770      	bx	lr
 800b408:	2000000c 	.word	0x2000000c
 800b40c:	10624dd3 	.word	0x10624dd3
 800b410:	58000800 	.word	0x58000800

0800b414 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b084      	sub	sp, #16
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b41c:	2300      	movs	r3, #0
 800b41e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b426:	2b01      	cmp	r3, #1
 800b428:	d101      	bne.n	800b42e <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 800b42a:	2302      	movs	r3, #2
 800b42c:	e04d      	b.n	800b4ca <HAL_RTCEx_DeactivateWakeUpTimer+0xb6>
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2201      	movs	r2, #1
 800b432:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2202      	movs	r2, #2
 800b43a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	22ca      	movs	r2, #202	@ 0xca
 800b444:	625a      	str	r2, [r3, #36]	@ 0x24
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2253      	movs	r2, #83	@ 0x53
 800b44c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	689a      	ldr	r2, [r3, #8]
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b45c:	609a      	str	r2, [r3, #8]

  /* In case interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	689a      	ldr	r2, [r3, #8]
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b46c:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b46e:	f7fb f8ff 	bl	8006670 <HAL_GetTick>
 800b472:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800b474:	e015      	b.n	800b4a2 <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b476:	f7fb f8fb 	bl	8006670 <HAL_GetTick>
 800b47a:	4602      	mov	r2, r0
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	1ad3      	subs	r3, r2, r3
 800b480:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b484:	d90d      	bls.n	800b4a2 <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	22ff      	movs	r2, #255	@ 0xff
 800b48c:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	2203      	movs	r2, #3
 800b492:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2200      	movs	r2, #0
 800b49a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800b49e:	2303      	movs	r3, #3
 800b4a0:	e013      	b.n	800b4ca <HAL_RTCEx_DeactivateWakeUpTimer+0xb6>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	68db      	ldr	r3, [r3, #12]
 800b4a8:	f003 0304 	and.w	r3, r3, #4
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d0e2      	beq.n	800b476 <HAL_RTCEx_DeactivateWakeUpTimer+0x62>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	22ff      	movs	r2, #255	@ 0xff
 800b4b6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2201      	movs	r2, #1
 800b4bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800b4c8:	2300      	movs	r3, #0
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}
	...

0800b4d4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b082      	sub	sp, #8
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800b4dc:	4b0f      	ldr	r3, [pc, #60]	@ (800b51c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 800b4de:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800b4e2:	60da      	str	r2, [r3, #12]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	68db      	ldr	r3, [r3, #12]
 800b4ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d00b      	beq.n	800b50a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	68db      	ldr	r3, [r3, #12]
 800b4f8:	b2da      	uxtb	r2, r3
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800b502:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f7fa fb99 	bl	8005c3c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2201      	movs	r2, #1
 800b50e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 800b512:	bf00      	nop
 800b514:	3708      	adds	r7, #8
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop
 800b51c:	58000800 	.word	0x58000800

0800b520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d101      	bne.n	800b532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b52e:	2301      	movs	r3, #1
 800b530:	e095      	b.n	800b65e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b536:	2b00      	cmp	r3, #0
 800b538:	d108      	bne.n	800b54c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b542:	d009      	beq.n	800b558 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	61da      	str	r2, [r3, #28]
 800b54a:	e005      	b.n	800b558 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2200      	movs	r2, #0
 800b550:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2200      	movs	r2, #0
 800b556:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2200      	movs	r2, #0
 800b55c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b564:	b2db      	uxtb	r3, r3
 800b566:	2b00      	cmp	r3, #0
 800b568:	d106      	bne.n	800b578 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2200      	movs	r2, #0
 800b56e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f7fa fe34 	bl	80061e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2202      	movs	r2, #2
 800b57c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	681a      	ldr	r2, [r3, #0]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b58e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	68db      	ldr	r3, [r3, #12]
 800b594:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b598:	d902      	bls.n	800b5a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b59a:	2300      	movs	r3, #0
 800b59c:	60fb      	str	r3, [r7, #12]
 800b59e:	e002      	b.n	800b5a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b5a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b5a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	68db      	ldr	r3, [r3, #12]
 800b5aa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b5ae:	d007      	beq.n	800b5c0 <HAL_SPI_Init+0xa0>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	68db      	ldr	r3, [r3, #12]
 800b5b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b5b8:	d002      	beq.n	800b5c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	689b      	ldr	r3, [r3, #8]
 800b5cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b5d0:	431a      	orrs	r2, r3
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	691b      	ldr	r3, [r3, #16]
 800b5d6:	f003 0302 	and.w	r3, r3, #2
 800b5da:	431a      	orrs	r2, r3
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	695b      	ldr	r3, [r3, #20]
 800b5e0:	f003 0301 	and.w	r3, r3, #1
 800b5e4:	431a      	orrs	r2, r3
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	699b      	ldr	r3, [r3, #24]
 800b5ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b5ee:	431a      	orrs	r2, r3
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	69db      	ldr	r3, [r3, #28]
 800b5f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b5f8:	431a      	orrs	r2, r3
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6a1b      	ldr	r3, [r3, #32]
 800b5fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b602:	ea42 0103 	orr.w	r1, r2, r3
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b60a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	430a      	orrs	r2, r1
 800b614:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	699b      	ldr	r3, [r3, #24]
 800b61a:	0c1b      	lsrs	r3, r3, #16
 800b61c:	f003 0204 	and.w	r2, r3, #4
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b624:	f003 0310 	and.w	r3, r3, #16
 800b628:	431a      	orrs	r2, r3
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b62e:	f003 0308 	and.w	r3, r3, #8
 800b632:	431a      	orrs	r2, r3
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	68db      	ldr	r3, [r3, #12]
 800b638:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b63c:	ea42 0103 	orr.w	r1, r2, r3
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	430a      	orrs	r2, r1
 800b64c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2200      	movs	r2, #0
 800b652:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2201      	movs	r2, #1
 800b658:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b65c:	2300      	movs	r3, #0
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3710      	adds	r7, #16
 800b662:	46bd      	mov	sp, r7
 800b664:	bd80      	pop	{r7, pc}

0800b666 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800b666:	b580      	push	{r7, lr}
 800b668:	b082      	sub	sp, #8
 800b66a:	af00      	add	r7, sp, #0
 800b66c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d101      	bne.n	800b678 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800b674:	2301      	movs	r3, #1
 800b676:	e01a      	b.n	800b6ae <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	2202      	movs	r2, #2
 800b67c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	681a      	ldr	r2, [r3, #0]
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b68e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f7fa fde9 	bl	8006268 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2200      	movs	r2, #0
 800b69a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 800b6ac:	2300      	movs	r3, #0
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3708      	adds	r7, #8
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}

0800b6b6 <LL_RCC_GetUSARTClockSource>:
{
 800b6b6:	b480      	push	{r7}
 800b6b8:	b083      	sub	sp, #12
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800b6be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	4013      	ands	r3, r2
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	370c      	adds	r7, #12
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr

0800b6d6 <LL_RCC_GetLPUARTClockSource>:
{
 800b6d6:	b480      	push	{r7}
 800b6d8:	b083      	sub	sp, #12
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800b6de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	4013      	ands	r3, r2
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	370c      	adds	r7, #12
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr

0800b6f6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b6f6:	b580      	push	{r7, lr}
 800b6f8:	b082      	sub	sp, #8
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d101      	bne.n	800b708 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b704:	2301      	movs	r3, #1
 800b706:	e042      	b.n	800b78e <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d106      	bne.n	800b720 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2200      	movs	r2, #0
 800b716:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f7fa fc4a 	bl	8005fb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2224      	movs	r2, #36	@ 0x24
 800b724:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	681a      	ldr	r2, [r3, #0]
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	f022 0201 	bic.w	r2, r2, #1
 800b736:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d002      	beq.n	800b746 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 fbe5 	bl	800bf10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f000 f9ba 	bl	800bac0 <UART_SetConfig>
 800b74c:	4603      	mov	r3, r0
 800b74e:	2b01      	cmp	r3, #1
 800b750:	d101      	bne.n	800b756 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b752:	2301      	movs	r3, #1
 800b754:	e01b      	b.n	800b78e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	685a      	ldr	r2, [r3, #4]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b764:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	689a      	ldr	r2, [r3, #8]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b774:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	681a      	ldr	r2, [r3, #0]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	f042 0201 	orr.w	r2, r2, #1
 800b784:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f000 fc64 	bl	800c054 <UART_CheckIdleState>
 800b78c:	4603      	mov	r3, r0
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3708      	adds	r7, #8
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}

0800b796 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800b796:	b580      	push	{r7, lr}
 800b798:	b082      	sub	sp, #8
 800b79a:	af00      	add	r7, sp, #0
 800b79c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d101      	bne.n	800b7a8 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800b7a4:	2301      	movs	r3, #1
 800b7a6:	e031      	b.n	800b80c <HAL_UART_DeInit+0x76>
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
#else
  assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */

  huart->gState = HAL_UART_STATE_BUSY;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2224      	movs	r2, #36	@ 0x24
 800b7ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	681a      	ldr	r2, [r3, #0]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f022 0201 	bic.w	r2, r2, #1
 800b7be:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f7fa fc97 	bl	800610c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2200      	movs	r2, #0
 800b800:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	2200      	movs	r2, #0
 800b806:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b80a:	2300      	movs	r3, #0
}
 800b80c:	4618      	mov	r0, r3
 800b80e:	3708      	adds	r7, #8
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}

0800b814 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b08a      	sub	sp, #40	@ 0x28
 800b818:	af02      	add	r7, sp, #8
 800b81a:	60f8      	str	r0, [r7, #12]
 800b81c:	60b9      	str	r1, [r7, #8]
 800b81e:	603b      	str	r3, [r7, #0]
 800b820:	4613      	mov	r3, r2
 800b822:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b82a:	2b20      	cmp	r3, #32
 800b82c:	d17b      	bne.n	800b926 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800b82e:	68bb      	ldr	r3, [r7, #8]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d002      	beq.n	800b83a <HAL_UART_Transmit+0x26>
 800b834:	88fb      	ldrh	r3, [r7, #6]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d101      	bne.n	800b83e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800b83a:	2301      	movs	r3, #1
 800b83c:	e074      	b.n	800b928 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	2200      	movs	r2, #0
 800b842:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	2221      	movs	r2, #33	@ 0x21
 800b84a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b84e:	f7fa ff0f 	bl	8006670 <HAL_GetTick>
 800b852:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	88fa      	ldrh	r2, [r7, #6]
 800b858:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	88fa      	ldrh	r2, [r7, #6]
 800b860:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	689b      	ldr	r3, [r3, #8]
 800b868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b86c:	d108      	bne.n	800b880 <HAL_UART_Transmit+0x6c>
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	691b      	ldr	r3, [r3, #16]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d104      	bne.n	800b880 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b876:	2300      	movs	r3, #0
 800b878:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b87a:	68bb      	ldr	r3, [r7, #8]
 800b87c:	61bb      	str	r3, [r7, #24]
 800b87e:	e003      	b.n	800b888 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b884:	2300      	movs	r3, #0
 800b886:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b888:	e030      	b.n	800b8ec <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	9300      	str	r3, [sp, #0]
 800b88e:	697b      	ldr	r3, [r7, #20]
 800b890:	2200      	movs	r2, #0
 800b892:	2180      	movs	r1, #128	@ 0x80
 800b894:	68f8      	ldr	r0, [r7, #12]
 800b896:	f000 fc87 	bl	800c1a8 <UART_WaitOnFlagUntilTimeout>
 800b89a:	4603      	mov	r3, r0
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d005      	beq.n	800b8ac <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	2220      	movs	r2, #32
 800b8a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b8a8:	2303      	movs	r3, #3
 800b8aa:	e03d      	b.n	800b928 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800b8ac:	69fb      	ldr	r3, [r7, #28]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d10b      	bne.n	800b8ca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b8b2:	69bb      	ldr	r3, [r7, #24]
 800b8b4:	881b      	ldrh	r3, [r3, #0]
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b8c0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	3302      	adds	r3, #2
 800b8c6:	61bb      	str	r3, [r7, #24]
 800b8c8:	e007      	b.n	800b8da <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b8ca:	69fb      	ldr	r3, [r7, #28]
 800b8cc:	781a      	ldrb	r2, [r3, #0]
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b8d4:	69fb      	ldr	r3, [r7, #28]
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b8e0:	b29b      	uxth	r3, r3
 800b8e2:	3b01      	subs	r3, #1
 800b8e4:	b29a      	uxth	r2, r3
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b8f2:	b29b      	uxth	r3, r3
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d1c8      	bne.n	800b88a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	9300      	str	r3, [sp, #0]
 800b8fc:	697b      	ldr	r3, [r7, #20]
 800b8fe:	2200      	movs	r2, #0
 800b900:	2140      	movs	r1, #64	@ 0x40
 800b902:	68f8      	ldr	r0, [r7, #12]
 800b904:	f000 fc50 	bl	800c1a8 <UART_WaitOnFlagUntilTimeout>
 800b908:	4603      	mov	r3, r0
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d005      	beq.n	800b91a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2220      	movs	r2, #32
 800b912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b916:	2303      	movs	r3, #3
 800b918:	e006      	b.n	800b928 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2220      	movs	r2, #32
 800b91e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b922:	2300      	movs	r3, #0
 800b924:	e000      	b.n	800b928 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800b926:	2302      	movs	r3, #2
  }
}
 800b928:	4618      	mov	r0, r3
 800b92a:	3720      	adds	r7, #32
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b08a      	sub	sp, #40	@ 0x28
 800b934:	af02      	add	r7, sp, #8
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	603b      	str	r3, [r7, #0]
 800b93c:	4613      	mov	r3, r2
 800b93e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b946:	2b20      	cmp	r3, #32
 800b948:	f040 80b5 	bne.w	800bab6 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d002      	beq.n	800b958 <HAL_UART_Receive+0x28>
 800b952:	88fb      	ldrh	r3, [r7, #6]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d101      	bne.n	800b95c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800b958:	2301      	movs	r3, #1
 800b95a:	e0ad      	b.n	800bab8 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	2222      	movs	r2, #34	@ 0x22
 800b968:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	2200      	movs	r2, #0
 800b970:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b972:	f7fa fe7d 	bl	8006670 <HAL_GetTick>
 800b976:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	88fa      	ldrh	r2, [r7, #6]
 800b97c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	88fa      	ldrh	r2, [r7, #6]
 800b984:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b990:	d10e      	bne.n	800b9b0 <HAL_UART_Receive+0x80>
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	691b      	ldr	r3, [r3, #16]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d105      	bne.n	800b9a6 <HAL_UART_Receive+0x76>
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b9a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b9a4:	e02d      	b.n	800ba02 <HAL_UART_Receive+0xd2>
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	22ff      	movs	r2, #255	@ 0xff
 800b9aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b9ae:	e028      	b.n	800ba02 <HAL_UART_Receive+0xd2>
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	689b      	ldr	r3, [r3, #8]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d10d      	bne.n	800b9d4 <HAL_UART_Receive+0xa4>
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	691b      	ldr	r3, [r3, #16]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d104      	bne.n	800b9ca <HAL_UART_Receive+0x9a>
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	22ff      	movs	r2, #255	@ 0xff
 800b9c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b9c8:	e01b      	b.n	800ba02 <HAL_UART_Receive+0xd2>
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	227f      	movs	r2, #127	@ 0x7f
 800b9ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b9d2:	e016      	b.n	800ba02 <HAL_UART_Receive+0xd2>
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	689b      	ldr	r3, [r3, #8]
 800b9d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9dc:	d10d      	bne.n	800b9fa <HAL_UART_Receive+0xca>
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	691b      	ldr	r3, [r3, #16]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d104      	bne.n	800b9f0 <HAL_UART_Receive+0xc0>
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	227f      	movs	r2, #127	@ 0x7f
 800b9ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b9ee:	e008      	b.n	800ba02 <HAL_UART_Receive+0xd2>
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	223f      	movs	r2, #63	@ 0x3f
 800b9f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b9f8:	e003      	b.n	800ba02 <HAL_UART_Receive+0xd2>
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ba08:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	689b      	ldr	r3, [r3, #8]
 800ba0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba12:	d108      	bne.n	800ba26 <HAL_UART_Receive+0xf6>
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	691b      	ldr	r3, [r3, #16]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d104      	bne.n	800ba26 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	61bb      	str	r3, [r7, #24]
 800ba24:	e003      	b.n	800ba2e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800ba2e:	e036      	b.n	800ba9e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	9300      	str	r3, [sp, #0]
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	2200      	movs	r2, #0
 800ba38:	2120      	movs	r1, #32
 800ba3a:	68f8      	ldr	r0, [r7, #12]
 800ba3c:	f000 fbb4 	bl	800c1a8 <UART_WaitOnFlagUntilTimeout>
 800ba40:	4603      	mov	r3, r0
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d005      	beq.n	800ba52 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2220      	movs	r2, #32
 800ba4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800ba4e:	2303      	movs	r3, #3
 800ba50:	e032      	b.n	800bab8 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800ba52:	69fb      	ldr	r3, [r7, #28]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d10c      	bne.n	800ba72 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba5e:	b29a      	uxth	r2, r3
 800ba60:	8a7b      	ldrh	r3, [r7, #18]
 800ba62:	4013      	ands	r3, r2
 800ba64:	b29a      	uxth	r2, r3
 800ba66:	69bb      	ldr	r3, [r7, #24]
 800ba68:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ba6a:	69bb      	ldr	r3, [r7, #24]
 800ba6c:	3302      	adds	r3, #2
 800ba6e:	61bb      	str	r3, [r7, #24]
 800ba70:	e00c      	b.n	800ba8c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba78:	b2da      	uxtb	r2, r3
 800ba7a:	8a7b      	ldrh	r3, [r7, #18]
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	4013      	ands	r3, r2
 800ba80:	b2da      	uxtb	r2, r3
 800ba82:	69fb      	ldr	r3, [r7, #28]
 800ba84:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	3301      	adds	r3, #1
 800ba8a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ba92:	b29b      	uxth	r3, r3
 800ba94:	3b01      	subs	r3, #1
 800ba96:	b29a      	uxth	r2, r3
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800baa4:	b29b      	uxth	r3, r3
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d1c2      	bne.n	800ba30 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	2220      	movs	r2, #32
 800baae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800bab2:	2300      	movs	r3, #0
 800bab4:	e000      	b.n	800bab8 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800bab6:	2302      	movs	r3, #2
  }
}
 800bab8:	4618      	mov	r0, r3
 800baba:	3720      	adds	r7, #32
 800babc:	46bd      	mov	sp, r7
 800babe:	bd80      	pop	{r7, pc}

0800bac0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bac4:	b08c      	sub	sp, #48	@ 0x30
 800bac6:	af00      	add	r7, sp, #0
 800bac8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800baca:	2300      	movs	r3, #0
 800bacc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bad0:	697b      	ldr	r3, [r7, #20]
 800bad2:	689a      	ldr	r2, [r3, #8]
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	691b      	ldr	r3, [r3, #16]
 800bad8:	431a      	orrs	r2, r3
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	695b      	ldr	r3, [r3, #20]
 800bade:	431a      	orrs	r2, r3
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	69db      	ldr	r3, [r3, #28]
 800bae4:	4313      	orrs	r3, r2
 800bae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	681a      	ldr	r2, [r3, #0]
 800baee:	4baf      	ldr	r3, [pc, #700]	@ (800bdac <UART_SetConfig+0x2ec>)
 800baf0:	4013      	ands	r3, r2
 800baf2:	697a      	ldr	r2, [r7, #20]
 800baf4:	6812      	ldr	r2, [r2, #0]
 800baf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800baf8:	430b      	orrs	r3, r1
 800bafa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	685b      	ldr	r3, [r3, #4]
 800bb02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	68da      	ldr	r2, [r3, #12]
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	430a      	orrs	r2, r1
 800bb10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	699b      	ldr	r3, [r3, #24]
 800bb16:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bb18:	697b      	ldr	r3, [r7, #20]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	4aa4      	ldr	r2, [pc, #656]	@ (800bdb0 <UART_SetConfig+0x2f0>)
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	d004      	beq.n	800bb2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	6a1b      	ldr	r3, [r3, #32]
 800bb26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bb2c:	697b      	ldr	r3, [r7, #20]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	689b      	ldr	r3, [r3, #8]
 800bb32:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800bb36:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800bb3a:	697a      	ldr	r2, [r7, #20]
 800bb3c:	6812      	ldr	r2, [r2, #0]
 800bb3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb40:	430b      	orrs	r3, r1
 800bb42:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bb44:	697b      	ldr	r3, [r7, #20]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb4a:	f023 010f 	bic.w	r1, r3, #15
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	430a      	orrs	r2, r1
 800bb58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	4a95      	ldr	r2, [pc, #596]	@ (800bdb4 <UART_SetConfig+0x2f4>)
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d125      	bne.n	800bbb0 <UART_SetConfig+0xf0>
 800bb64:	2003      	movs	r0, #3
 800bb66:	f7ff fda6 	bl	800b6b6 <LL_RCC_GetUSARTClockSource>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	2b03      	cmp	r3, #3
 800bb6e:	d81b      	bhi.n	800bba8 <UART_SetConfig+0xe8>
 800bb70:	a201      	add	r2, pc, #4	@ (adr r2, 800bb78 <UART_SetConfig+0xb8>)
 800bb72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb76:	bf00      	nop
 800bb78:	0800bb89 	.word	0x0800bb89
 800bb7c:	0800bb99 	.word	0x0800bb99
 800bb80:	0800bb91 	.word	0x0800bb91
 800bb84:	0800bba1 	.word	0x0800bba1
 800bb88:	2301      	movs	r3, #1
 800bb8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb8e:	e042      	b.n	800bc16 <UART_SetConfig+0x156>
 800bb90:	2302      	movs	r3, #2
 800bb92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb96:	e03e      	b.n	800bc16 <UART_SetConfig+0x156>
 800bb98:	2304      	movs	r3, #4
 800bb9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb9e:	e03a      	b.n	800bc16 <UART_SetConfig+0x156>
 800bba0:	2308      	movs	r3, #8
 800bba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bba6:	e036      	b.n	800bc16 <UART_SetConfig+0x156>
 800bba8:	2310      	movs	r3, #16
 800bbaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbae:	e032      	b.n	800bc16 <UART_SetConfig+0x156>
 800bbb0:	697b      	ldr	r3, [r7, #20]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	4a7e      	ldr	r2, [pc, #504]	@ (800bdb0 <UART_SetConfig+0x2f0>)
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d12a      	bne.n	800bc10 <UART_SetConfig+0x150>
 800bbba:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800bbbe:	f7ff fd8a 	bl	800b6d6 <LL_RCC_GetLPUARTClockSource>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bbc8:	d01a      	beq.n	800bc00 <UART_SetConfig+0x140>
 800bbca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bbce:	d81b      	bhi.n	800bc08 <UART_SetConfig+0x148>
 800bbd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bbd4:	d00c      	beq.n	800bbf0 <UART_SetConfig+0x130>
 800bbd6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bbda:	d815      	bhi.n	800bc08 <UART_SetConfig+0x148>
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d003      	beq.n	800bbe8 <UART_SetConfig+0x128>
 800bbe0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bbe4:	d008      	beq.n	800bbf8 <UART_SetConfig+0x138>
 800bbe6:	e00f      	b.n	800bc08 <UART_SetConfig+0x148>
 800bbe8:	2300      	movs	r3, #0
 800bbea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbee:	e012      	b.n	800bc16 <UART_SetConfig+0x156>
 800bbf0:	2302      	movs	r3, #2
 800bbf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbf6:	e00e      	b.n	800bc16 <UART_SetConfig+0x156>
 800bbf8:	2304      	movs	r3, #4
 800bbfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbfe:	e00a      	b.n	800bc16 <UART_SetConfig+0x156>
 800bc00:	2308      	movs	r3, #8
 800bc02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc06:	e006      	b.n	800bc16 <UART_SetConfig+0x156>
 800bc08:	2310      	movs	r3, #16
 800bc0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc0e:	e002      	b.n	800bc16 <UART_SetConfig+0x156>
 800bc10:	2310      	movs	r3, #16
 800bc12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bc16:	697b      	ldr	r3, [r7, #20]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	4a65      	ldr	r2, [pc, #404]	@ (800bdb0 <UART_SetConfig+0x2f0>)
 800bc1c:	4293      	cmp	r3, r2
 800bc1e:	f040 8097 	bne.w	800bd50 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bc22:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bc26:	2b08      	cmp	r3, #8
 800bc28:	d823      	bhi.n	800bc72 <UART_SetConfig+0x1b2>
 800bc2a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc30 <UART_SetConfig+0x170>)
 800bc2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc30:	0800bc55 	.word	0x0800bc55
 800bc34:	0800bc73 	.word	0x0800bc73
 800bc38:	0800bc5d 	.word	0x0800bc5d
 800bc3c:	0800bc73 	.word	0x0800bc73
 800bc40:	0800bc63 	.word	0x0800bc63
 800bc44:	0800bc73 	.word	0x0800bc73
 800bc48:	0800bc73 	.word	0x0800bc73
 800bc4c:	0800bc73 	.word	0x0800bc73
 800bc50:	0800bc6b 	.word	0x0800bc6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc54:	f7fe fbbc 	bl	800a3d0 <HAL_RCC_GetPCLK1Freq>
 800bc58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bc5a:	e010      	b.n	800bc7e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bc5c:	4b56      	ldr	r3, [pc, #344]	@ (800bdb8 <UART_SetConfig+0x2f8>)
 800bc5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bc60:	e00d      	b.n	800bc7e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bc62:	f7fe fb35 	bl	800a2d0 <HAL_RCC_GetSysClockFreq>
 800bc66:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bc68:	e009      	b.n	800bc7e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bc6a:	f248 0306 	movw	r3, #32774	@ 0x8006
 800bc6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bc70:	e005      	b.n	800bc7e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800bc72:	2300      	movs	r3, #0
 800bc74:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bc76:	2301      	movs	r3, #1
 800bc78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bc7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	f000 812b 	beq.w	800bedc <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc8a:	4a4c      	ldr	r2, [pc, #304]	@ (800bdbc <UART_SetConfig+0x2fc>)
 800bc8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc90:	461a      	mov	r2, r3
 800bc92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc94:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc98:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	685a      	ldr	r2, [r3, #4]
 800bc9e:	4613      	mov	r3, r2
 800bca0:	005b      	lsls	r3, r3, #1
 800bca2:	4413      	add	r3, r2
 800bca4:	69ba      	ldr	r2, [r7, #24]
 800bca6:	429a      	cmp	r2, r3
 800bca8:	d305      	bcc.n	800bcb6 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bcb0:	69ba      	ldr	r2, [r7, #24]
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d903      	bls.n	800bcbe <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bcbc:	e10e      	b.n	800bedc <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bcbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	60bb      	str	r3, [r7, #8]
 800bcc4:	60fa      	str	r2, [r7, #12]
 800bcc6:	697b      	ldr	r3, [r7, #20]
 800bcc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcca:	4a3c      	ldr	r2, [pc, #240]	@ (800bdbc <UART_SetConfig+0x2fc>)
 800bccc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcd0:	b29b      	uxth	r3, r3
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	603b      	str	r3, [r7, #0]
 800bcd6:	607a      	str	r2, [r7, #4]
 800bcd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcdc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bce0:	f7f4 ff3a 	bl	8000b58 <__aeabi_uldivmod>
 800bce4:	4602      	mov	r2, r0
 800bce6:	460b      	mov	r3, r1
 800bce8:	4610      	mov	r0, r2
 800bcea:	4619      	mov	r1, r3
 800bcec:	f04f 0200 	mov.w	r2, #0
 800bcf0:	f04f 0300 	mov.w	r3, #0
 800bcf4:	020b      	lsls	r3, r1, #8
 800bcf6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bcfa:	0202      	lsls	r2, r0, #8
 800bcfc:	6979      	ldr	r1, [r7, #20]
 800bcfe:	6849      	ldr	r1, [r1, #4]
 800bd00:	0849      	lsrs	r1, r1, #1
 800bd02:	2000      	movs	r0, #0
 800bd04:	460c      	mov	r4, r1
 800bd06:	4605      	mov	r5, r0
 800bd08:	eb12 0804 	adds.w	r8, r2, r4
 800bd0c:	eb43 0905 	adc.w	r9, r3, r5
 800bd10:	697b      	ldr	r3, [r7, #20]
 800bd12:	685b      	ldr	r3, [r3, #4]
 800bd14:	2200      	movs	r2, #0
 800bd16:	469a      	mov	sl, r3
 800bd18:	4693      	mov	fp, r2
 800bd1a:	4652      	mov	r2, sl
 800bd1c:	465b      	mov	r3, fp
 800bd1e:	4640      	mov	r0, r8
 800bd20:	4649      	mov	r1, r9
 800bd22:	f7f4 ff19 	bl	8000b58 <__aeabi_uldivmod>
 800bd26:	4602      	mov	r2, r0
 800bd28:	460b      	mov	r3, r1
 800bd2a:	4613      	mov	r3, r2
 800bd2c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bd2e:	6a3b      	ldr	r3, [r7, #32]
 800bd30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bd34:	d308      	bcc.n	800bd48 <UART_SetConfig+0x288>
 800bd36:	6a3b      	ldr	r3, [r7, #32]
 800bd38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd3c:	d204      	bcs.n	800bd48 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	6a3a      	ldr	r2, [r7, #32]
 800bd44:	60da      	str	r2, [r3, #12]
 800bd46:	e0c9      	b.n	800bedc <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bd4e:	e0c5      	b.n	800bedc <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	69db      	ldr	r3, [r3, #28]
 800bd54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd58:	d16d      	bne.n	800be36 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800bd5a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bd5e:	3b01      	subs	r3, #1
 800bd60:	2b07      	cmp	r3, #7
 800bd62:	d82d      	bhi.n	800bdc0 <UART_SetConfig+0x300>
 800bd64:	a201      	add	r2, pc, #4	@ (adr r2, 800bd6c <UART_SetConfig+0x2ac>)
 800bd66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd6a:	bf00      	nop
 800bd6c:	0800bd8d 	.word	0x0800bd8d
 800bd70:	0800bd95 	.word	0x0800bd95
 800bd74:	0800bdc1 	.word	0x0800bdc1
 800bd78:	0800bd9b 	.word	0x0800bd9b
 800bd7c:	0800bdc1 	.word	0x0800bdc1
 800bd80:	0800bdc1 	.word	0x0800bdc1
 800bd84:	0800bdc1 	.word	0x0800bdc1
 800bd88:	0800bda3 	.word	0x0800bda3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bd8c:	f7fe fb36 	bl	800a3fc <HAL_RCC_GetPCLK2Freq>
 800bd90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bd92:	e01b      	b.n	800bdcc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bd94:	4b08      	ldr	r3, [pc, #32]	@ (800bdb8 <UART_SetConfig+0x2f8>)
 800bd96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bd98:	e018      	b.n	800bdcc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bd9a:	f7fe fa99 	bl	800a2d0 <HAL_RCC_GetSysClockFreq>
 800bd9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bda0:	e014      	b.n	800bdcc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bda2:	f248 0306 	movw	r3, #32774	@ 0x8006
 800bda6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bda8:	e010      	b.n	800bdcc <UART_SetConfig+0x30c>
 800bdaa:	bf00      	nop
 800bdac:	cfff69f3 	.word	0xcfff69f3
 800bdb0:	40008000 	.word	0x40008000
 800bdb4:	40013800 	.word	0x40013800
 800bdb8:	00f42400 	.word	0x00f42400
 800bdbc:	0801c24c 	.word	0x0801c24c
      default:
        pclk = 0U;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bdca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bdcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	f000 8084 	beq.w	800bedc <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bdd4:	697b      	ldr	r3, [r7, #20]
 800bdd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdd8:	4a4b      	ldr	r2, [pc, #300]	@ (800bf08 <UART_SetConfig+0x448>)
 800bdda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdde:	461a      	mov	r2, r3
 800bde0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde2:	fbb3 f3f2 	udiv	r3, r3, r2
 800bde6:	005a      	lsls	r2, r3, #1
 800bde8:	697b      	ldr	r3, [r7, #20]
 800bdea:	685b      	ldr	r3, [r3, #4]
 800bdec:	085b      	lsrs	r3, r3, #1
 800bdee:	441a      	add	r2, r3
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	685b      	ldr	r3, [r3, #4]
 800bdf4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdf8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bdfa:	6a3b      	ldr	r3, [r7, #32]
 800bdfc:	2b0f      	cmp	r3, #15
 800bdfe:	d916      	bls.n	800be2e <UART_SetConfig+0x36e>
 800be00:	6a3b      	ldr	r3, [r7, #32]
 800be02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be06:	d212      	bcs.n	800be2e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800be08:	6a3b      	ldr	r3, [r7, #32]
 800be0a:	b29b      	uxth	r3, r3
 800be0c:	f023 030f 	bic.w	r3, r3, #15
 800be10:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800be12:	6a3b      	ldr	r3, [r7, #32]
 800be14:	085b      	lsrs	r3, r3, #1
 800be16:	b29b      	uxth	r3, r3
 800be18:	f003 0307 	and.w	r3, r3, #7
 800be1c:	b29a      	uxth	r2, r3
 800be1e:	8bfb      	ldrh	r3, [r7, #30]
 800be20:	4313      	orrs	r3, r2
 800be22:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	8bfa      	ldrh	r2, [r7, #30]
 800be2a:	60da      	str	r2, [r3, #12]
 800be2c:	e056      	b.n	800bedc <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800be2e:	2301      	movs	r3, #1
 800be30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800be34:	e052      	b.n	800bedc <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800be36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be3a:	3b01      	subs	r3, #1
 800be3c:	2b07      	cmp	r3, #7
 800be3e:	d822      	bhi.n	800be86 <UART_SetConfig+0x3c6>
 800be40:	a201      	add	r2, pc, #4	@ (adr r2, 800be48 <UART_SetConfig+0x388>)
 800be42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be46:	bf00      	nop
 800be48:	0800be69 	.word	0x0800be69
 800be4c:	0800be71 	.word	0x0800be71
 800be50:	0800be87 	.word	0x0800be87
 800be54:	0800be77 	.word	0x0800be77
 800be58:	0800be87 	.word	0x0800be87
 800be5c:	0800be87 	.word	0x0800be87
 800be60:	0800be87 	.word	0x0800be87
 800be64:	0800be7f 	.word	0x0800be7f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be68:	f7fe fac8 	bl	800a3fc <HAL_RCC_GetPCLK2Freq>
 800be6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be6e:	e010      	b.n	800be92 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be70:	4b26      	ldr	r3, [pc, #152]	@ (800bf0c <UART_SetConfig+0x44c>)
 800be72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be74:	e00d      	b.n	800be92 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be76:	f7fe fa2b 	bl	800a2d0 <HAL_RCC_GetSysClockFreq>
 800be7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be7c:	e009      	b.n	800be92 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be7e:	f248 0306 	movw	r3, #32774	@ 0x8006
 800be82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be84:	e005      	b.n	800be92 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800be86:	2300      	movs	r3, #0
 800be88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800be8a:	2301      	movs	r3, #1
 800be8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800be90:	bf00      	nop
    }

    if (pclk != 0U)
 800be92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be94:	2b00      	cmp	r3, #0
 800be96:	d021      	beq.n	800bedc <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be98:	697b      	ldr	r3, [r7, #20]
 800be9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be9c:	4a1a      	ldr	r2, [pc, #104]	@ (800bf08 <UART_SetConfig+0x448>)
 800be9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bea2:	461a      	mov	r2, r3
 800bea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea6:	fbb3 f2f2 	udiv	r2, r3, r2
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	685b      	ldr	r3, [r3, #4]
 800beae:	085b      	lsrs	r3, r3, #1
 800beb0:	441a      	add	r2, r3
 800beb2:	697b      	ldr	r3, [r7, #20]
 800beb4:	685b      	ldr	r3, [r3, #4]
 800beb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800beba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bebc:	6a3b      	ldr	r3, [r7, #32]
 800bebe:	2b0f      	cmp	r3, #15
 800bec0:	d909      	bls.n	800bed6 <UART_SetConfig+0x416>
 800bec2:	6a3b      	ldr	r3, [r7, #32]
 800bec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bec8:	d205      	bcs.n	800bed6 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800beca:	6a3b      	ldr	r3, [r7, #32]
 800becc:	b29a      	uxth	r2, r3
 800bece:	697b      	ldr	r3, [r7, #20]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	60da      	str	r2, [r3, #12]
 800bed4:	e002      	b.n	800bedc <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800bed6:	2301      	movs	r3, #1
 800bed8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bedc:	697b      	ldr	r3, [r7, #20]
 800bede:	2201      	movs	r2, #1
 800bee0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	2201      	movs	r2, #1
 800bee8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800beec:	697b      	ldr	r3, [r7, #20]
 800beee:	2200      	movs	r2, #0
 800bef0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bef2:	697b      	ldr	r3, [r7, #20]
 800bef4:	2200      	movs	r2, #0
 800bef6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bef8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800befc:	4618      	mov	r0, r3
 800befe:	3730      	adds	r7, #48	@ 0x30
 800bf00:	46bd      	mov	sp, r7
 800bf02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bf06:	bf00      	nop
 800bf08:	0801c24c 	.word	0x0801c24c
 800bf0c:	00f42400 	.word	0x00f42400

0800bf10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bf10:	b480      	push	{r7}
 800bf12:	b083      	sub	sp, #12
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf1c:	f003 0308 	and.w	r3, r3, #8
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d00a      	beq.n	800bf3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	685b      	ldr	r3, [r3, #4]
 800bf2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	430a      	orrs	r2, r1
 800bf38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf3e:	f003 0301 	and.w	r3, r3, #1
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d00a      	beq.n	800bf5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	685b      	ldr	r3, [r3, #4]
 800bf4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	430a      	orrs	r2, r1
 800bf5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf60:	f003 0302 	and.w	r3, r3, #2
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d00a      	beq.n	800bf7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	430a      	orrs	r2, r1
 800bf7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf82:	f003 0304 	and.w	r3, r3, #4
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d00a      	beq.n	800bfa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	685b      	ldr	r3, [r3, #4]
 800bf90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	430a      	orrs	r2, r1
 800bf9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfa4:	f003 0310 	and.w	r3, r3, #16
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d00a      	beq.n	800bfc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	689b      	ldr	r3, [r3, #8]
 800bfb2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	430a      	orrs	r2, r1
 800bfc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfc6:	f003 0320 	and.w	r3, r3, #32
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d00a      	beq.n	800bfe4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	689b      	ldr	r3, [r3, #8]
 800bfd4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	430a      	orrs	r2, r1
 800bfe2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d01a      	beq.n	800c026 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	685b      	ldr	r3, [r3, #4]
 800bff6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	430a      	orrs	r2, r1
 800c004:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c00a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c00e:	d10a      	bne.n	800c026 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	685b      	ldr	r3, [r3, #4]
 800c016:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	430a      	orrs	r2, r1
 800c024:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c02a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d00a      	beq.n	800c048 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	430a      	orrs	r2, r1
 800c046:	605a      	str	r2, [r3, #4]
  }
}
 800c048:	bf00      	nop
 800c04a:	370c      	adds	r7, #12
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr

0800c054 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b098      	sub	sp, #96	@ 0x60
 800c058:	af02      	add	r7, sp, #8
 800c05a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2200      	movs	r2, #0
 800c060:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c064:	f7fa fb04 	bl	8006670 <HAL_GetTick>
 800c068:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f003 0308 	and.w	r3, r3, #8
 800c074:	2b08      	cmp	r3, #8
 800c076:	d12f      	bne.n	800c0d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c078:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c07c:	9300      	str	r3, [sp, #0]
 800c07e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c080:	2200      	movs	r2, #0
 800c082:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f000 f88e 	bl	800c1a8 <UART_WaitOnFlagUntilTimeout>
 800c08c:	4603      	mov	r3, r0
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d022      	beq.n	800c0d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c09a:	e853 3f00 	ldrex	r3, [r3]
 800c09e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c0a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0a6:	653b      	str	r3, [r7, #80]	@ 0x50
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	461a      	mov	r2, r3
 800c0ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c0b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c0b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c0b8:	e841 2300 	strex	r3, r2, [r1]
 800c0bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c0be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d1e6      	bne.n	800c092 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2220      	movs	r2, #32
 800c0c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c0d4:	2303      	movs	r3, #3
 800c0d6:	e063      	b.n	800c1a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f003 0304 	and.w	r3, r3, #4
 800c0e2:	2b04      	cmp	r3, #4
 800c0e4:	d149      	bne.n	800c17a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0ea:	9300      	str	r3, [sp, #0]
 800c0ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c0f4:	6878      	ldr	r0, [r7, #4]
 800c0f6:	f000 f857 	bl	800c1a8 <UART_WaitOnFlagUntilTimeout>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d03c      	beq.n	800c17a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c108:	e853 3f00 	ldrex	r3, [r3]
 800c10c:	623b      	str	r3, [r7, #32]
   return(result);
 800c10e:	6a3b      	ldr	r3, [r7, #32]
 800c110:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c114:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	461a      	mov	r2, r3
 800c11c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c11e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c120:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c122:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c124:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c126:	e841 2300 	strex	r3, r2, [r1]
 800c12a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d1e6      	bne.n	800c100 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	3308      	adds	r3, #8
 800c138:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c13a:	693b      	ldr	r3, [r7, #16]
 800c13c:	e853 3f00 	ldrex	r3, [r3]
 800c140:	60fb      	str	r3, [r7, #12]
   return(result);
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	f023 0301 	bic.w	r3, r3, #1
 800c148:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	3308      	adds	r3, #8
 800c150:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c152:	61fa      	str	r2, [r7, #28]
 800c154:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c156:	69b9      	ldr	r1, [r7, #24]
 800c158:	69fa      	ldr	r2, [r7, #28]
 800c15a:	e841 2300 	strex	r3, r2, [r1]
 800c15e:	617b      	str	r3, [r7, #20]
   return(result);
 800c160:	697b      	ldr	r3, [r7, #20]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d1e5      	bne.n	800c132 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2220      	movs	r2, #32
 800c16a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2200      	movs	r2, #0
 800c172:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c176:	2303      	movs	r3, #3
 800c178:	e012      	b.n	800c1a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2220      	movs	r2, #32
 800c17e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2220      	movs	r2, #32
 800c186:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	2200      	movs	r2, #0
 800c18e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	2200      	movs	r2, #0
 800c194:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2200      	movs	r2, #0
 800c19a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c19e:	2300      	movs	r3, #0
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3758      	adds	r7, #88	@ 0x58
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b084      	sub	sp, #16
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	60b9      	str	r1, [r7, #8]
 800c1b2:	603b      	str	r3, [r7, #0]
 800c1b4:	4613      	mov	r3, r2
 800c1b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c1b8:	e04f      	b.n	800c25a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c1ba:	69bb      	ldr	r3, [r7, #24]
 800c1bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1c0:	d04b      	beq.n	800c25a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1c2:	f7fa fa55 	bl	8006670 <HAL_GetTick>
 800c1c6:	4602      	mov	r2, r0
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	1ad3      	subs	r3, r2, r3
 800c1cc:	69ba      	ldr	r2, [r7, #24]
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	d302      	bcc.n	800c1d8 <UART_WaitOnFlagUntilTimeout+0x30>
 800c1d2:	69bb      	ldr	r3, [r7, #24]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d101      	bne.n	800c1dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c1d8:	2303      	movs	r3, #3
 800c1da:	e04e      	b.n	800c27a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f003 0304 	and.w	r3, r3, #4
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d037      	beq.n	800c25a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	2b80      	cmp	r3, #128	@ 0x80
 800c1ee:	d034      	beq.n	800c25a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	2b40      	cmp	r3, #64	@ 0x40
 800c1f4:	d031      	beq.n	800c25a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	69db      	ldr	r3, [r3, #28]
 800c1fc:	f003 0308 	and.w	r3, r3, #8
 800c200:	2b08      	cmp	r3, #8
 800c202:	d110      	bne.n	800c226 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	2208      	movs	r2, #8
 800c20a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c20c:	68f8      	ldr	r0, [r7, #12]
 800c20e:	f000 f838 	bl	800c282 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2208      	movs	r2, #8
 800c216:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	2200      	movs	r2, #0
 800c21e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c222:	2301      	movs	r3, #1
 800c224:	e029      	b.n	800c27a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	69db      	ldr	r3, [r3, #28]
 800c22c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c230:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c234:	d111      	bne.n	800c25a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c23e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c240:	68f8      	ldr	r0, [r7, #12]
 800c242:	f000 f81e 	bl	800c282 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	2220      	movs	r2, #32
 800c24a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2200      	movs	r2, #0
 800c252:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c256:	2303      	movs	r3, #3
 800c258:	e00f      	b.n	800c27a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	69da      	ldr	r2, [r3, #28]
 800c260:	68bb      	ldr	r3, [r7, #8]
 800c262:	4013      	ands	r3, r2
 800c264:	68ba      	ldr	r2, [r7, #8]
 800c266:	429a      	cmp	r2, r3
 800c268:	bf0c      	ite	eq
 800c26a:	2301      	moveq	r3, #1
 800c26c:	2300      	movne	r3, #0
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	461a      	mov	r2, r3
 800c272:	79fb      	ldrb	r3, [r7, #7]
 800c274:	429a      	cmp	r2, r3
 800c276:	d0a0      	beq.n	800c1ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c278:	2300      	movs	r3, #0
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3710      	adds	r7, #16
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}

0800c282 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c282:	b480      	push	{r7}
 800c284:	b095      	sub	sp, #84	@ 0x54
 800c286:	af00      	add	r7, sp, #0
 800c288:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c292:	e853 3f00 	ldrex	r3, [r3]
 800c296:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c29a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c29e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2a8:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c2ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c2b0:	e841 2300 	strex	r3, r2, [r1]
 800c2b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c2b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d1e6      	bne.n	800c28a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	3308      	adds	r3, #8
 800c2c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2c4:	6a3b      	ldr	r3, [r7, #32]
 800c2c6:	e853 3f00 	ldrex	r3, [r3]
 800c2ca:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2cc:	69fb      	ldr	r3, [r7, #28]
 800c2ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c2d2:	f023 0301 	bic.w	r3, r3, #1
 800c2d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	3308      	adds	r3, #8
 800c2de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c2e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2e8:	e841 2300 	strex	r3, r2, [r1]
 800c2ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c2ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d1e3      	bne.n	800c2bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c2f8:	2b01      	cmp	r3, #1
 800c2fa:	d118      	bne.n	800c32e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	e853 3f00 	ldrex	r3, [r3]
 800c308:	60bb      	str	r3, [r7, #8]
   return(result);
 800c30a:	68bb      	ldr	r3, [r7, #8]
 800c30c:	f023 0310 	bic.w	r3, r3, #16
 800c310:	647b      	str	r3, [r7, #68]	@ 0x44
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	461a      	mov	r2, r3
 800c318:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c31a:	61bb      	str	r3, [r7, #24]
 800c31c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c31e:	6979      	ldr	r1, [r7, #20]
 800c320:	69ba      	ldr	r2, [r7, #24]
 800c322:	e841 2300 	strex	r3, r2, [r1]
 800c326:	613b      	str	r3, [r7, #16]
   return(result);
 800c328:	693b      	ldr	r3, [r7, #16]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d1e6      	bne.n	800c2fc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2220      	movs	r2, #32
 800c332:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2200      	movs	r2, #0
 800c33a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c342:	bf00      	nop
 800c344:	3754      	adds	r7, #84	@ 0x54
 800c346:	46bd      	mov	sp, r7
 800c348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34c:	4770      	bx	lr

0800c34e <__cvt>:
 800c34e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c352:	ec57 6b10 	vmov	r6, r7, d0
 800c356:	2f00      	cmp	r7, #0
 800c358:	460c      	mov	r4, r1
 800c35a:	4619      	mov	r1, r3
 800c35c:	463b      	mov	r3, r7
 800c35e:	bfbb      	ittet	lt
 800c360:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c364:	461f      	movlt	r7, r3
 800c366:	2300      	movge	r3, #0
 800c368:	232d      	movlt	r3, #45	@ 0x2d
 800c36a:	700b      	strb	r3, [r1, #0]
 800c36c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c36e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c372:	4691      	mov	r9, r2
 800c374:	f023 0820 	bic.w	r8, r3, #32
 800c378:	bfbc      	itt	lt
 800c37a:	4632      	movlt	r2, r6
 800c37c:	4616      	movlt	r6, r2
 800c37e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c382:	d005      	beq.n	800c390 <__cvt+0x42>
 800c384:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c388:	d100      	bne.n	800c38c <__cvt+0x3e>
 800c38a:	3401      	adds	r4, #1
 800c38c:	2102      	movs	r1, #2
 800c38e:	e000      	b.n	800c392 <__cvt+0x44>
 800c390:	2103      	movs	r1, #3
 800c392:	ab03      	add	r3, sp, #12
 800c394:	9301      	str	r3, [sp, #4]
 800c396:	ab02      	add	r3, sp, #8
 800c398:	9300      	str	r3, [sp, #0]
 800c39a:	ec47 6b10 	vmov	d0, r6, r7
 800c39e:	4653      	mov	r3, sl
 800c3a0:	4622      	mov	r2, r4
 800c3a2:	f000 ff7d 	bl	800d2a0 <_dtoa_r>
 800c3a6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c3aa:	4605      	mov	r5, r0
 800c3ac:	d119      	bne.n	800c3e2 <__cvt+0x94>
 800c3ae:	f019 0f01 	tst.w	r9, #1
 800c3b2:	d00e      	beq.n	800c3d2 <__cvt+0x84>
 800c3b4:	eb00 0904 	add.w	r9, r0, r4
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	4630      	mov	r0, r6
 800c3be:	4639      	mov	r1, r7
 800c3c0:	f7f4 fb5a 	bl	8000a78 <__aeabi_dcmpeq>
 800c3c4:	b108      	cbz	r0, 800c3ca <__cvt+0x7c>
 800c3c6:	f8cd 900c 	str.w	r9, [sp, #12]
 800c3ca:	2230      	movs	r2, #48	@ 0x30
 800c3cc:	9b03      	ldr	r3, [sp, #12]
 800c3ce:	454b      	cmp	r3, r9
 800c3d0:	d31e      	bcc.n	800c410 <__cvt+0xc2>
 800c3d2:	9b03      	ldr	r3, [sp, #12]
 800c3d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3d6:	1b5b      	subs	r3, r3, r5
 800c3d8:	4628      	mov	r0, r5
 800c3da:	6013      	str	r3, [r2, #0]
 800c3dc:	b004      	add	sp, #16
 800c3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3e2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c3e6:	eb00 0904 	add.w	r9, r0, r4
 800c3ea:	d1e5      	bne.n	800c3b8 <__cvt+0x6a>
 800c3ec:	7803      	ldrb	r3, [r0, #0]
 800c3ee:	2b30      	cmp	r3, #48	@ 0x30
 800c3f0:	d10a      	bne.n	800c408 <__cvt+0xba>
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	4630      	mov	r0, r6
 800c3f8:	4639      	mov	r1, r7
 800c3fa:	f7f4 fb3d 	bl	8000a78 <__aeabi_dcmpeq>
 800c3fe:	b918      	cbnz	r0, 800c408 <__cvt+0xba>
 800c400:	f1c4 0401 	rsb	r4, r4, #1
 800c404:	f8ca 4000 	str.w	r4, [sl]
 800c408:	f8da 3000 	ldr.w	r3, [sl]
 800c40c:	4499      	add	r9, r3
 800c40e:	e7d3      	b.n	800c3b8 <__cvt+0x6a>
 800c410:	1c59      	adds	r1, r3, #1
 800c412:	9103      	str	r1, [sp, #12]
 800c414:	701a      	strb	r2, [r3, #0]
 800c416:	e7d9      	b.n	800c3cc <__cvt+0x7e>

0800c418 <__exponent>:
 800c418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c41a:	2900      	cmp	r1, #0
 800c41c:	bfba      	itte	lt
 800c41e:	4249      	neglt	r1, r1
 800c420:	232d      	movlt	r3, #45	@ 0x2d
 800c422:	232b      	movge	r3, #43	@ 0x2b
 800c424:	2909      	cmp	r1, #9
 800c426:	7002      	strb	r2, [r0, #0]
 800c428:	7043      	strb	r3, [r0, #1]
 800c42a:	dd29      	ble.n	800c480 <__exponent+0x68>
 800c42c:	f10d 0307 	add.w	r3, sp, #7
 800c430:	461d      	mov	r5, r3
 800c432:	270a      	movs	r7, #10
 800c434:	461a      	mov	r2, r3
 800c436:	fbb1 f6f7 	udiv	r6, r1, r7
 800c43a:	fb07 1416 	mls	r4, r7, r6, r1
 800c43e:	3430      	adds	r4, #48	@ 0x30
 800c440:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c444:	460c      	mov	r4, r1
 800c446:	2c63      	cmp	r4, #99	@ 0x63
 800c448:	f103 33ff 	add.w	r3, r3, #4294967295
 800c44c:	4631      	mov	r1, r6
 800c44e:	dcf1      	bgt.n	800c434 <__exponent+0x1c>
 800c450:	3130      	adds	r1, #48	@ 0x30
 800c452:	1e94      	subs	r4, r2, #2
 800c454:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c458:	1c41      	adds	r1, r0, #1
 800c45a:	4623      	mov	r3, r4
 800c45c:	42ab      	cmp	r3, r5
 800c45e:	d30a      	bcc.n	800c476 <__exponent+0x5e>
 800c460:	f10d 0309 	add.w	r3, sp, #9
 800c464:	1a9b      	subs	r3, r3, r2
 800c466:	42ac      	cmp	r4, r5
 800c468:	bf88      	it	hi
 800c46a:	2300      	movhi	r3, #0
 800c46c:	3302      	adds	r3, #2
 800c46e:	4403      	add	r3, r0
 800c470:	1a18      	subs	r0, r3, r0
 800c472:	b003      	add	sp, #12
 800c474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c476:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c47a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c47e:	e7ed      	b.n	800c45c <__exponent+0x44>
 800c480:	2330      	movs	r3, #48	@ 0x30
 800c482:	3130      	adds	r1, #48	@ 0x30
 800c484:	7083      	strb	r3, [r0, #2]
 800c486:	70c1      	strb	r1, [r0, #3]
 800c488:	1d03      	adds	r3, r0, #4
 800c48a:	e7f1      	b.n	800c470 <__exponent+0x58>

0800c48c <_printf_float>:
 800c48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c490:	b08d      	sub	sp, #52	@ 0x34
 800c492:	460c      	mov	r4, r1
 800c494:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c498:	4616      	mov	r6, r2
 800c49a:	461f      	mov	r7, r3
 800c49c:	4605      	mov	r5, r0
 800c49e:	f000 fdf1 	bl	800d084 <_localeconv_r>
 800c4a2:	6803      	ldr	r3, [r0, #0]
 800c4a4:	9304      	str	r3, [sp, #16]
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f7f3 feba 	bl	8000220 <strlen>
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800c4b0:	f8d8 3000 	ldr.w	r3, [r8]
 800c4b4:	9005      	str	r0, [sp, #20]
 800c4b6:	3307      	adds	r3, #7
 800c4b8:	f023 0307 	bic.w	r3, r3, #7
 800c4bc:	f103 0208 	add.w	r2, r3, #8
 800c4c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c4c4:	f8d4 b000 	ldr.w	fp, [r4]
 800c4c8:	f8c8 2000 	str.w	r2, [r8]
 800c4cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c4d4:	9307      	str	r3, [sp, #28]
 800c4d6:	f8cd 8018 	str.w	r8, [sp, #24]
 800c4da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c4de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4e2:	4b9c      	ldr	r3, [pc, #624]	@ (800c754 <_printf_float+0x2c8>)
 800c4e4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4e8:	f7f4 faf8 	bl	8000adc <__aeabi_dcmpun>
 800c4ec:	bb70      	cbnz	r0, 800c54c <_printf_float+0xc0>
 800c4ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4f2:	4b98      	ldr	r3, [pc, #608]	@ (800c754 <_printf_float+0x2c8>)
 800c4f4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4f8:	f7f4 fad2 	bl	8000aa0 <__aeabi_dcmple>
 800c4fc:	bb30      	cbnz	r0, 800c54c <_printf_float+0xc0>
 800c4fe:	2200      	movs	r2, #0
 800c500:	2300      	movs	r3, #0
 800c502:	4640      	mov	r0, r8
 800c504:	4649      	mov	r1, r9
 800c506:	f7f4 fac1 	bl	8000a8c <__aeabi_dcmplt>
 800c50a:	b110      	cbz	r0, 800c512 <_printf_float+0x86>
 800c50c:	232d      	movs	r3, #45	@ 0x2d
 800c50e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c512:	4a91      	ldr	r2, [pc, #580]	@ (800c758 <_printf_float+0x2cc>)
 800c514:	4b91      	ldr	r3, [pc, #580]	@ (800c75c <_printf_float+0x2d0>)
 800c516:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c51a:	bf8c      	ite	hi
 800c51c:	4690      	movhi	r8, r2
 800c51e:	4698      	movls	r8, r3
 800c520:	2303      	movs	r3, #3
 800c522:	6123      	str	r3, [r4, #16]
 800c524:	f02b 0304 	bic.w	r3, fp, #4
 800c528:	6023      	str	r3, [r4, #0]
 800c52a:	f04f 0900 	mov.w	r9, #0
 800c52e:	9700      	str	r7, [sp, #0]
 800c530:	4633      	mov	r3, r6
 800c532:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c534:	4621      	mov	r1, r4
 800c536:	4628      	mov	r0, r5
 800c538:	f000 f9d2 	bl	800c8e0 <_printf_common>
 800c53c:	3001      	adds	r0, #1
 800c53e:	f040 808d 	bne.w	800c65c <_printf_float+0x1d0>
 800c542:	f04f 30ff 	mov.w	r0, #4294967295
 800c546:	b00d      	add	sp, #52	@ 0x34
 800c548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c54c:	4642      	mov	r2, r8
 800c54e:	464b      	mov	r3, r9
 800c550:	4640      	mov	r0, r8
 800c552:	4649      	mov	r1, r9
 800c554:	f7f4 fac2 	bl	8000adc <__aeabi_dcmpun>
 800c558:	b140      	cbz	r0, 800c56c <_printf_float+0xe0>
 800c55a:	464b      	mov	r3, r9
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	bfbc      	itt	lt
 800c560:	232d      	movlt	r3, #45	@ 0x2d
 800c562:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c566:	4a7e      	ldr	r2, [pc, #504]	@ (800c760 <_printf_float+0x2d4>)
 800c568:	4b7e      	ldr	r3, [pc, #504]	@ (800c764 <_printf_float+0x2d8>)
 800c56a:	e7d4      	b.n	800c516 <_printf_float+0x8a>
 800c56c:	6863      	ldr	r3, [r4, #4]
 800c56e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c572:	9206      	str	r2, [sp, #24]
 800c574:	1c5a      	adds	r2, r3, #1
 800c576:	d13b      	bne.n	800c5f0 <_printf_float+0x164>
 800c578:	2306      	movs	r3, #6
 800c57a:	6063      	str	r3, [r4, #4]
 800c57c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c580:	2300      	movs	r3, #0
 800c582:	6022      	str	r2, [r4, #0]
 800c584:	9303      	str	r3, [sp, #12]
 800c586:	ab0a      	add	r3, sp, #40	@ 0x28
 800c588:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c58c:	ab09      	add	r3, sp, #36	@ 0x24
 800c58e:	9300      	str	r3, [sp, #0]
 800c590:	6861      	ldr	r1, [r4, #4]
 800c592:	ec49 8b10 	vmov	d0, r8, r9
 800c596:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c59a:	4628      	mov	r0, r5
 800c59c:	f7ff fed7 	bl	800c34e <__cvt>
 800c5a0:	9b06      	ldr	r3, [sp, #24]
 800c5a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5a4:	2b47      	cmp	r3, #71	@ 0x47
 800c5a6:	4680      	mov	r8, r0
 800c5a8:	d129      	bne.n	800c5fe <_printf_float+0x172>
 800c5aa:	1cc8      	adds	r0, r1, #3
 800c5ac:	db02      	blt.n	800c5b4 <_printf_float+0x128>
 800c5ae:	6863      	ldr	r3, [r4, #4]
 800c5b0:	4299      	cmp	r1, r3
 800c5b2:	dd41      	ble.n	800c638 <_printf_float+0x1ac>
 800c5b4:	f1aa 0a02 	sub.w	sl, sl, #2
 800c5b8:	fa5f fa8a 	uxtb.w	sl, sl
 800c5bc:	3901      	subs	r1, #1
 800c5be:	4652      	mov	r2, sl
 800c5c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c5c4:	9109      	str	r1, [sp, #36]	@ 0x24
 800c5c6:	f7ff ff27 	bl	800c418 <__exponent>
 800c5ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c5cc:	1813      	adds	r3, r2, r0
 800c5ce:	2a01      	cmp	r2, #1
 800c5d0:	4681      	mov	r9, r0
 800c5d2:	6123      	str	r3, [r4, #16]
 800c5d4:	dc02      	bgt.n	800c5dc <_printf_float+0x150>
 800c5d6:	6822      	ldr	r2, [r4, #0]
 800c5d8:	07d2      	lsls	r2, r2, #31
 800c5da:	d501      	bpl.n	800c5e0 <_printf_float+0x154>
 800c5dc:	3301      	adds	r3, #1
 800c5de:	6123      	str	r3, [r4, #16]
 800c5e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d0a2      	beq.n	800c52e <_printf_float+0xa2>
 800c5e8:	232d      	movs	r3, #45	@ 0x2d
 800c5ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5ee:	e79e      	b.n	800c52e <_printf_float+0xa2>
 800c5f0:	9a06      	ldr	r2, [sp, #24]
 800c5f2:	2a47      	cmp	r2, #71	@ 0x47
 800c5f4:	d1c2      	bne.n	800c57c <_printf_float+0xf0>
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d1c0      	bne.n	800c57c <_printf_float+0xf0>
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	e7bd      	b.n	800c57a <_printf_float+0xee>
 800c5fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c602:	d9db      	bls.n	800c5bc <_printf_float+0x130>
 800c604:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c608:	d118      	bne.n	800c63c <_printf_float+0x1b0>
 800c60a:	2900      	cmp	r1, #0
 800c60c:	6863      	ldr	r3, [r4, #4]
 800c60e:	dd0b      	ble.n	800c628 <_printf_float+0x19c>
 800c610:	6121      	str	r1, [r4, #16]
 800c612:	b913      	cbnz	r3, 800c61a <_printf_float+0x18e>
 800c614:	6822      	ldr	r2, [r4, #0]
 800c616:	07d0      	lsls	r0, r2, #31
 800c618:	d502      	bpl.n	800c620 <_printf_float+0x194>
 800c61a:	3301      	adds	r3, #1
 800c61c:	440b      	add	r3, r1
 800c61e:	6123      	str	r3, [r4, #16]
 800c620:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c622:	f04f 0900 	mov.w	r9, #0
 800c626:	e7db      	b.n	800c5e0 <_printf_float+0x154>
 800c628:	b913      	cbnz	r3, 800c630 <_printf_float+0x1a4>
 800c62a:	6822      	ldr	r2, [r4, #0]
 800c62c:	07d2      	lsls	r2, r2, #31
 800c62e:	d501      	bpl.n	800c634 <_printf_float+0x1a8>
 800c630:	3302      	adds	r3, #2
 800c632:	e7f4      	b.n	800c61e <_printf_float+0x192>
 800c634:	2301      	movs	r3, #1
 800c636:	e7f2      	b.n	800c61e <_printf_float+0x192>
 800c638:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c63c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c63e:	4299      	cmp	r1, r3
 800c640:	db05      	blt.n	800c64e <_printf_float+0x1c2>
 800c642:	6823      	ldr	r3, [r4, #0]
 800c644:	6121      	str	r1, [r4, #16]
 800c646:	07d8      	lsls	r0, r3, #31
 800c648:	d5ea      	bpl.n	800c620 <_printf_float+0x194>
 800c64a:	1c4b      	adds	r3, r1, #1
 800c64c:	e7e7      	b.n	800c61e <_printf_float+0x192>
 800c64e:	2900      	cmp	r1, #0
 800c650:	bfd4      	ite	le
 800c652:	f1c1 0202 	rsble	r2, r1, #2
 800c656:	2201      	movgt	r2, #1
 800c658:	4413      	add	r3, r2
 800c65a:	e7e0      	b.n	800c61e <_printf_float+0x192>
 800c65c:	6823      	ldr	r3, [r4, #0]
 800c65e:	055a      	lsls	r2, r3, #21
 800c660:	d407      	bmi.n	800c672 <_printf_float+0x1e6>
 800c662:	6923      	ldr	r3, [r4, #16]
 800c664:	4642      	mov	r2, r8
 800c666:	4631      	mov	r1, r6
 800c668:	4628      	mov	r0, r5
 800c66a:	47b8      	blx	r7
 800c66c:	3001      	adds	r0, #1
 800c66e:	d12b      	bne.n	800c6c8 <_printf_float+0x23c>
 800c670:	e767      	b.n	800c542 <_printf_float+0xb6>
 800c672:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c676:	f240 80dd 	bls.w	800c834 <_printf_float+0x3a8>
 800c67a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c67e:	2200      	movs	r2, #0
 800c680:	2300      	movs	r3, #0
 800c682:	f7f4 f9f9 	bl	8000a78 <__aeabi_dcmpeq>
 800c686:	2800      	cmp	r0, #0
 800c688:	d033      	beq.n	800c6f2 <_printf_float+0x266>
 800c68a:	4a37      	ldr	r2, [pc, #220]	@ (800c768 <_printf_float+0x2dc>)
 800c68c:	2301      	movs	r3, #1
 800c68e:	4631      	mov	r1, r6
 800c690:	4628      	mov	r0, r5
 800c692:	47b8      	blx	r7
 800c694:	3001      	adds	r0, #1
 800c696:	f43f af54 	beq.w	800c542 <_printf_float+0xb6>
 800c69a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c69e:	4543      	cmp	r3, r8
 800c6a0:	db02      	blt.n	800c6a8 <_printf_float+0x21c>
 800c6a2:	6823      	ldr	r3, [r4, #0]
 800c6a4:	07d8      	lsls	r0, r3, #31
 800c6a6:	d50f      	bpl.n	800c6c8 <_printf_float+0x23c>
 800c6a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6ac:	4631      	mov	r1, r6
 800c6ae:	4628      	mov	r0, r5
 800c6b0:	47b8      	blx	r7
 800c6b2:	3001      	adds	r0, #1
 800c6b4:	f43f af45 	beq.w	800c542 <_printf_float+0xb6>
 800c6b8:	f04f 0900 	mov.w	r9, #0
 800c6bc:	f108 38ff 	add.w	r8, r8, #4294967295
 800c6c0:	f104 0a1a 	add.w	sl, r4, #26
 800c6c4:	45c8      	cmp	r8, r9
 800c6c6:	dc09      	bgt.n	800c6dc <_printf_float+0x250>
 800c6c8:	6823      	ldr	r3, [r4, #0]
 800c6ca:	079b      	lsls	r3, r3, #30
 800c6cc:	f100 8103 	bmi.w	800c8d6 <_printf_float+0x44a>
 800c6d0:	68e0      	ldr	r0, [r4, #12]
 800c6d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6d4:	4298      	cmp	r0, r3
 800c6d6:	bfb8      	it	lt
 800c6d8:	4618      	movlt	r0, r3
 800c6da:	e734      	b.n	800c546 <_printf_float+0xba>
 800c6dc:	2301      	movs	r3, #1
 800c6de:	4652      	mov	r2, sl
 800c6e0:	4631      	mov	r1, r6
 800c6e2:	4628      	mov	r0, r5
 800c6e4:	47b8      	blx	r7
 800c6e6:	3001      	adds	r0, #1
 800c6e8:	f43f af2b 	beq.w	800c542 <_printf_float+0xb6>
 800c6ec:	f109 0901 	add.w	r9, r9, #1
 800c6f0:	e7e8      	b.n	800c6c4 <_printf_float+0x238>
 800c6f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	dc39      	bgt.n	800c76c <_printf_float+0x2e0>
 800c6f8:	4a1b      	ldr	r2, [pc, #108]	@ (800c768 <_printf_float+0x2dc>)
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	4631      	mov	r1, r6
 800c6fe:	4628      	mov	r0, r5
 800c700:	47b8      	blx	r7
 800c702:	3001      	adds	r0, #1
 800c704:	f43f af1d 	beq.w	800c542 <_printf_float+0xb6>
 800c708:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c70c:	ea59 0303 	orrs.w	r3, r9, r3
 800c710:	d102      	bne.n	800c718 <_printf_float+0x28c>
 800c712:	6823      	ldr	r3, [r4, #0]
 800c714:	07d9      	lsls	r1, r3, #31
 800c716:	d5d7      	bpl.n	800c6c8 <_printf_float+0x23c>
 800c718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c71c:	4631      	mov	r1, r6
 800c71e:	4628      	mov	r0, r5
 800c720:	47b8      	blx	r7
 800c722:	3001      	adds	r0, #1
 800c724:	f43f af0d 	beq.w	800c542 <_printf_float+0xb6>
 800c728:	f04f 0a00 	mov.w	sl, #0
 800c72c:	f104 0b1a 	add.w	fp, r4, #26
 800c730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c732:	425b      	negs	r3, r3
 800c734:	4553      	cmp	r3, sl
 800c736:	dc01      	bgt.n	800c73c <_printf_float+0x2b0>
 800c738:	464b      	mov	r3, r9
 800c73a:	e793      	b.n	800c664 <_printf_float+0x1d8>
 800c73c:	2301      	movs	r3, #1
 800c73e:	465a      	mov	r2, fp
 800c740:	4631      	mov	r1, r6
 800c742:	4628      	mov	r0, r5
 800c744:	47b8      	blx	r7
 800c746:	3001      	adds	r0, #1
 800c748:	f43f aefb 	beq.w	800c542 <_printf_float+0xb6>
 800c74c:	f10a 0a01 	add.w	sl, sl, #1
 800c750:	e7ee      	b.n	800c730 <_printf_float+0x2a4>
 800c752:	bf00      	nop
 800c754:	7fefffff 	.word	0x7fefffff
 800c758:	0801c268 	.word	0x0801c268
 800c75c:	0801c264 	.word	0x0801c264
 800c760:	0801c270 	.word	0x0801c270
 800c764:	0801c26c 	.word	0x0801c26c
 800c768:	0801c274 	.word	0x0801c274
 800c76c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c76e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c772:	4553      	cmp	r3, sl
 800c774:	bfa8      	it	ge
 800c776:	4653      	movge	r3, sl
 800c778:	2b00      	cmp	r3, #0
 800c77a:	4699      	mov	r9, r3
 800c77c:	dc36      	bgt.n	800c7ec <_printf_float+0x360>
 800c77e:	f04f 0b00 	mov.w	fp, #0
 800c782:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c786:	f104 021a 	add.w	r2, r4, #26
 800c78a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c78c:	9306      	str	r3, [sp, #24]
 800c78e:	eba3 0309 	sub.w	r3, r3, r9
 800c792:	455b      	cmp	r3, fp
 800c794:	dc31      	bgt.n	800c7fa <_printf_float+0x36e>
 800c796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c798:	459a      	cmp	sl, r3
 800c79a:	dc3a      	bgt.n	800c812 <_printf_float+0x386>
 800c79c:	6823      	ldr	r3, [r4, #0]
 800c79e:	07da      	lsls	r2, r3, #31
 800c7a0:	d437      	bmi.n	800c812 <_printf_float+0x386>
 800c7a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7a4:	ebaa 0903 	sub.w	r9, sl, r3
 800c7a8:	9b06      	ldr	r3, [sp, #24]
 800c7aa:	ebaa 0303 	sub.w	r3, sl, r3
 800c7ae:	4599      	cmp	r9, r3
 800c7b0:	bfa8      	it	ge
 800c7b2:	4699      	movge	r9, r3
 800c7b4:	f1b9 0f00 	cmp.w	r9, #0
 800c7b8:	dc33      	bgt.n	800c822 <_printf_float+0x396>
 800c7ba:	f04f 0800 	mov.w	r8, #0
 800c7be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c7c2:	f104 0b1a 	add.w	fp, r4, #26
 800c7c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7c8:	ebaa 0303 	sub.w	r3, sl, r3
 800c7cc:	eba3 0309 	sub.w	r3, r3, r9
 800c7d0:	4543      	cmp	r3, r8
 800c7d2:	f77f af79 	ble.w	800c6c8 <_printf_float+0x23c>
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	465a      	mov	r2, fp
 800c7da:	4631      	mov	r1, r6
 800c7dc:	4628      	mov	r0, r5
 800c7de:	47b8      	blx	r7
 800c7e0:	3001      	adds	r0, #1
 800c7e2:	f43f aeae 	beq.w	800c542 <_printf_float+0xb6>
 800c7e6:	f108 0801 	add.w	r8, r8, #1
 800c7ea:	e7ec      	b.n	800c7c6 <_printf_float+0x33a>
 800c7ec:	4642      	mov	r2, r8
 800c7ee:	4631      	mov	r1, r6
 800c7f0:	4628      	mov	r0, r5
 800c7f2:	47b8      	blx	r7
 800c7f4:	3001      	adds	r0, #1
 800c7f6:	d1c2      	bne.n	800c77e <_printf_float+0x2f2>
 800c7f8:	e6a3      	b.n	800c542 <_printf_float+0xb6>
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	4631      	mov	r1, r6
 800c7fe:	4628      	mov	r0, r5
 800c800:	9206      	str	r2, [sp, #24]
 800c802:	47b8      	blx	r7
 800c804:	3001      	adds	r0, #1
 800c806:	f43f ae9c 	beq.w	800c542 <_printf_float+0xb6>
 800c80a:	9a06      	ldr	r2, [sp, #24]
 800c80c:	f10b 0b01 	add.w	fp, fp, #1
 800c810:	e7bb      	b.n	800c78a <_printf_float+0x2fe>
 800c812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c816:	4631      	mov	r1, r6
 800c818:	4628      	mov	r0, r5
 800c81a:	47b8      	blx	r7
 800c81c:	3001      	adds	r0, #1
 800c81e:	d1c0      	bne.n	800c7a2 <_printf_float+0x316>
 800c820:	e68f      	b.n	800c542 <_printf_float+0xb6>
 800c822:	9a06      	ldr	r2, [sp, #24]
 800c824:	464b      	mov	r3, r9
 800c826:	4442      	add	r2, r8
 800c828:	4631      	mov	r1, r6
 800c82a:	4628      	mov	r0, r5
 800c82c:	47b8      	blx	r7
 800c82e:	3001      	adds	r0, #1
 800c830:	d1c3      	bne.n	800c7ba <_printf_float+0x32e>
 800c832:	e686      	b.n	800c542 <_printf_float+0xb6>
 800c834:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c838:	f1ba 0f01 	cmp.w	sl, #1
 800c83c:	dc01      	bgt.n	800c842 <_printf_float+0x3b6>
 800c83e:	07db      	lsls	r3, r3, #31
 800c840:	d536      	bpl.n	800c8b0 <_printf_float+0x424>
 800c842:	2301      	movs	r3, #1
 800c844:	4642      	mov	r2, r8
 800c846:	4631      	mov	r1, r6
 800c848:	4628      	mov	r0, r5
 800c84a:	47b8      	blx	r7
 800c84c:	3001      	adds	r0, #1
 800c84e:	f43f ae78 	beq.w	800c542 <_printf_float+0xb6>
 800c852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c856:	4631      	mov	r1, r6
 800c858:	4628      	mov	r0, r5
 800c85a:	47b8      	blx	r7
 800c85c:	3001      	adds	r0, #1
 800c85e:	f43f ae70 	beq.w	800c542 <_printf_float+0xb6>
 800c862:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c866:	2200      	movs	r2, #0
 800c868:	2300      	movs	r3, #0
 800c86a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c86e:	f7f4 f903 	bl	8000a78 <__aeabi_dcmpeq>
 800c872:	b9c0      	cbnz	r0, 800c8a6 <_printf_float+0x41a>
 800c874:	4653      	mov	r3, sl
 800c876:	f108 0201 	add.w	r2, r8, #1
 800c87a:	4631      	mov	r1, r6
 800c87c:	4628      	mov	r0, r5
 800c87e:	47b8      	blx	r7
 800c880:	3001      	adds	r0, #1
 800c882:	d10c      	bne.n	800c89e <_printf_float+0x412>
 800c884:	e65d      	b.n	800c542 <_printf_float+0xb6>
 800c886:	2301      	movs	r3, #1
 800c888:	465a      	mov	r2, fp
 800c88a:	4631      	mov	r1, r6
 800c88c:	4628      	mov	r0, r5
 800c88e:	47b8      	blx	r7
 800c890:	3001      	adds	r0, #1
 800c892:	f43f ae56 	beq.w	800c542 <_printf_float+0xb6>
 800c896:	f108 0801 	add.w	r8, r8, #1
 800c89a:	45d0      	cmp	r8, sl
 800c89c:	dbf3      	blt.n	800c886 <_printf_float+0x3fa>
 800c89e:	464b      	mov	r3, r9
 800c8a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c8a4:	e6df      	b.n	800c666 <_printf_float+0x1da>
 800c8a6:	f04f 0800 	mov.w	r8, #0
 800c8aa:	f104 0b1a 	add.w	fp, r4, #26
 800c8ae:	e7f4      	b.n	800c89a <_printf_float+0x40e>
 800c8b0:	2301      	movs	r3, #1
 800c8b2:	4642      	mov	r2, r8
 800c8b4:	e7e1      	b.n	800c87a <_printf_float+0x3ee>
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	464a      	mov	r2, r9
 800c8ba:	4631      	mov	r1, r6
 800c8bc:	4628      	mov	r0, r5
 800c8be:	47b8      	blx	r7
 800c8c0:	3001      	adds	r0, #1
 800c8c2:	f43f ae3e 	beq.w	800c542 <_printf_float+0xb6>
 800c8c6:	f108 0801 	add.w	r8, r8, #1
 800c8ca:	68e3      	ldr	r3, [r4, #12]
 800c8cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c8ce:	1a5b      	subs	r3, r3, r1
 800c8d0:	4543      	cmp	r3, r8
 800c8d2:	dcf0      	bgt.n	800c8b6 <_printf_float+0x42a>
 800c8d4:	e6fc      	b.n	800c6d0 <_printf_float+0x244>
 800c8d6:	f04f 0800 	mov.w	r8, #0
 800c8da:	f104 0919 	add.w	r9, r4, #25
 800c8de:	e7f4      	b.n	800c8ca <_printf_float+0x43e>

0800c8e0 <_printf_common>:
 800c8e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8e4:	4616      	mov	r6, r2
 800c8e6:	4698      	mov	r8, r3
 800c8e8:	688a      	ldr	r2, [r1, #8]
 800c8ea:	690b      	ldr	r3, [r1, #16]
 800c8ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c8f0:	4293      	cmp	r3, r2
 800c8f2:	bfb8      	it	lt
 800c8f4:	4613      	movlt	r3, r2
 800c8f6:	6033      	str	r3, [r6, #0]
 800c8f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c8fc:	4607      	mov	r7, r0
 800c8fe:	460c      	mov	r4, r1
 800c900:	b10a      	cbz	r2, 800c906 <_printf_common+0x26>
 800c902:	3301      	adds	r3, #1
 800c904:	6033      	str	r3, [r6, #0]
 800c906:	6823      	ldr	r3, [r4, #0]
 800c908:	0699      	lsls	r1, r3, #26
 800c90a:	bf42      	ittt	mi
 800c90c:	6833      	ldrmi	r3, [r6, #0]
 800c90e:	3302      	addmi	r3, #2
 800c910:	6033      	strmi	r3, [r6, #0]
 800c912:	6825      	ldr	r5, [r4, #0]
 800c914:	f015 0506 	ands.w	r5, r5, #6
 800c918:	d106      	bne.n	800c928 <_printf_common+0x48>
 800c91a:	f104 0a19 	add.w	sl, r4, #25
 800c91e:	68e3      	ldr	r3, [r4, #12]
 800c920:	6832      	ldr	r2, [r6, #0]
 800c922:	1a9b      	subs	r3, r3, r2
 800c924:	42ab      	cmp	r3, r5
 800c926:	dc26      	bgt.n	800c976 <_printf_common+0x96>
 800c928:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c92c:	6822      	ldr	r2, [r4, #0]
 800c92e:	3b00      	subs	r3, #0
 800c930:	bf18      	it	ne
 800c932:	2301      	movne	r3, #1
 800c934:	0692      	lsls	r2, r2, #26
 800c936:	d42b      	bmi.n	800c990 <_printf_common+0xb0>
 800c938:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c93c:	4641      	mov	r1, r8
 800c93e:	4638      	mov	r0, r7
 800c940:	47c8      	blx	r9
 800c942:	3001      	adds	r0, #1
 800c944:	d01e      	beq.n	800c984 <_printf_common+0xa4>
 800c946:	6823      	ldr	r3, [r4, #0]
 800c948:	6922      	ldr	r2, [r4, #16]
 800c94a:	f003 0306 	and.w	r3, r3, #6
 800c94e:	2b04      	cmp	r3, #4
 800c950:	bf02      	ittt	eq
 800c952:	68e5      	ldreq	r5, [r4, #12]
 800c954:	6833      	ldreq	r3, [r6, #0]
 800c956:	1aed      	subeq	r5, r5, r3
 800c958:	68a3      	ldr	r3, [r4, #8]
 800c95a:	bf0c      	ite	eq
 800c95c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c960:	2500      	movne	r5, #0
 800c962:	4293      	cmp	r3, r2
 800c964:	bfc4      	itt	gt
 800c966:	1a9b      	subgt	r3, r3, r2
 800c968:	18ed      	addgt	r5, r5, r3
 800c96a:	2600      	movs	r6, #0
 800c96c:	341a      	adds	r4, #26
 800c96e:	42b5      	cmp	r5, r6
 800c970:	d11a      	bne.n	800c9a8 <_printf_common+0xc8>
 800c972:	2000      	movs	r0, #0
 800c974:	e008      	b.n	800c988 <_printf_common+0xa8>
 800c976:	2301      	movs	r3, #1
 800c978:	4652      	mov	r2, sl
 800c97a:	4641      	mov	r1, r8
 800c97c:	4638      	mov	r0, r7
 800c97e:	47c8      	blx	r9
 800c980:	3001      	adds	r0, #1
 800c982:	d103      	bne.n	800c98c <_printf_common+0xac>
 800c984:	f04f 30ff 	mov.w	r0, #4294967295
 800c988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c98c:	3501      	adds	r5, #1
 800c98e:	e7c6      	b.n	800c91e <_printf_common+0x3e>
 800c990:	18e1      	adds	r1, r4, r3
 800c992:	1c5a      	adds	r2, r3, #1
 800c994:	2030      	movs	r0, #48	@ 0x30
 800c996:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c99a:	4422      	add	r2, r4
 800c99c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c9a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c9a4:	3302      	adds	r3, #2
 800c9a6:	e7c7      	b.n	800c938 <_printf_common+0x58>
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	4622      	mov	r2, r4
 800c9ac:	4641      	mov	r1, r8
 800c9ae:	4638      	mov	r0, r7
 800c9b0:	47c8      	blx	r9
 800c9b2:	3001      	adds	r0, #1
 800c9b4:	d0e6      	beq.n	800c984 <_printf_common+0xa4>
 800c9b6:	3601      	adds	r6, #1
 800c9b8:	e7d9      	b.n	800c96e <_printf_common+0x8e>
	...

0800c9bc <_printf_i>:
 800c9bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c9c0:	7e0f      	ldrb	r7, [r1, #24]
 800c9c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c9c4:	2f78      	cmp	r7, #120	@ 0x78
 800c9c6:	4691      	mov	r9, r2
 800c9c8:	4680      	mov	r8, r0
 800c9ca:	460c      	mov	r4, r1
 800c9cc:	469a      	mov	sl, r3
 800c9ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c9d2:	d807      	bhi.n	800c9e4 <_printf_i+0x28>
 800c9d4:	2f62      	cmp	r7, #98	@ 0x62
 800c9d6:	d80a      	bhi.n	800c9ee <_printf_i+0x32>
 800c9d8:	2f00      	cmp	r7, #0
 800c9da:	f000 80d1 	beq.w	800cb80 <_printf_i+0x1c4>
 800c9de:	2f58      	cmp	r7, #88	@ 0x58
 800c9e0:	f000 80b8 	beq.w	800cb54 <_printf_i+0x198>
 800c9e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c9e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c9ec:	e03a      	b.n	800ca64 <_printf_i+0xa8>
 800c9ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c9f2:	2b15      	cmp	r3, #21
 800c9f4:	d8f6      	bhi.n	800c9e4 <_printf_i+0x28>
 800c9f6:	a101      	add	r1, pc, #4	@ (adr r1, 800c9fc <_printf_i+0x40>)
 800c9f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c9fc:	0800ca55 	.word	0x0800ca55
 800ca00:	0800ca69 	.word	0x0800ca69
 800ca04:	0800c9e5 	.word	0x0800c9e5
 800ca08:	0800c9e5 	.word	0x0800c9e5
 800ca0c:	0800c9e5 	.word	0x0800c9e5
 800ca10:	0800c9e5 	.word	0x0800c9e5
 800ca14:	0800ca69 	.word	0x0800ca69
 800ca18:	0800c9e5 	.word	0x0800c9e5
 800ca1c:	0800c9e5 	.word	0x0800c9e5
 800ca20:	0800c9e5 	.word	0x0800c9e5
 800ca24:	0800c9e5 	.word	0x0800c9e5
 800ca28:	0800cb67 	.word	0x0800cb67
 800ca2c:	0800ca93 	.word	0x0800ca93
 800ca30:	0800cb21 	.word	0x0800cb21
 800ca34:	0800c9e5 	.word	0x0800c9e5
 800ca38:	0800c9e5 	.word	0x0800c9e5
 800ca3c:	0800cb89 	.word	0x0800cb89
 800ca40:	0800c9e5 	.word	0x0800c9e5
 800ca44:	0800ca93 	.word	0x0800ca93
 800ca48:	0800c9e5 	.word	0x0800c9e5
 800ca4c:	0800c9e5 	.word	0x0800c9e5
 800ca50:	0800cb29 	.word	0x0800cb29
 800ca54:	6833      	ldr	r3, [r6, #0]
 800ca56:	1d1a      	adds	r2, r3, #4
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	6032      	str	r2, [r6, #0]
 800ca5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ca60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ca64:	2301      	movs	r3, #1
 800ca66:	e09c      	b.n	800cba2 <_printf_i+0x1e6>
 800ca68:	6833      	ldr	r3, [r6, #0]
 800ca6a:	6820      	ldr	r0, [r4, #0]
 800ca6c:	1d19      	adds	r1, r3, #4
 800ca6e:	6031      	str	r1, [r6, #0]
 800ca70:	0606      	lsls	r6, r0, #24
 800ca72:	d501      	bpl.n	800ca78 <_printf_i+0xbc>
 800ca74:	681d      	ldr	r5, [r3, #0]
 800ca76:	e003      	b.n	800ca80 <_printf_i+0xc4>
 800ca78:	0645      	lsls	r5, r0, #25
 800ca7a:	d5fb      	bpl.n	800ca74 <_printf_i+0xb8>
 800ca7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ca80:	2d00      	cmp	r5, #0
 800ca82:	da03      	bge.n	800ca8c <_printf_i+0xd0>
 800ca84:	232d      	movs	r3, #45	@ 0x2d
 800ca86:	426d      	negs	r5, r5
 800ca88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca8c:	4858      	ldr	r0, [pc, #352]	@ (800cbf0 <_printf_i+0x234>)
 800ca8e:	230a      	movs	r3, #10
 800ca90:	e011      	b.n	800cab6 <_printf_i+0xfa>
 800ca92:	6821      	ldr	r1, [r4, #0]
 800ca94:	6833      	ldr	r3, [r6, #0]
 800ca96:	0608      	lsls	r0, r1, #24
 800ca98:	f853 5b04 	ldr.w	r5, [r3], #4
 800ca9c:	d402      	bmi.n	800caa4 <_printf_i+0xe8>
 800ca9e:	0649      	lsls	r1, r1, #25
 800caa0:	bf48      	it	mi
 800caa2:	b2ad      	uxthmi	r5, r5
 800caa4:	2f6f      	cmp	r7, #111	@ 0x6f
 800caa6:	4852      	ldr	r0, [pc, #328]	@ (800cbf0 <_printf_i+0x234>)
 800caa8:	6033      	str	r3, [r6, #0]
 800caaa:	bf14      	ite	ne
 800caac:	230a      	movne	r3, #10
 800caae:	2308      	moveq	r3, #8
 800cab0:	2100      	movs	r1, #0
 800cab2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cab6:	6866      	ldr	r6, [r4, #4]
 800cab8:	60a6      	str	r6, [r4, #8]
 800caba:	2e00      	cmp	r6, #0
 800cabc:	db05      	blt.n	800caca <_printf_i+0x10e>
 800cabe:	6821      	ldr	r1, [r4, #0]
 800cac0:	432e      	orrs	r6, r5
 800cac2:	f021 0104 	bic.w	r1, r1, #4
 800cac6:	6021      	str	r1, [r4, #0]
 800cac8:	d04b      	beq.n	800cb62 <_printf_i+0x1a6>
 800caca:	4616      	mov	r6, r2
 800cacc:	fbb5 f1f3 	udiv	r1, r5, r3
 800cad0:	fb03 5711 	mls	r7, r3, r1, r5
 800cad4:	5dc7      	ldrb	r7, [r0, r7]
 800cad6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cada:	462f      	mov	r7, r5
 800cadc:	42bb      	cmp	r3, r7
 800cade:	460d      	mov	r5, r1
 800cae0:	d9f4      	bls.n	800cacc <_printf_i+0x110>
 800cae2:	2b08      	cmp	r3, #8
 800cae4:	d10b      	bne.n	800cafe <_printf_i+0x142>
 800cae6:	6823      	ldr	r3, [r4, #0]
 800cae8:	07df      	lsls	r7, r3, #31
 800caea:	d508      	bpl.n	800cafe <_printf_i+0x142>
 800caec:	6923      	ldr	r3, [r4, #16]
 800caee:	6861      	ldr	r1, [r4, #4]
 800caf0:	4299      	cmp	r1, r3
 800caf2:	bfde      	ittt	le
 800caf4:	2330      	movle	r3, #48	@ 0x30
 800caf6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cafa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cafe:	1b92      	subs	r2, r2, r6
 800cb00:	6122      	str	r2, [r4, #16]
 800cb02:	f8cd a000 	str.w	sl, [sp]
 800cb06:	464b      	mov	r3, r9
 800cb08:	aa03      	add	r2, sp, #12
 800cb0a:	4621      	mov	r1, r4
 800cb0c:	4640      	mov	r0, r8
 800cb0e:	f7ff fee7 	bl	800c8e0 <_printf_common>
 800cb12:	3001      	adds	r0, #1
 800cb14:	d14a      	bne.n	800cbac <_printf_i+0x1f0>
 800cb16:	f04f 30ff 	mov.w	r0, #4294967295
 800cb1a:	b004      	add	sp, #16
 800cb1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb20:	6823      	ldr	r3, [r4, #0]
 800cb22:	f043 0320 	orr.w	r3, r3, #32
 800cb26:	6023      	str	r3, [r4, #0]
 800cb28:	4832      	ldr	r0, [pc, #200]	@ (800cbf4 <_printf_i+0x238>)
 800cb2a:	2778      	movs	r7, #120	@ 0x78
 800cb2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cb30:	6823      	ldr	r3, [r4, #0]
 800cb32:	6831      	ldr	r1, [r6, #0]
 800cb34:	061f      	lsls	r7, r3, #24
 800cb36:	f851 5b04 	ldr.w	r5, [r1], #4
 800cb3a:	d402      	bmi.n	800cb42 <_printf_i+0x186>
 800cb3c:	065f      	lsls	r7, r3, #25
 800cb3e:	bf48      	it	mi
 800cb40:	b2ad      	uxthmi	r5, r5
 800cb42:	6031      	str	r1, [r6, #0]
 800cb44:	07d9      	lsls	r1, r3, #31
 800cb46:	bf44      	itt	mi
 800cb48:	f043 0320 	orrmi.w	r3, r3, #32
 800cb4c:	6023      	strmi	r3, [r4, #0]
 800cb4e:	b11d      	cbz	r5, 800cb58 <_printf_i+0x19c>
 800cb50:	2310      	movs	r3, #16
 800cb52:	e7ad      	b.n	800cab0 <_printf_i+0xf4>
 800cb54:	4826      	ldr	r0, [pc, #152]	@ (800cbf0 <_printf_i+0x234>)
 800cb56:	e7e9      	b.n	800cb2c <_printf_i+0x170>
 800cb58:	6823      	ldr	r3, [r4, #0]
 800cb5a:	f023 0320 	bic.w	r3, r3, #32
 800cb5e:	6023      	str	r3, [r4, #0]
 800cb60:	e7f6      	b.n	800cb50 <_printf_i+0x194>
 800cb62:	4616      	mov	r6, r2
 800cb64:	e7bd      	b.n	800cae2 <_printf_i+0x126>
 800cb66:	6833      	ldr	r3, [r6, #0]
 800cb68:	6825      	ldr	r5, [r4, #0]
 800cb6a:	6961      	ldr	r1, [r4, #20]
 800cb6c:	1d18      	adds	r0, r3, #4
 800cb6e:	6030      	str	r0, [r6, #0]
 800cb70:	062e      	lsls	r6, r5, #24
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	d501      	bpl.n	800cb7a <_printf_i+0x1be>
 800cb76:	6019      	str	r1, [r3, #0]
 800cb78:	e002      	b.n	800cb80 <_printf_i+0x1c4>
 800cb7a:	0668      	lsls	r0, r5, #25
 800cb7c:	d5fb      	bpl.n	800cb76 <_printf_i+0x1ba>
 800cb7e:	8019      	strh	r1, [r3, #0]
 800cb80:	2300      	movs	r3, #0
 800cb82:	6123      	str	r3, [r4, #16]
 800cb84:	4616      	mov	r6, r2
 800cb86:	e7bc      	b.n	800cb02 <_printf_i+0x146>
 800cb88:	6833      	ldr	r3, [r6, #0]
 800cb8a:	1d1a      	adds	r2, r3, #4
 800cb8c:	6032      	str	r2, [r6, #0]
 800cb8e:	681e      	ldr	r6, [r3, #0]
 800cb90:	6862      	ldr	r2, [r4, #4]
 800cb92:	2100      	movs	r1, #0
 800cb94:	4630      	mov	r0, r6
 800cb96:	f7f3 faf3 	bl	8000180 <memchr>
 800cb9a:	b108      	cbz	r0, 800cba0 <_printf_i+0x1e4>
 800cb9c:	1b80      	subs	r0, r0, r6
 800cb9e:	6060      	str	r0, [r4, #4]
 800cba0:	6863      	ldr	r3, [r4, #4]
 800cba2:	6123      	str	r3, [r4, #16]
 800cba4:	2300      	movs	r3, #0
 800cba6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cbaa:	e7aa      	b.n	800cb02 <_printf_i+0x146>
 800cbac:	6923      	ldr	r3, [r4, #16]
 800cbae:	4632      	mov	r2, r6
 800cbb0:	4649      	mov	r1, r9
 800cbb2:	4640      	mov	r0, r8
 800cbb4:	47d0      	blx	sl
 800cbb6:	3001      	adds	r0, #1
 800cbb8:	d0ad      	beq.n	800cb16 <_printf_i+0x15a>
 800cbba:	6823      	ldr	r3, [r4, #0]
 800cbbc:	079b      	lsls	r3, r3, #30
 800cbbe:	d413      	bmi.n	800cbe8 <_printf_i+0x22c>
 800cbc0:	68e0      	ldr	r0, [r4, #12]
 800cbc2:	9b03      	ldr	r3, [sp, #12]
 800cbc4:	4298      	cmp	r0, r3
 800cbc6:	bfb8      	it	lt
 800cbc8:	4618      	movlt	r0, r3
 800cbca:	e7a6      	b.n	800cb1a <_printf_i+0x15e>
 800cbcc:	2301      	movs	r3, #1
 800cbce:	4632      	mov	r2, r6
 800cbd0:	4649      	mov	r1, r9
 800cbd2:	4640      	mov	r0, r8
 800cbd4:	47d0      	blx	sl
 800cbd6:	3001      	adds	r0, #1
 800cbd8:	d09d      	beq.n	800cb16 <_printf_i+0x15a>
 800cbda:	3501      	adds	r5, #1
 800cbdc:	68e3      	ldr	r3, [r4, #12]
 800cbde:	9903      	ldr	r1, [sp, #12]
 800cbe0:	1a5b      	subs	r3, r3, r1
 800cbe2:	42ab      	cmp	r3, r5
 800cbe4:	dcf2      	bgt.n	800cbcc <_printf_i+0x210>
 800cbe6:	e7eb      	b.n	800cbc0 <_printf_i+0x204>
 800cbe8:	2500      	movs	r5, #0
 800cbea:	f104 0619 	add.w	r6, r4, #25
 800cbee:	e7f5      	b.n	800cbdc <_printf_i+0x220>
 800cbf0:	0801c276 	.word	0x0801c276
 800cbf4:	0801c287 	.word	0x0801c287

0800cbf8 <std>:
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	b510      	push	{r4, lr}
 800cbfc:	4604      	mov	r4, r0
 800cbfe:	e9c0 3300 	strd	r3, r3, [r0]
 800cc02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc06:	6083      	str	r3, [r0, #8]
 800cc08:	8181      	strh	r1, [r0, #12]
 800cc0a:	6643      	str	r3, [r0, #100]	@ 0x64
 800cc0c:	81c2      	strh	r2, [r0, #14]
 800cc0e:	6183      	str	r3, [r0, #24]
 800cc10:	4619      	mov	r1, r3
 800cc12:	2208      	movs	r2, #8
 800cc14:	305c      	adds	r0, #92	@ 0x5c
 800cc16:	f000 fa1b 	bl	800d050 <memset>
 800cc1a:	4b0d      	ldr	r3, [pc, #52]	@ (800cc50 <std+0x58>)
 800cc1c:	6263      	str	r3, [r4, #36]	@ 0x24
 800cc1e:	4b0d      	ldr	r3, [pc, #52]	@ (800cc54 <std+0x5c>)
 800cc20:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cc22:	4b0d      	ldr	r3, [pc, #52]	@ (800cc58 <std+0x60>)
 800cc24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cc26:	4b0d      	ldr	r3, [pc, #52]	@ (800cc5c <std+0x64>)
 800cc28:	6323      	str	r3, [r4, #48]	@ 0x30
 800cc2a:	4b0d      	ldr	r3, [pc, #52]	@ (800cc60 <std+0x68>)
 800cc2c:	6224      	str	r4, [r4, #32]
 800cc2e:	429c      	cmp	r4, r3
 800cc30:	d006      	beq.n	800cc40 <std+0x48>
 800cc32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cc36:	4294      	cmp	r4, r2
 800cc38:	d002      	beq.n	800cc40 <std+0x48>
 800cc3a:	33d0      	adds	r3, #208	@ 0xd0
 800cc3c:	429c      	cmp	r4, r3
 800cc3e:	d105      	bne.n	800cc4c <std+0x54>
 800cc40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cc44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc48:	f000 ba90 	b.w	800d16c <__retarget_lock_init_recursive>
 800cc4c:	bd10      	pop	{r4, pc}
 800cc4e:	bf00      	nop
 800cc50:	0800cea1 	.word	0x0800cea1
 800cc54:	0800cec3 	.word	0x0800cec3
 800cc58:	0800cefb 	.word	0x0800cefb
 800cc5c:	0800cf1f 	.word	0x0800cf1f
 800cc60:	20000478 	.word	0x20000478

0800cc64 <stdio_exit_handler>:
 800cc64:	4a02      	ldr	r2, [pc, #8]	@ (800cc70 <stdio_exit_handler+0xc>)
 800cc66:	4903      	ldr	r1, [pc, #12]	@ (800cc74 <stdio_exit_handler+0x10>)
 800cc68:	4803      	ldr	r0, [pc, #12]	@ (800cc78 <stdio_exit_handler+0x14>)
 800cc6a:	f000 b869 	b.w	800cd40 <_fwalk_sglue>
 800cc6e:	bf00      	nop
 800cc70:	20000018 	.word	0x20000018
 800cc74:	0800ed71 	.word	0x0800ed71
 800cc78:	20000028 	.word	0x20000028

0800cc7c <cleanup_stdio>:
 800cc7c:	6841      	ldr	r1, [r0, #4]
 800cc7e:	4b0c      	ldr	r3, [pc, #48]	@ (800ccb0 <cleanup_stdio+0x34>)
 800cc80:	4299      	cmp	r1, r3
 800cc82:	b510      	push	{r4, lr}
 800cc84:	4604      	mov	r4, r0
 800cc86:	d001      	beq.n	800cc8c <cleanup_stdio+0x10>
 800cc88:	f002 f872 	bl	800ed70 <_fflush_r>
 800cc8c:	68a1      	ldr	r1, [r4, #8]
 800cc8e:	4b09      	ldr	r3, [pc, #36]	@ (800ccb4 <cleanup_stdio+0x38>)
 800cc90:	4299      	cmp	r1, r3
 800cc92:	d002      	beq.n	800cc9a <cleanup_stdio+0x1e>
 800cc94:	4620      	mov	r0, r4
 800cc96:	f002 f86b 	bl	800ed70 <_fflush_r>
 800cc9a:	68e1      	ldr	r1, [r4, #12]
 800cc9c:	4b06      	ldr	r3, [pc, #24]	@ (800ccb8 <cleanup_stdio+0x3c>)
 800cc9e:	4299      	cmp	r1, r3
 800cca0:	d004      	beq.n	800ccac <cleanup_stdio+0x30>
 800cca2:	4620      	mov	r0, r4
 800cca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cca8:	f002 b862 	b.w	800ed70 <_fflush_r>
 800ccac:	bd10      	pop	{r4, pc}
 800ccae:	bf00      	nop
 800ccb0:	20000478 	.word	0x20000478
 800ccb4:	200004e0 	.word	0x200004e0
 800ccb8:	20000548 	.word	0x20000548

0800ccbc <global_stdio_init.part.0>:
 800ccbc:	b510      	push	{r4, lr}
 800ccbe:	4b0b      	ldr	r3, [pc, #44]	@ (800ccec <global_stdio_init.part.0+0x30>)
 800ccc0:	4c0b      	ldr	r4, [pc, #44]	@ (800ccf0 <global_stdio_init.part.0+0x34>)
 800ccc2:	4a0c      	ldr	r2, [pc, #48]	@ (800ccf4 <global_stdio_init.part.0+0x38>)
 800ccc4:	601a      	str	r2, [r3, #0]
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	2200      	movs	r2, #0
 800ccca:	2104      	movs	r1, #4
 800cccc:	f7ff ff94 	bl	800cbf8 <std>
 800ccd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ccd4:	2201      	movs	r2, #1
 800ccd6:	2109      	movs	r1, #9
 800ccd8:	f7ff ff8e 	bl	800cbf8 <std>
 800ccdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cce0:	2202      	movs	r2, #2
 800cce2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cce6:	2112      	movs	r1, #18
 800cce8:	f7ff bf86 	b.w	800cbf8 <std>
 800ccec:	200005b0 	.word	0x200005b0
 800ccf0:	20000478 	.word	0x20000478
 800ccf4:	0800cc65 	.word	0x0800cc65

0800ccf8 <__sfp_lock_acquire>:
 800ccf8:	4801      	ldr	r0, [pc, #4]	@ (800cd00 <__sfp_lock_acquire+0x8>)
 800ccfa:	f000 ba38 	b.w	800d16e <__retarget_lock_acquire_recursive>
 800ccfe:	bf00      	nop
 800cd00:	200005b9 	.word	0x200005b9

0800cd04 <__sfp_lock_release>:
 800cd04:	4801      	ldr	r0, [pc, #4]	@ (800cd0c <__sfp_lock_release+0x8>)
 800cd06:	f000 ba33 	b.w	800d170 <__retarget_lock_release_recursive>
 800cd0a:	bf00      	nop
 800cd0c:	200005b9 	.word	0x200005b9

0800cd10 <__sinit>:
 800cd10:	b510      	push	{r4, lr}
 800cd12:	4604      	mov	r4, r0
 800cd14:	f7ff fff0 	bl	800ccf8 <__sfp_lock_acquire>
 800cd18:	6a23      	ldr	r3, [r4, #32]
 800cd1a:	b11b      	cbz	r3, 800cd24 <__sinit+0x14>
 800cd1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd20:	f7ff bff0 	b.w	800cd04 <__sfp_lock_release>
 800cd24:	4b04      	ldr	r3, [pc, #16]	@ (800cd38 <__sinit+0x28>)
 800cd26:	6223      	str	r3, [r4, #32]
 800cd28:	4b04      	ldr	r3, [pc, #16]	@ (800cd3c <__sinit+0x2c>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d1f5      	bne.n	800cd1c <__sinit+0xc>
 800cd30:	f7ff ffc4 	bl	800ccbc <global_stdio_init.part.0>
 800cd34:	e7f2      	b.n	800cd1c <__sinit+0xc>
 800cd36:	bf00      	nop
 800cd38:	0800cc7d 	.word	0x0800cc7d
 800cd3c:	200005b0 	.word	0x200005b0

0800cd40 <_fwalk_sglue>:
 800cd40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd44:	4607      	mov	r7, r0
 800cd46:	4688      	mov	r8, r1
 800cd48:	4614      	mov	r4, r2
 800cd4a:	2600      	movs	r6, #0
 800cd4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cd50:	f1b9 0901 	subs.w	r9, r9, #1
 800cd54:	d505      	bpl.n	800cd62 <_fwalk_sglue+0x22>
 800cd56:	6824      	ldr	r4, [r4, #0]
 800cd58:	2c00      	cmp	r4, #0
 800cd5a:	d1f7      	bne.n	800cd4c <_fwalk_sglue+0xc>
 800cd5c:	4630      	mov	r0, r6
 800cd5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd62:	89ab      	ldrh	r3, [r5, #12]
 800cd64:	2b01      	cmp	r3, #1
 800cd66:	d907      	bls.n	800cd78 <_fwalk_sglue+0x38>
 800cd68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cd6c:	3301      	adds	r3, #1
 800cd6e:	d003      	beq.n	800cd78 <_fwalk_sglue+0x38>
 800cd70:	4629      	mov	r1, r5
 800cd72:	4638      	mov	r0, r7
 800cd74:	47c0      	blx	r8
 800cd76:	4306      	orrs	r6, r0
 800cd78:	3568      	adds	r5, #104	@ 0x68
 800cd7a:	e7e9      	b.n	800cd50 <_fwalk_sglue+0x10>

0800cd7c <iprintf>:
 800cd7c:	b40f      	push	{r0, r1, r2, r3}
 800cd7e:	b507      	push	{r0, r1, r2, lr}
 800cd80:	4906      	ldr	r1, [pc, #24]	@ (800cd9c <iprintf+0x20>)
 800cd82:	ab04      	add	r3, sp, #16
 800cd84:	6808      	ldr	r0, [r1, #0]
 800cd86:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd8a:	6881      	ldr	r1, [r0, #8]
 800cd8c:	9301      	str	r3, [sp, #4]
 800cd8e:	f001 fe53 	bl	800ea38 <_vfiprintf_r>
 800cd92:	b003      	add	sp, #12
 800cd94:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd98:	b004      	add	sp, #16
 800cd9a:	4770      	bx	lr
 800cd9c:	20000024 	.word	0x20000024

0800cda0 <_puts_r>:
 800cda0:	6a03      	ldr	r3, [r0, #32]
 800cda2:	b570      	push	{r4, r5, r6, lr}
 800cda4:	6884      	ldr	r4, [r0, #8]
 800cda6:	4605      	mov	r5, r0
 800cda8:	460e      	mov	r6, r1
 800cdaa:	b90b      	cbnz	r3, 800cdb0 <_puts_r+0x10>
 800cdac:	f7ff ffb0 	bl	800cd10 <__sinit>
 800cdb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cdb2:	07db      	lsls	r3, r3, #31
 800cdb4:	d405      	bmi.n	800cdc2 <_puts_r+0x22>
 800cdb6:	89a3      	ldrh	r3, [r4, #12]
 800cdb8:	0598      	lsls	r0, r3, #22
 800cdba:	d402      	bmi.n	800cdc2 <_puts_r+0x22>
 800cdbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cdbe:	f000 f9d6 	bl	800d16e <__retarget_lock_acquire_recursive>
 800cdc2:	89a3      	ldrh	r3, [r4, #12]
 800cdc4:	0719      	lsls	r1, r3, #28
 800cdc6:	d502      	bpl.n	800cdce <_puts_r+0x2e>
 800cdc8:	6923      	ldr	r3, [r4, #16]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d135      	bne.n	800ce3a <_puts_r+0x9a>
 800cdce:	4621      	mov	r1, r4
 800cdd0:	4628      	mov	r0, r5
 800cdd2:	f000 f8e7 	bl	800cfa4 <__swsetup_r>
 800cdd6:	b380      	cbz	r0, 800ce3a <_puts_r+0x9a>
 800cdd8:	f04f 35ff 	mov.w	r5, #4294967295
 800cddc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cdde:	07da      	lsls	r2, r3, #31
 800cde0:	d405      	bmi.n	800cdee <_puts_r+0x4e>
 800cde2:	89a3      	ldrh	r3, [r4, #12]
 800cde4:	059b      	lsls	r3, r3, #22
 800cde6:	d402      	bmi.n	800cdee <_puts_r+0x4e>
 800cde8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cdea:	f000 f9c1 	bl	800d170 <__retarget_lock_release_recursive>
 800cdee:	4628      	mov	r0, r5
 800cdf0:	bd70      	pop	{r4, r5, r6, pc}
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	da04      	bge.n	800ce00 <_puts_r+0x60>
 800cdf6:	69a2      	ldr	r2, [r4, #24]
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	dc17      	bgt.n	800ce2c <_puts_r+0x8c>
 800cdfc:	290a      	cmp	r1, #10
 800cdfe:	d015      	beq.n	800ce2c <_puts_r+0x8c>
 800ce00:	6823      	ldr	r3, [r4, #0]
 800ce02:	1c5a      	adds	r2, r3, #1
 800ce04:	6022      	str	r2, [r4, #0]
 800ce06:	7019      	strb	r1, [r3, #0]
 800ce08:	68a3      	ldr	r3, [r4, #8]
 800ce0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ce0e:	3b01      	subs	r3, #1
 800ce10:	60a3      	str	r3, [r4, #8]
 800ce12:	2900      	cmp	r1, #0
 800ce14:	d1ed      	bne.n	800cdf2 <_puts_r+0x52>
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	da11      	bge.n	800ce3e <_puts_r+0x9e>
 800ce1a:	4622      	mov	r2, r4
 800ce1c:	210a      	movs	r1, #10
 800ce1e:	4628      	mov	r0, r5
 800ce20:	f000 f881 	bl	800cf26 <__swbuf_r>
 800ce24:	3001      	adds	r0, #1
 800ce26:	d0d7      	beq.n	800cdd8 <_puts_r+0x38>
 800ce28:	250a      	movs	r5, #10
 800ce2a:	e7d7      	b.n	800cddc <_puts_r+0x3c>
 800ce2c:	4622      	mov	r2, r4
 800ce2e:	4628      	mov	r0, r5
 800ce30:	f000 f879 	bl	800cf26 <__swbuf_r>
 800ce34:	3001      	adds	r0, #1
 800ce36:	d1e7      	bne.n	800ce08 <_puts_r+0x68>
 800ce38:	e7ce      	b.n	800cdd8 <_puts_r+0x38>
 800ce3a:	3e01      	subs	r6, #1
 800ce3c:	e7e4      	b.n	800ce08 <_puts_r+0x68>
 800ce3e:	6823      	ldr	r3, [r4, #0]
 800ce40:	1c5a      	adds	r2, r3, #1
 800ce42:	6022      	str	r2, [r4, #0]
 800ce44:	220a      	movs	r2, #10
 800ce46:	701a      	strb	r2, [r3, #0]
 800ce48:	e7ee      	b.n	800ce28 <_puts_r+0x88>
	...

0800ce4c <puts>:
 800ce4c:	4b02      	ldr	r3, [pc, #8]	@ (800ce58 <puts+0xc>)
 800ce4e:	4601      	mov	r1, r0
 800ce50:	6818      	ldr	r0, [r3, #0]
 800ce52:	f7ff bfa5 	b.w	800cda0 <_puts_r>
 800ce56:	bf00      	nop
 800ce58:	20000024 	.word	0x20000024

0800ce5c <siprintf>:
 800ce5c:	b40e      	push	{r1, r2, r3}
 800ce5e:	b510      	push	{r4, lr}
 800ce60:	b09d      	sub	sp, #116	@ 0x74
 800ce62:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ce64:	9002      	str	r0, [sp, #8]
 800ce66:	9006      	str	r0, [sp, #24]
 800ce68:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ce6c:	480a      	ldr	r0, [pc, #40]	@ (800ce98 <siprintf+0x3c>)
 800ce6e:	9107      	str	r1, [sp, #28]
 800ce70:	9104      	str	r1, [sp, #16]
 800ce72:	490a      	ldr	r1, [pc, #40]	@ (800ce9c <siprintf+0x40>)
 800ce74:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce78:	9105      	str	r1, [sp, #20]
 800ce7a:	2400      	movs	r4, #0
 800ce7c:	a902      	add	r1, sp, #8
 800ce7e:	6800      	ldr	r0, [r0, #0]
 800ce80:	9301      	str	r3, [sp, #4]
 800ce82:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ce84:	f001 fcb2 	bl	800e7ec <_svfiprintf_r>
 800ce88:	9b02      	ldr	r3, [sp, #8]
 800ce8a:	701c      	strb	r4, [r3, #0]
 800ce8c:	b01d      	add	sp, #116	@ 0x74
 800ce8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce92:	b003      	add	sp, #12
 800ce94:	4770      	bx	lr
 800ce96:	bf00      	nop
 800ce98:	20000024 	.word	0x20000024
 800ce9c:	ffff0208 	.word	0xffff0208

0800cea0 <__sread>:
 800cea0:	b510      	push	{r4, lr}
 800cea2:	460c      	mov	r4, r1
 800cea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cea8:	f000 f912 	bl	800d0d0 <_read_r>
 800ceac:	2800      	cmp	r0, #0
 800ceae:	bfab      	itete	ge
 800ceb0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ceb2:	89a3      	ldrhlt	r3, [r4, #12]
 800ceb4:	181b      	addge	r3, r3, r0
 800ceb6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ceba:	bfac      	ite	ge
 800cebc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cebe:	81a3      	strhlt	r3, [r4, #12]
 800cec0:	bd10      	pop	{r4, pc}

0800cec2 <__swrite>:
 800cec2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cec6:	461f      	mov	r7, r3
 800cec8:	898b      	ldrh	r3, [r1, #12]
 800ceca:	05db      	lsls	r3, r3, #23
 800cecc:	4605      	mov	r5, r0
 800cece:	460c      	mov	r4, r1
 800ced0:	4616      	mov	r6, r2
 800ced2:	d505      	bpl.n	800cee0 <__swrite+0x1e>
 800ced4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ced8:	2302      	movs	r3, #2
 800ceda:	2200      	movs	r2, #0
 800cedc:	f000 f8e6 	bl	800d0ac <_lseek_r>
 800cee0:	89a3      	ldrh	r3, [r4, #12]
 800cee2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cee6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ceea:	81a3      	strh	r3, [r4, #12]
 800ceec:	4632      	mov	r2, r6
 800ceee:	463b      	mov	r3, r7
 800cef0:	4628      	mov	r0, r5
 800cef2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cef6:	f000 b8fd 	b.w	800d0f4 <_write_r>

0800cefa <__sseek>:
 800cefa:	b510      	push	{r4, lr}
 800cefc:	460c      	mov	r4, r1
 800cefe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf02:	f000 f8d3 	bl	800d0ac <_lseek_r>
 800cf06:	1c43      	adds	r3, r0, #1
 800cf08:	89a3      	ldrh	r3, [r4, #12]
 800cf0a:	bf15      	itete	ne
 800cf0c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cf0e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cf12:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cf16:	81a3      	strheq	r3, [r4, #12]
 800cf18:	bf18      	it	ne
 800cf1a:	81a3      	strhne	r3, [r4, #12]
 800cf1c:	bd10      	pop	{r4, pc}

0800cf1e <__sclose>:
 800cf1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf22:	f000 b8b3 	b.w	800d08c <_close_r>

0800cf26 <__swbuf_r>:
 800cf26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf28:	460e      	mov	r6, r1
 800cf2a:	4614      	mov	r4, r2
 800cf2c:	4605      	mov	r5, r0
 800cf2e:	b118      	cbz	r0, 800cf38 <__swbuf_r+0x12>
 800cf30:	6a03      	ldr	r3, [r0, #32]
 800cf32:	b90b      	cbnz	r3, 800cf38 <__swbuf_r+0x12>
 800cf34:	f7ff feec 	bl	800cd10 <__sinit>
 800cf38:	69a3      	ldr	r3, [r4, #24]
 800cf3a:	60a3      	str	r3, [r4, #8]
 800cf3c:	89a3      	ldrh	r3, [r4, #12]
 800cf3e:	071a      	lsls	r2, r3, #28
 800cf40:	d501      	bpl.n	800cf46 <__swbuf_r+0x20>
 800cf42:	6923      	ldr	r3, [r4, #16]
 800cf44:	b943      	cbnz	r3, 800cf58 <__swbuf_r+0x32>
 800cf46:	4621      	mov	r1, r4
 800cf48:	4628      	mov	r0, r5
 800cf4a:	f000 f82b 	bl	800cfa4 <__swsetup_r>
 800cf4e:	b118      	cbz	r0, 800cf58 <__swbuf_r+0x32>
 800cf50:	f04f 37ff 	mov.w	r7, #4294967295
 800cf54:	4638      	mov	r0, r7
 800cf56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf58:	6823      	ldr	r3, [r4, #0]
 800cf5a:	6922      	ldr	r2, [r4, #16]
 800cf5c:	1a98      	subs	r0, r3, r2
 800cf5e:	6963      	ldr	r3, [r4, #20]
 800cf60:	b2f6      	uxtb	r6, r6
 800cf62:	4283      	cmp	r3, r0
 800cf64:	4637      	mov	r7, r6
 800cf66:	dc05      	bgt.n	800cf74 <__swbuf_r+0x4e>
 800cf68:	4621      	mov	r1, r4
 800cf6a:	4628      	mov	r0, r5
 800cf6c:	f001 ff00 	bl	800ed70 <_fflush_r>
 800cf70:	2800      	cmp	r0, #0
 800cf72:	d1ed      	bne.n	800cf50 <__swbuf_r+0x2a>
 800cf74:	68a3      	ldr	r3, [r4, #8]
 800cf76:	3b01      	subs	r3, #1
 800cf78:	60a3      	str	r3, [r4, #8]
 800cf7a:	6823      	ldr	r3, [r4, #0]
 800cf7c:	1c5a      	adds	r2, r3, #1
 800cf7e:	6022      	str	r2, [r4, #0]
 800cf80:	701e      	strb	r6, [r3, #0]
 800cf82:	6962      	ldr	r2, [r4, #20]
 800cf84:	1c43      	adds	r3, r0, #1
 800cf86:	429a      	cmp	r2, r3
 800cf88:	d004      	beq.n	800cf94 <__swbuf_r+0x6e>
 800cf8a:	89a3      	ldrh	r3, [r4, #12]
 800cf8c:	07db      	lsls	r3, r3, #31
 800cf8e:	d5e1      	bpl.n	800cf54 <__swbuf_r+0x2e>
 800cf90:	2e0a      	cmp	r6, #10
 800cf92:	d1df      	bne.n	800cf54 <__swbuf_r+0x2e>
 800cf94:	4621      	mov	r1, r4
 800cf96:	4628      	mov	r0, r5
 800cf98:	f001 feea 	bl	800ed70 <_fflush_r>
 800cf9c:	2800      	cmp	r0, #0
 800cf9e:	d0d9      	beq.n	800cf54 <__swbuf_r+0x2e>
 800cfa0:	e7d6      	b.n	800cf50 <__swbuf_r+0x2a>
	...

0800cfa4 <__swsetup_r>:
 800cfa4:	b538      	push	{r3, r4, r5, lr}
 800cfa6:	4b29      	ldr	r3, [pc, #164]	@ (800d04c <__swsetup_r+0xa8>)
 800cfa8:	4605      	mov	r5, r0
 800cfaa:	6818      	ldr	r0, [r3, #0]
 800cfac:	460c      	mov	r4, r1
 800cfae:	b118      	cbz	r0, 800cfb8 <__swsetup_r+0x14>
 800cfb0:	6a03      	ldr	r3, [r0, #32]
 800cfb2:	b90b      	cbnz	r3, 800cfb8 <__swsetup_r+0x14>
 800cfb4:	f7ff feac 	bl	800cd10 <__sinit>
 800cfb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfbc:	0719      	lsls	r1, r3, #28
 800cfbe:	d422      	bmi.n	800d006 <__swsetup_r+0x62>
 800cfc0:	06da      	lsls	r2, r3, #27
 800cfc2:	d407      	bmi.n	800cfd4 <__swsetup_r+0x30>
 800cfc4:	2209      	movs	r2, #9
 800cfc6:	602a      	str	r2, [r5, #0]
 800cfc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfcc:	81a3      	strh	r3, [r4, #12]
 800cfce:	f04f 30ff 	mov.w	r0, #4294967295
 800cfd2:	e033      	b.n	800d03c <__swsetup_r+0x98>
 800cfd4:	0758      	lsls	r0, r3, #29
 800cfd6:	d512      	bpl.n	800cffe <__swsetup_r+0x5a>
 800cfd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cfda:	b141      	cbz	r1, 800cfee <__swsetup_r+0x4a>
 800cfdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cfe0:	4299      	cmp	r1, r3
 800cfe2:	d002      	beq.n	800cfea <__swsetup_r+0x46>
 800cfe4:	4628      	mov	r0, r5
 800cfe6:	f000 ff2b 	bl	800de40 <_free_r>
 800cfea:	2300      	movs	r3, #0
 800cfec:	6363      	str	r3, [r4, #52]	@ 0x34
 800cfee:	89a3      	ldrh	r3, [r4, #12]
 800cff0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cff4:	81a3      	strh	r3, [r4, #12]
 800cff6:	2300      	movs	r3, #0
 800cff8:	6063      	str	r3, [r4, #4]
 800cffa:	6923      	ldr	r3, [r4, #16]
 800cffc:	6023      	str	r3, [r4, #0]
 800cffe:	89a3      	ldrh	r3, [r4, #12]
 800d000:	f043 0308 	orr.w	r3, r3, #8
 800d004:	81a3      	strh	r3, [r4, #12]
 800d006:	6923      	ldr	r3, [r4, #16]
 800d008:	b94b      	cbnz	r3, 800d01e <__swsetup_r+0x7a>
 800d00a:	89a3      	ldrh	r3, [r4, #12]
 800d00c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d014:	d003      	beq.n	800d01e <__swsetup_r+0x7a>
 800d016:	4621      	mov	r1, r4
 800d018:	4628      	mov	r0, r5
 800d01a:	f001 fef7 	bl	800ee0c <__smakebuf_r>
 800d01e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d022:	f013 0201 	ands.w	r2, r3, #1
 800d026:	d00a      	beq.n	800d03e <__swsetup_r+0x9a>
 800d028:	2200      	movs	r2, #0
 800d02a:	60a2      	str	r2, [r4, #8]
 800d02c:	6962      	ldr	r2, [r4, #20]
 800d02e:	4252      	negs	r2, r2
 800d030:	61a2      	str	r2, [r4, #24]
 800d032:	6922      	ldr	r2, [r4, #16]
 800d034:	b942      	cbnz	r2, 800d048 <__swsetup_r+0xa4>
 800d036:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d03a:	d1c5      	bne.n	800cfc8 <__swsetup_r+0x24>
 800d03c:	bd38      	pop	{r3, r4, r5, pc}
 800d03e:	0799      	lsls	r1, r3, #30
 800d040:	bf58      	it	pl
 800d042:	6962      	ldrpl	r2, [r4, #20]
 800d044:	60a2      	str	r2, [r4, #8]
 800d046:	e7f4      	b.n	800d032 <__swsetup_r+0x8e>
 800d048:	2000      	movs	r0, #0
 800d04a:	e7f7      	b.n	800d03c <__swsetup_r+0x98>
 800d04c:	20000024 	.word	0x20000024

0800d050 <memset>:
 800d050:	4402      	add	r2, r0
 800d052:	4603      	mov	r3, r0
 800d054:	4293      	cmp	r3, r2
 800d056:	d100      	bne.n	800d05a <memset+0xa>
 800d058:	4770      	bx	lr
 800d05a:	f803 1b01 	strb.w	r1, [r3], #1
 800d05e:	e7f9      	b.n	800d054 <memset+0x4>

0800d060 <strncmp>:
 800d060:	b510      	push	{r4, lr}
 800d062:	b16a      	cbz	r2, 800d080 <strncmp+0x20>
 800d064:	3901      	subs	r1, #1
 800d066:	1884      	adds	r4, r0, r2
 800d068:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d06c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d070:	429a      	cmp	r2, r3
 800d072:	d103      	bne.n	800d07c <strncmp+0x1c>
 800d074:	42a0      	cmp	r0, r4
 800d076:	d001      	beq.n	800d07c <strncmp+0x1c>
 800d078:	2a00      	cmp	r2, #0
 800d07a:	d1f5      	bne.n	800d068 <strncmp+0x8>
 800d07c:	1ad0      	subs	r0, r2, r3
 800d07e:	bd10      	pop	{r4, pc}
 800d080:	4610      	mov	r0, r2
 800d082:	e7fc      	b.n	800d07e <strncmp+0x1e>

0800d084 <_localeconv_r>:
 800d084:	4800      	ldr	r0, [pc, #0]	@ (800d088 <_localeconv_r+0x4>)
 800d086:	4770      	bx	lr
 800d088:	20000164 	.word	0x20000164

0800d08c <_close_r>:
 800d08c:	b538      	push	{r3, r4, r5, lr}
 800d08e:	4d06      	ldr	r5, [pc, #24]	@ (800d0a8 <_close_r+0x1c>)
 800d090:	2300      	movs	r3, #0
 800d092:	4604      	mov	r4, r0
 800d094:	4608      	mov	r0, r1
 800d096:	602b      	str	r3, [r5, #0]
 800d098:	f7f9 f985 	bl	80063a6 <_close>
 800d09c:	1c43      	adds	r3, r0, #1
 800d09e:	d102      	bne.n	800d0a6 <_close_r+0x1a>
 800d0a0:	682b      	ldr	r3, [r5, #0]
 800d0a2:	b103      	cbz	r3, 800d0a6 <_close_r+0x1a>
 800d0a4:	6023      	str	r3, [r4, #0]
 800d0a6:	bd38      	pop	{r3, r4, r5, pc}
 800d0a8:	200005b4 	.word	0x200005b4

0800d0ac <_lseek_r>:
 800d0ac:	b538      	push	{r3, r4, r5, lr}
 800d0ae:	4d07      	ldr	r5, [pc, #28]	@ (800d0cc <_lseek_r+0x20>)
 800d0b0:	4604      	mov	r4, r0
 800d0b2:	4608      	mov	r0, r1
 800d0b4:	4611      	mov	r1, r2
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	602a      	str	r2, [r5, #0]
 800d0ba:	461a      	mov	r2, r3
 800d0bc:	f7f9 f99a 	bl	80063f4 <_lseek>
 800d0c0:	1c43      	adds	r3, r0, #1
 800d0c2:	d102      	bne.n	800d0ca <_lseek_r+0x1e>
 800d0c4:	682b      	ldr	r3, [r5, #0]
 800d0c6:	b103      	cbz	r3, 800d0ca <_lseek_r+0x1e>
 800d0c8:	6023      	str	r3, [r4, #0]
 800d0ca:	bd38      	pop	{r3, r4, r5, pc}
 800d0cc:	200005b4 	.word	0x200005b4

0800d0d0 <_read_r>:
 800d0d0:	b538      	push	{r3, r4, r5, lr}
 800d0d2:	4d07      	ldr	r5, [pc, #28]	@ (800d0f0 <_read_r+0x20>)
 800d0d4:	4604      	mov	r4, r0
 800d0d6:	4608      	mov	r0, r1
 800d0d8:	4611      	mov	r1, r2
 800d0da:	2200      	movs	r2, #0
 800d0dc:	602a      	str	r2, [r5, #0]
 800d0de:	461a      	mov	r2, r3
 800d0e0:	f7f9 f944 	bl	800636c <_read>
 800d0e4:	1c43      	adds	r3, r0, #1
 800d0e6:	d102      	bne.n	800d0ee <_read_r+0x1e>
 800d0e8:	682b      	ldr	r3, [r5, #0]
 800d0ea:	b103      	cbz	r3, 800d0ee <_read_r+0x1e>
 800d0ec:	6023      	str	r3, [r4, #0]
 800d0ee:	bd38      	pop	{r3, r4, r5, pc}
 800d0f0:	200005b4 	.word	0x200005b4

0800d0f4 <_write_r>:
 800d0f4:	b538      	push	{r3, r4, r5, lr}
 800d0f6:	4d07      	ldr	r5, [pc, #28]	@ (800d114 <_write_r+0x20>)
 800d0f8:	4604      	mov	r4, r0
 800d0fa:	4608      	mov	r0, r1
 800d0fc:	4611      	mov	r1, r2
 800d0fe:	2200      	movs	r2, #0
 800d100:	602a      	str	r2, [r5, #0]
 800d102:	461a      	mov	r2, r3
 800d104:	f7f8 f9e6 	bl	80054d4 <_write>
 800d108:	1c43      	adds	r3, r0, #1
 800d10a:	d102      	bne.n	800d112 <_write_r+0x1e>
 800d10c:	682b      	ldr	r3, [r5, #0]
 800d10e:	b103      	cbz	r3, 800d112 <_write_r+0x1e>
 800d110:	6023      	str	r3, [r4, #0]
 800d112:	bd38      	pop	{r3, r4, r5, pc}
 800d114:	200005b4 	.word	0x200005b4

0800d118 <__errno>:
 800d118:	4b01      	ldr	r3, [pc, #4]	@ (800d120 <__errno+0x8>)
 800d11a:	6818      	ldr	r0, [r3, #0]
 800d11c:	4770      	bx	lr
 800d11e:	bf00      	nop
 800d120:	20000024 	.word	0x20000024

0800d124 <__libc_init_array>:
 800d124:	b570      	push	{r4, r5, r6, lr}
 800d126:	4d0d      	ldr	r5, [pc, #52]	@ (800d15c <__libc_init_array+0x38>)
 800d128:	4c0d      	ldr	r4, [pc, #52]	@ (800d160 <__libc_init_array+0x3c>)
 800d12a:	1b64      	subs	r4, r4, r5
 800d12c:	10a4      	asrs	r4, r4, #2
 800d12e:	2600      	movs	r6, #0
 800d130:	42a6      	cmp	r6, r4
 800d132:	d109      	bne.n	800d148 <__libc_init_array+0x24>
 800d134:	4d0b      	ldr	r5, [pc, #44]	@ (800d164 <__libc_init_array+0x40>)
 800d136:	4c0c      	ldr	r4, [pc, #48]	@ (800d168 <__libc_init_array+0x44>)
 800d138:	f002 f8fc 	bl	800f334 <_init>
 800d13c:	1b64      	subs	r4, r4, r5
 800d13e:	10a4      	asrs	r4, r4, #2
 800d140:	2600      	movs	r6, #0
 800d142:	42a6      	cmp	r6, r4
 800d144:	d105      	bne.n	800d152 <__libc_init_array+0x2e>
 800d146:	bd70      	pop	{r4, r5, r6, pc}
 800d148:	f855 3b04 	ldr.w	r3, [r5], #4
 800d14c:	4798      	blx	r3
 800d14e:	3601      	adds	r6, #1
 800d150:	e7ee      	b.n	800d130 <__libc_init_array+0xc>
 800d152:	f855 3b04 	ldr.w	r3, [r5], #4
 800d156:	4798      	blx	r3
 800d158:	3601      	adds	r6, #1
 800d15a:	e7f2      	b.n	800d142 <__libc_init_array+0x1e>
 800d15c:	0801c5e4 	.word	0x0801c5e4
 800d160:	0801c5e4 	.word	0x0801c5e4
 800d164:	0801c5e4 	.word	0x0801c5e4
 800d168:	0801c5e8 	.word	0x0801c5e8

0800d16c <__retarget_lock_init_recursive>:
 800d16c:	4770      	bx	lr

0800d16e <__retarget_lock_acquire_recursive>:
 800d16e:	4770      	bx	lr

0800d170 <__retarget_lock_release_recursive>:
 800d170:	4770      	bx	lr

0800d172 <memcpy>:
 800d172:	440a      	add	r2, r1
 800d174:	4291      	cmp	r1, r2
 800d176:	f100 33ff 	add.w	r3, r0, #4294967295
 800d17a:	d100      	bne.n	800d17e <memcpy+0xc>
 800d17c:	4770      	bx	lr
 800d17e:	b510      	push	{r4, lr}
 800d180:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d184:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d188:	4291      	cmp	r1, r2
 800d18a:	d1f9      	bne.n	800d180 <memcpy+0xe>
 800d18c:	bd10      	pop	{r4, pc}

0800d18e <quorem>:
 800d18e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d192:	6903      	ldr	r3, [r0, #16]
 800d194:	690c      	ldr	r4, [r1, #16]
 800d196:	42a3      	cmp	r3, r4
 800d198:	4607      	mov	r7, r0
 800d19a:	db7e      	blt.n	800d29a <quorem+0x10c>
 800d19c:	3c01      	subs	r4, #1
 800d19e:	f101 0814 	add.w	r8, r1, #20
 800d1a2:	00a3      	lsls	r3, r4, #2
 800d1a4:	f100 0514 	add.w	r5, r0, #20
 800d1a8:	9300      	str	r3, [sp, #0]
 800d1aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d1ae:	9301      	str	r3, [sp, #4]
 800d1b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d1b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1b8:	3301      	adds	r3, #1
 800d1ba:	429a      	cmp	r2, r3
 800d1bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d1c0:	fbb2 f6f3 	udiv	r6, r2, r3
 800d1c4:	d32e      	bcc.n	800d224 <quorem+0x96>
 800d1c6:	f04f 0a00 	mov.w	sl, #0
 800d1ca:	46c4      	mov	ip, r8
 800d1cc:	46ae      	mov	lr, r5
 800d1ce:	46d3      	mov	fp, sl
 800d1d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d1d4:	b298      	uxth	r0, r3
 800d1d6:	fb06 a000 	mla	r0, r6, r0, sl
 800d1da:	0c02      	lsrs	r2, r0, #16
 800d1dc:	0c1b      	lsrs	r3, r3, #16
 800d1de:	fb06 2303 	mla	r3, r6, r3, r2
 800d1e2:	f8de 2000 	ldr.w	r2, [lr]
 800d1e6:	b280      	uxth	r0, r0
 800d1e8:	b292      	uxth	r2, r2
 800d1ea:	1a12      	subs	r2, r2, r0
 800d1ec:	445a      	add	r2, fp
 800d1ee:	f8de 0000 	ldr.w	r0, [lr]
 800d1f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d1f6:	b29b      	uxth	r3, r3
 800d1f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d1fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d200:	b292      	uxth	r2, r2
 800d202:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d206:	45e1      	cmp	r9, ip
 800d208:	f84e 2b04 	str.w	r2, [lr], #4
 800d20c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d210:	d2de      	bcs.n	800d1d0 <quorem+0x42>
 800d212:	9b00      	ldr	r3, [sp, #0]
 800d214:	58eb      	ldr	r3, [r5, r3]
 800d216:	b92b      	cbnz	r3, 800d224 <quorem+0x96>
 800d218:	9b01      	ldr	r3, [sp, #4]
 800d21a:	3b04      	subs	r3, #4
 800d21c:	429d      	cmp	r5, r3
 800d21e:	461a      	mov	r2, r3
 800d220:	d32f      	bcc.n	800d282 <quorem+0xf4>
 800d222:	613c      	str	r4, [r7, #16]
 800d224:	4638      	mov	r0, r7
 800d226:	f001 f97d 	bl	800e524 <__mcmp>
 800d22a:	2800      	cmp	r0, #0
 800d22c:	db25      	blt.n	800d27a <quorem+0xec>
 800d22e:	4629      	mov	r1, r5
 800d230:	2000      	movs	r0, #0
 800d232:	f858 2b04 	ldr.w	r2, [r8], #4
 800d236:	f8d1 c000 	ldr.w	ip, [r1]
 800d23a:	fa1f fe82 	uxth.w	lr, r2
 800d23e:	fa1f f38c 	uxth.w	r3, ip
 800d242:	eba3 030e 	sub.w	r3, r3, lr
 800d246:	4403      	add	r3, r0
 800d248:	0c12      	lsrs	r2, r2, #16
 800d24a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d24e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d252:	b29b      	uxth	r3, r3
 800d254:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d258:	45c1      	cmp	r9, r8
 800d25a:	f841 3b04 	str.w	r3, [r1], #4
 800d25e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d262:	d2e6      	bcs.n	800d232 <quorem+0xa4>
 800d264:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d268:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d26c:	b922      	cbnz	r2, 800d278 <quorem+0xea>
 800d26e:	3b04      	subs	r3, #4
 800d270:	429d      	cmp	r5, r3
 800d272:	461a      	mov	r2, r3
 800d274:	d30b      	bcc.n	800d28e <quorem+0x100>
 800d276:	613c      	str	r4, [r7, #16]
 800d278:	3601      	adds	r6, #1
 800d27a:	4630      	mov	r0, r6
 800d27c:	b003      	add	sp, #12
 800d27e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d282:	6812      	ldr	r2, [r2, #0]
 800d284:	3b04      	subs	r3, #4
 800d286:	2a00      	cmp	r2, #0
 800d288:	d1cb      	bne.n	800d222 <quorem+0x94>
 800d28a:	3c01      	subs	r4, #1
 800d28c:	e7c6      	b.n	800d21c <quorem+0x8e>
 800d28e:	6812      	ldr	r2, [r2, #0]
 800d290:	3b04      	subs	r3, #4
 800d292:	2a00      	cmp	r2, #0
 800d294:	d1ef      	bne.n	800d276 <quorem+0xe8>
 800d296:	3c01      	subs	r4, #1
 800d298:	e7ea      	b.n	800d270 <quorem+0xe2>
 800d29a:	2000      	movs	r0, #0
 800d29c:	e7ee      	b.n	800d27c <quorem+0xee>
	...

0800d2a0 <_dtoa_r>:
 800d2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2a4:	69c7      	ldr	r7, [r0, #28]
 800d2a6:	b097      	sub	sp, #92	@ 0x5c
 800d2a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d2ac:	ec55 4b10 	vmov	r4, r5, d0
 800d2b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d2b2:	9107      	str	r1, [sp, #28]
 800d2b4:	4681      	mov	r9, r0
 800d2b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d2b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800d2ba:	b97f      	cbnz	r7, 800d2dc <_dtoa_r+0x3c>
 800d2bc:	2010      	movs	r0, #16
 800d2be:	f000 fe09 	bl	800ded4 <malloc>
 800d2c2:	4602      	mov	r2, r0
 800d2c4:	f8c9 001c 	str.w	r0, [r9, #28]
 800d2c8:	b920      	cbnz	r0, 800d2d4 <_dtoa_r+0x34>
 800d2ca:	4ba9      	ldr	r3, [pc, #676]	@ (800d570 <_dtoa_r+0x2d0>)
 800d2cc:	21ef      	movs	r1, #239	@ 0xef
 800d2ce:	48a9      	ldr	r0, [pc, #676]	@ (800d574 <_dtoa_r+0x2d4>)
 800d2d0:	f001 fe24 	bl	800ef1c <__assert_func>
 800d2d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d2d8:	6007      	str	r7, [r0, #0]
 800d2da:	60c7      	str	r7, [r0, #12]
 800d2dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d2e0:	6819      	ldr	r1, [r3, #0]
 800d2e2:	b159      	cbz	r1, 800d2fc <_dtoa_r+0x5c>
 800d2e4:	685a      	ldr	r2, [r3, #4]
 800d2e6:	604a      	str	r2, [r1, #4]
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	4093      	lsls	r3, r2
 800d2ec:	608b      	str	r3, [r1, #8]
 800d2ee:	4648      	mov	r0, r9
 800d2f0:	f000 fee6 	bl	800e0c0 <_Bfree>
 800d2f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	601a      	str	r2, [r3, #0]
 800d2fc:	1e2b      	subs	r3, r5, #0
 800d2fe:	bfb9      	ittee	lt
 800d300:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d304:	9305      	strlt	r3, [sp, #20]
 800d306:	2300      	movge	r3, #0
 800d308:	6033      	strge	r3, [r6, #0]
 800d30a:	9f05      	ldr	r7, [sp, #20]
 800d30c:	4b9a      	ldr	r3, [pc, #616]	@ (800d578 <_dtoa_r+0x2d8>)
 800d30e:	bfbc      	itt	lt
 800d310:	2201      	movlt	r2, #1
 800d312:	6032      	strlt	r2, [r6, #0]
 800d314:	43bb      	bics	r3, r7
 800d316:	d112      	bne.n	800d33e <_dtoa_r+0x9e>
 800d318:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d31a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d31e:	6013      	str	r3, [r2, #0]
 800d320:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d324:	4323      	orrs	r3, r4
 800d326:	f000 855a 	beq.w	800ddde <_dtoa_r+0xb3e>
 800d32a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d32c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d58c <_dtoa_r+0x2ec>
 800d330:	2b00      	cmp	r3, #0
 800d332:	f000 855c 	beq.w	800ddee <_dtoa_r+0xb4e>
 800d336:	f10a 0303 	add.w	r3, sl, #3
 800d33a:	f000 bd56 	b.w	800ddea <_dtoa_r+0xb4a>
 800d33e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d342:	2200      	movs	r2, #0
 800d344:	ec51 0b17 	vmov	r0, r1, d7
 800d348:	2300      	movs	r3, #0
 800d34a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d34e:	f7f3 fb93 	bl	8000a78 <__aeabi_dcmpeq>
 800d352:	4680      	mov	r8, r0
 800d354:	b158      	cbz	r0, 800d36e <_dtoa_r+0xce>
 800d356:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d358:	2301      	movs	r3, #1
 800d35a:	6013      	str	r3, [r2, #0]
 800d35c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d35e:	b113      	cbz	r3, 800d366 <_dtoa_r+0xc6>
 800d360:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d362:	4b86      	ldr	r3, [pc, #536]	@ (800d57c <_dtoa_r+0x2dc>)
 800d364:	6013      	str	r3, [r2, #0]
 800d366:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d590 <_dtoa_r+0x2f0>
 800d36a:	f000 bd40 	b.w	800ddee <_dtoa_r+0xb4e>
 800d36e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d372:	aa14      	add	r2, sp, #80	@ 0x50
 800d374:	a915      	add	r1, sp, #84	@ 0x54
 800d376:	4648      	mov	r0, r9
 800d378:	f001 f984 	bl	800e684 <__d2b>
 800d37c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d380:	9002      	str	r0, [sp, #8]
 800d382:	2e00      	cmp	r6, #0
 800d384:	d078      	beq.n	800d478 <_dtoa_r+0x1d8>
 800d386:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d388:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d38c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d390:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d394:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d398:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d39c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d3a0:	4619      	mov	r1, r3
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	4b76      	ldr	r3, [pc, #472]	@ (800d580 <_dtoa_r+0x2e0>)
 800d3a6:	f7f2 ff47 	bl	8000238 <__aeabi_dsub>
 800d3aa:	a36b      	add	r3, pc, #428	@ (adr r3, 800d558 <_dtoa_r+0x2b8>)
 800d3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b0:	f7f3 f8fa 	bl	80005a8 <__aeabi_dmul>
 800d3b4:	a36a      	add	r3, pc, #424	@ (adr r3, 800d560 <_dtoa_r+0x2c0>)
 800d3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ba:	f7f2 ff3f 	bl	800023c <__adddf3>
 800d3be:	4604      	mov	r4, r0
 800d3c0:	4630      	mov	r0, r6
 800d3c2:	460d      	mov	r5, r1
 800d3c4:	f7f3 f886 	bl	80004d4 <__aeabi_i2d>
 800d3c8:	a367      	add	r3, pc, #412	@ (adr r3, 800d568 <_dtoa_r+0x2c8>)
 800d3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ce:	f7f3 f8eb 	bl	80005a8 <__aeabi_dmul>
 800d3d2:	4602      	mov	r2, r0
 800d3d4:	460b      	mov	r3, r1
 800d3d6:	4620      	mov	r0, r4
 800d3d8:	4629      	mov	r1, r5
 800d3da:	f7f2 ff2f 	bl	800023c <__adddf3>
 800d3de:	4604      	mov	r4, r0
 800d3e0:	460d      	mov	r5, r1
 800d3e2:	f7f3 fb91 	bl	8000b08 <__aeabi_d2iz>
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	4607      	mov	r7, r0
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	4620      	mov	r0, r4
 800d3ee:	4629      	mov	r1, r5
 800d3f0:	f7f3 fb4c 	bl	8000a8c <__aeabi_dcmplt>
 800d3f4:	b140      	cbz	r0, 800d408 <_dtoa_r+0x168>
 800d3f6:	4638      	mov	r0, r7
 800d3f8:	f7f3 f86c 	bl	80004d4 <__aeabi_i2d>
 800d3fc:	4622      	mov	r2, r4
 800d3fe:	462b      	mov	r3, r5
 800d400:	f7f3 fb3a 	bl	8000a78 <__aeabi_dcmpeq>
 800d404:	b900      	cbnz	r0, 800d408 <_dtoa_r+0x168>
 800d406:	3f01      	subs	r7, #1
 800d408:	2f16      	cmp	r7, #22
 800d40a:	d852      	bhi.n	800d4b2 <_dtoa_r+0x212>
 800d40c:	4b5d      	ldr	r3, [pc, #372]	@ (800d584 <_dtoa_r+0x2e4>)
 800d40e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d416:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d41a:	f7f3 fb37 	bl	8000a8c <__aeabi_dcmplt>
 800d41e:	2800      	cmp	r0, #0
 800d420:	d049      	beq.n	800d4b6 <_dtoa_r+0x216>
 800d422:	3f01      	subs	r7, #1
 800d424:	2300      	movs	r3, #0
 800d426:	9310      	str	r3, [sp, #64]	@ 0x40
 800d428:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d42a:	1b9b      	subs	r3, r3, r6
 800d42c:	1e5a      	subs	r2, r3, #1
 800d42e:	bf45      	ittet	mi
 800d430:	f1c3 0301 	rsbmi	r3, r3, #1
 800d434:	9300      	strmi	r3, [sp, #0]
 800d436:	2300      	movpl	r3, #0
 800d438:	2300      	movmi	r3, #0
 800d43a:	9206      	str	r2, [sp, #24]
 800d43c:	bf54      	ite	pl
 800d43e:	9300      	strpl	r3, [sp, #0]
 800d440:	9306      	strmi	r3, [sp, #24]
 800d442:	2f00      	cmp	r7, #0
 800d444:	db39      	blt.n	800d4ba <_dtoa_r+0x21a>
 800d446:	9b06      	ldr	r3, [sp, #24]
 800d448:	970d      	str	r7, [sp, #52]	@ 0x34
 800d44a:	443b      	add	r3, r7
 800d44c:	9306      	str	r3, [sp, #24]
 800d44e:	2300      	movs	r3, #0
 800d450:	9308      	str	r3, [sp, #32]
 800d452:	9b07      	ldr	r3, [sp, #28]
 800d454:	2b09      	cmp	r3, #9
 800d456:	d863      	bhi.n	800d520 <_dtoa_r+0x280>
 800d458:	2b05      	cmp	r3, #5
 800d45a:	bfc4      	itt	gt
 800d45c:	3b04      	subgt	r3, #4
 800d45e:	9307      	strgt	r3, [sp, #28]
 800d460:	9b07      	ldr	r3, [sp, #28]
 800d462:	f1a3 0302 	sub.w	r3, r3, #2
 800d466:	bfcc      	ite	gt
 800d468:	2400      	movgt	r4, #0
 800d46a:	2401      	movle	r4, #1
 800d46c:	2b03      	cmp	r3, #3
 800d46e:	d863      	bhi.n	800d538 <_dtoa_r+0x298>
 800d470:	e8df f003 	tbb	[pc, r3]
 800d474:	2b375452 	.word	0x2b375452
 800d478:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d47c:	441e      	add	r6, r3
 800d47e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d482:	2b20      	cmp	r3, #32
 800d484:	bfc1      	itttt	gt
 800d486:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d48a:	409f      	lslgt	r7, r3
 800d48c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d490:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d494:	bfd6      	itet	le
 800d496:	f1c3 0320 	rsble	r3, r3, #32
 800d49a:	ea47 0003 	orrgt.w	r0, r7, r3
 800d49e:	fa04 f003 	lslle.w	r0, r4, r3
 800d4a2:	f7f3 f807 	bl	80004b4 <__aeabi_ui2d>
 800d4a6:	2201      	movs	r2, #1
 800d4a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d4ac:	3e01      	subs	r6, #1
 800d4ae:	9212      	str	r2, [sp, #72]	@ 0x48
 800d4b0:	e776      	b.n	800d3a0 <_dtoa_r+0x100>
 800d4b2:	2301      	movs	r3, #1
 800d4b4:	e7b7      	b.n	800d426 <_dtoa_r+0x186>
 800d4b6:	9010      	str	r0, [sp, #64]	@ 0x40
 800d4b8:	e7b6      	b.n	800d428 <_dtoa_r+0x188>
 800d4ba:	9b00      	ldr	r3, [sp, #0]
 800d4bc:	1bdb      	subs	r3, r3, r7
 800d4be:	9300      	str	r3, [sp, #0]
 800d4c0:	427b      	negs	r3, r7
 800d4c2:	9308      	str	r3, [sp, #32]
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800d4c8:	e7c3      	b.n	800d452 <_dtoa_r+0x1b2>
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d4d0:	eb07 0b03 	add.w	fp, r7, r3
 800d4d4:	f10b 0301 	add.w	r3, fp, #1
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	9303      	str	r3, [sp, #12]
 800d4dc:	bfb8      	it	lt
 800d4de:	2301      	movlt	r3, #1
 800d4e0:	e006      	b.n	800d4f0 <_dtoa_r+0x250>
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	dd28      	ble.n	800d53e <_dtoa_r+0x29e>
 800d4ec:	469b      	mov	fp, r3
 800d4ee:	9303      	str	r3, [sp, #12]
 800d4f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d4f4:	2100      	movs	r1, #0
 800d4f6:	2204      	movs	r2, #4
 800d4f8:	f102 0514 	add.w	r5, r2, #20
 800d4fc:	429d      	cmp	r5, r3
 800d4fe:	d926      	bls.n	800d54e <_dtoa_r+0x2ae>
 800d500:	6041      	str	r1, [r0, #4]
 800d502:	4648      	mov	r0, r9
 800d504:	f000 fd9c 	bl	800e040 <_Balloc>
 800d508:	4682      	mov	sl, r0
 800d50a:	2800      	cmp	r0, #0
 800d50c:	d142      	bne.n	800d594 <_dtoa_r+0x2f4>
 800d50e:	4b1e      	ldr	r3, [pc, #120]	@ (800d588 <_dtoa_r+0x2e8>)
 800d510:	4602      	mov	r2, r0
 800d512:	f240 11af 	movw	r1, #431	@ 0x1af
 800d516:	e6da      	b.n	800d2ce <_dtoa_r+0x2e>
 800d518:	2300      	movs	r3, #0
 800d51a:	e7e3      	b.n	800d4e4 <_dtoa_r+0x244>
 800d51c:	2300      	movs	r3, #0
 800d51e:	e7d5      	b.n	800d4cc <_dtoa_r+0x22c>
 800d520:	2401      	movs	r4, #1
 800d522:	2300      	movs	r3, #0
 800d524:	9307      	str	r3, [sp, #28]
 800d526:	9409      	str	r4, [sp, #36]	@ 0x24
 800d528:	f04f 3bff 	mov.w	fp, #4294967295
 800d52c:	2200      	movs	r2, #0
 800d52e:	f8cd b00c 	str.w	fp, [sp, #12]
 800d532:	2312      	movs	r3, #18
 800d534:	920c      	str	r2, [sp, #48]	@ 0x30
 800d536:	e7db      	b.n	800d4f0 <_dtoa_r+0x250>
 800d538:	2301      	movs	r3, #1
 800d53a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d53c:	e7f4      	b.n	800d528 <_dtoa_r+0x288>
 800d53e:	f04f 0b01 	mov.w	fp, #1
 800d542:	f8cd b00c 	str.w	fp, [sp, #12]
 800d546:	465b      	mov	r3, fp
 800d548:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d54c:	e7d0      	b.n	800d4f0 <_dtoa_r+0x250>
 800d54e:	3101      	adds	r1, #1
 800d550:	0052      	lsls	r2, r2, #1
 800d552:	e7d1      	b.n	800d4f8 <_dtoa_r+0x258>
 800d554:	f3af 8000 	nop.w
 800d558:	636f4361 	.word	0x636f4361
 800d55c:	3fd287a7 	.word	0x3fd287a7
 800d560:	8b60c8b3 	.word	0x8b60c8b3
 800d564:	3fc68a28 	.word	0x3fc68a28
 800d568:	509f79fb 	.word	0x509f79fb
 800d56c:	3fd34413 	.word	0x3fd34413
 800d570:	0801c2a5 	.word	0x0801c2a5
 800d574:	0801c2bc 	.word	0x0801c2bc
 800d578:	7ff00000 	.word	0x7ff00000
 800d57c:	0801c275 	.word	0x0801c275
 800d580:	3ff80000 	.word	0x3ff80000
 800d584:	0801c410 	.word	0x0801c410
 800d588:	0801c314 	.word	0x0801c314
 800d58c:	0801c2a1 	.word	0x0801c2a1
 800d590:	0801c274 	.word	0x0801c274
 800d594:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d598:	6018      	str	r0, [r3, #0]
 800d59a:	9b03      	ldr	r3, [sp, #12]
 800d59c:	2b0e      	cmp	r3, #14
 800d59e:	f200 80a1 	bhi.w	800d6e4 <_dtoa_r+0x444>
 800d5a2:	2c00      	cmp	r4, #0
 800d5a4:	f000 809e 	beq.w	800d6e4 <_dtoa_r+0x444>
 800d5a8:	2f00      	cmp	r7, #0
 800d5aa:	dd33      	ble.n	800d614 <_dtoa_r+0x374>
 800d5ac:	4b9c      	ldr	r3, [pc, #624]	@ (800d820 <_dtoa_r+0x580>)
 800d5ae:	f007 020f 	and.w	r2, r7, #15
 800d5b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5b6:	ed93 7b00 	vldr	d7, [r3]
 800d5ba:	05f8      	lsls	r0, r7, #23
 800d5bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d5c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d5c4:	d516      	bpl.n	800d5f4 <_dtoa_r+0x354>
 800d5c6:	4b97      	ldr	r3, [pc, #604]	@ (800d824 <_dtoa_r+0x584>)
 800d5c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d5cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d5d0:	f7f3 f914 	bl	80007fc <__aeabi_ddiv>
 800d5d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5d8:	f004 040f 	and.w	r4, r4, #15
 800d5dc:	2603      	movs	r6, #3
 800d5de:	4d91      	ldr	r5, [pc, #580]	@ (800d824 <_dtoa_r+0x584>)
 800d5e0:	b954      	cbnz	r4, 800d5f8 <_dtoa_r+0x358>
 800d5e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d5e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d5ea:	f7f3 f907 	bl	80007fc <__aeabi_ddiv>
 800d5ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5f2:	e028      	b.n	800d646 <_dtoa_r+0x3a6>
 800d5f4:	2602      	movs	r6, #2
 800d5f6:	e7f2      	b.n	800d5de <_dtoa_r+0x33e>
 800d5f8:	07e1      	lsls	r1, r4, #31
 800d5fa:	d508      	bpl.n	800d60e <_dtoa_r+0x36e>
 800d5fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d600:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d604:	f7f2 ffd0 	bl	80005a8 <__aeabi_dmul>
 800d608:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d60c:	3601      	adds	r6, #1
 800d60e:	1064      	asrs	r4, r4, #1
 800d610:	3508      	adds	r5, #8
 800d612:	e7e5      	b.n	800d5e0 <_dtoa_r+0x340>
 800d614:	f000 80af 	beq.w	800d776 <_dtoa_r+0x4d6>
 800d618:	427c      	negs	r4, r7
 800d61a:	4b81      	ldr	r3, [pc, #516]	@ (800d820 <_dtoa_r+0x580>)
 800d61c:	4d81      	ldr	r5, [pc, #516]	@ (800d824 <_dtoa_r+0x584>)
 800d61e:	f004 020f 	and.w	r2, r4, #15
 800d622:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d62e:	f7f2 ffbb 	bl	80005a8 <__aeabi_dmul>
 800d632:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d636:	1124      	asrs	r4, r4, #4
 800d638:	2300      	movs	r3, #0
 800d63a:	2602      	movs	r6, #2
 800d63c:	2c00      	cmp	r4, #0
 800d63e:	f040 808f 	bne.w	800d760 <_dtoa_r+0x4c0>
 800d642:	2b00      	cmp	r3, #0
 800d644:	d1d3      	bne.n	800d5ee <_dtoa_r+0x34e>
 800d646:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d648:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	f000 8094 	beq.w	800d77a <_dtoa_r+0x4da>
 800d652:	4b75      	ldr	r3, [pc, #468]	@ (800d828 <_dtoa_r+0x588>)
 800d654:	2200      	movs	r2, #0
 800d656:	4620      	mov	r0, r4
 800d658:	4629      	mov	r1, r5
 800d65a:	f7f3 fa17 	bl	8000a8c <__aeabi_dcmplt>
 800d65e:	2800      	cmp	r0, #0
 800d660:	f000 808b 	beq.w	800d77a <_dtoa_r+0x4da>
 800d664:	9b03      	ldr	r3, [sp, #12]
 800d666:	2b00      	cmp	r3, #0
 800d668:	f000 8087 	beq.w	800d77a <_dtoa_r+0x4da>
 800d66c:	f1bb 0f00 	cmp.w	fp, #0
 800d670:	dd34      	ble.n	800d6dc <_dtoa_r+0x43c>
 800d672:	4620      	mov	r0, r4
 800d674:	4b6d      	ldr	r3, [pc, #436]	@ (800d82c <_dtoa_r+0x58c>)
 800d676:	2200      	movs	r2, #0
 800d678:	4629      	mov	r1, r5
 800d67a:	f7f2 ff95 	bl	80005a8 <__aeabi_dmul>
 800d67e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d682:	f107 38ff 	add.w	r8, r7, #4294967295
 800d686:	3601      	adds	r6, #1
 800d688:	465c      	mov	r4, fp
 800d68a:	4630      	mov	r0, r6
 800d68c:	f7f2 ff22 	bl	80004d4 <__aeabi_i2d>
 800d690:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d694:	f7f2 ff88 	bl	80005a8 <__aeabi_dmul>
 800d698:	4b65      	ldr	r3, [pc, #404]	@ (800d830 <_dtoa_r+0x590>)
 800d69a:	2200      	movs	r2, #0
 800d69c:	f7f2 fdce 	bl	800023c <__adddf3>
 800d6a0:	4605      	mov	r5, r0
 800d6a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d6a6:	2c00      	cmp	r4, #0
 800d6a8:	d16a      	bne.n	800d780 <_dtoa_r+0x4e0>
 800d6aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6ae:	4b61      	ldr	r3, [pc, #388]	@ (800d834 <_dtoa_r+0x594>)
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	f7f2 fdc1 	bl	8000238 <__aeabi_dsub>
 800d6b6:	4602      	mov	r2, r0
 800d6b8:	460b      	mov	r3, r1
 800d6ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d6be:	462a      	mov	r2, r5
 800d6c0:	4633      	mov	r3, r6
 800d6c2:	f7f3 fa01 	bl	8000ac8 <__aeabi_dcmpgt>
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	f040 8298 	bne.w	800dbfc <_dtoa_r+0x95c>
 800d6cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6d0:	462a      	mov	r2, r5
 800d6d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d6d6:	f7f3 f9d9 	bl	8000a8c <__aeabi_dcmplt>
 800d6da:	bb38      	cbnz	r0, 800d72c <_dtoa_r+0x48c>
 800d6dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d6e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d6e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	f2c0 8157 	blt.w	800d99a <_dtoa_r+0x6fa>
 800d6ec:	2f0e      	cmp	r7, #14
 800d6ee:	f300 8154 	bgt.w	800d99a <_dtoa_r+0x6fa>
 800d6f2:	4b4b      	ldr	r3, [pc, #300]	@ (800d820 <_dtoa_r+0x580>)
 800d6f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d6f8:	ed93 7b00 	vldr	d7, [r3]
 800d6fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	ed8d 7b00 	vstr	d7, [sp]
 800d704:	f280 80e5 	bge.w	800d8d2 <_dtoa_r+0x632>
 800d708:	9b03      	ldr	r3, [sp, #12]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	f300 80e1 	bgt.w	800d8d2 <_dtoa_r+0x632>
 800d710:	d10c      	bne.n	800d72c <_dtoa_r+0x48c>
 800d712:	4b48      	ldr	r3, [pc, #288]	@ (800d834 <_dtoa_r+0x594>)
 800d714:	2200      	movs	r2, #0
 800d716:	ec51 0b17 	vmov	r0, r1, d7
 800d71a:	f7f2 ff45 	bl	80005a8 <__aeabi_dmul>
 800d71e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d722:	f7f3 f9c7 	bl	8000ab4 <__aeabi_dcmpge>
 800d726:	2800      	cmp	r0, #0
 800d728:	f000 8266 	beq.w	800dbf8 <_dtoa_r+0x958>
 800d72c:	2400      	movs	r4, #0
 800d72e:	4625      	mov	r5, r4
 800d730:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d732:	4656      	mov	r6, sl
 800d734:	ea6f 0803 	mvn.w	r8, r3
 800d738:	2700      	movs	r7, #0
 800d73a:	4621      	mov	r1, r4
 800d73c:	4648      	mov	r0, r9
 800d73e:	f000 fcbf 	bl	800e0c0 <_Bfree>
 800d742:	2d00      	cmp	r5, #0
 800d744:	f000 80bd 	beq.w	800d8c2 <_dtoa_r+0x622>
 800d748:	b12f      	cbz	r7, 800d756 <_dtoa_r+0x4b6>
 800d74a:	42af      	cmp	r7, r5
 800d74c:	d003      	beq.n	800d756 <_dtoa_r+0x4b6>
 800d74e:	4639      	mov	r1, r7
 800d750:	4648      	mov	r0, r9
 800d752:	f000 fcb5 	bl	800e0c0 <_Bfree>
 800d756:	4629      	mov	r1, r5
 800d758:	4648      	mov	r0, r9
 800d75a:	f000 fcb1 	bl	800e0c0 <_Bfree>
 800d75e:	e0b0      	b.n	800d8c2 <_dtoa_r+0x622>
 800d760:	07e2      	lsls	r2, r4, #31
 800d762:	d505      	bpl.n	800d770 <_dtoa_r+0x4d0>
 800d764:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d768:	f7f2 ff1e 	bl	80005a8 <__aeabi_dmul>
 800d76c:	3601      	adds	r6, #1
 800d76e:	2301      	movs	r3, #1
 800d770:	1064      	asrs	r4, r4, #1
 800d772:	3508      	adds	r5, #8
 800d774:	e762      	b.n	800d63c <_dtoa_r+0x39c>
 800d776:	2602      	movs	r6, #2
 800d778:	e765      	b.n	800d646 <_dtoa_r+0x3a6>
 800d77a:	9c03      	ldr	r4, [sp, #12]
 800d77c:	46b8      	mov	r8, r7
 800d77e:	e784      	b.n	800d68a <_dtoa_r+0x3ea>
 800d780:	4b27      	ldr	r3, [pc, #156]	@ (800d820 <_dtoa_r+0x580>)
 800d782:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d784:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d788:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d78c:	4454      	add	r4, sl
 800d78e:	2900      	cmp	r1, #0
 800d790:	d054      	beq.n	800d83c <_dtoa_r+0x59c>
 800d792:	4929      	ldr	r1, [pc, #164]	@ (800d838 <_dtoa_r+0x598>)
 800d794:	2000      	movs	r0, #0
 800d796:	f7f3 f831 	bl	80007fc <__aeabi_ddiv>
 800d79a:	4633      	mov	r3, r6
 800d79c:	462a      	mov	r2, r5
 800d79e:	f7f2 fd4b 	bl	8000238 <__aeabi_dsub>
 800d7a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d7a6:	4656      	mov	r6, sl
 800d7a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7ac:	f7f3 f9ac 	bl	8000b08 <__aeabi_d2iz>
 800d7b0:	4605      	mov	r5, r0
 800d7b2:	f7f2 fe8f 	bl	80004d4 <__aeabi_i2d>
 800d7b6:	4602      	mov	r2, r0
 800d7b8:	460b      	mov	r3, r1
 800d7ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7be:	f7f2 fd3b 	bl	8000238 <__aeabi_dsub>
 800d7c2:	3530      	adds	r5, #48	@ 0x30
 800d7c4:	4602      	mov	r2, r0
 800d7c6:	460b      	mov	r3, r1
 800d7c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d7cc:	f806 5b01 	strb.w	r5, [r6], #1
 800d7d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d7d4:	f7f3 f95a 	bl	8000a8c <__aeabi_dcmplt>
 800d7d8:	2800      	cmp	r0, #0
 800d7da:	d172      	bne.n	800d8c2 <_dtoa_r+0x622>
 800d7dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d7e0:	4911      	ldr	r1, [pc, #68]	@ (800d828 <_dtoa_r+0x588>)
 800d7e2:	2000      	movs	r0, #0
 800d7e4:	f7f2 fd28 	bl	8000238 <__aeabi_dsub>
 800d7e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d7ec:	f7f3 f94e 	bl	8000a8c <__aeabi_dcmplt>
 800d7f0:	2800      	cmp	r0, #0
 800d7f2:	f040 80b4 	bne.w	800d95e <_dtoa_r+0x6be>
 800d7f6:	42a6      	cmp	r6, r4
 800d7f8:	f43f af70 	beq.w	800d6dc <_dtoa_r+0x43c>
 800d7fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d800:	4b0a      	ldr	r3, [pc, #40]	@ (800d82c <_dtoa_r+0x58c>)
 800d802:	2200      	movs	r2, #0
 800d804:	f7f2 fed0 	bl	80005a8 <__aeabi_dmul>
 800d808:	4b08      	ldr	r3, [pc, #32]	@ (800d82c <_dtoa_r+0x58c>)
 800d80a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d80e:	2200      	movs	r2, #0
 800d810:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d814:	f7f2 fec8 	bl	80005a8 <__aeabi_dmul>
 800d818:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d81c:	e7c4      	b.n	800d7a8 <_dtoa_r+0x508>
 800d81e:	bf00      	nop
 800d820:	0801c410 	.word	0x0801c410
 800d824:	0801c3e8 	.word	0x0801c3e8
 800d828:	3ff00000 	.word	0x3ff00000
 800d82c:	40240000 	.word	0x40240000
 800d830:	401c0000 	.word	0x401c0000
 800d834:	40140000 	.word	0x40140000
 800d838:	3fe00000 	.word	0x3fe00000
 800d83c:	4631      	mov	r1, r6
 800d83e:	4628      	mov	r0, r5
 800d840:	f7f2 feb2 	bl	80005a8 <__aeabi_dmul>
 800d844:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d848:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d84a:	4656      	mov	r6, sl
 800d84c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d850:	f7f3 f95a 	bl	8000b08 <__aeabi_d2iz>
 800d854:	4605      	mov	r5, r0
 800d856:	f7f2 fe3d 	bl	80004d4 <__aeabi_i2d>
 800d85a:	4602      	mov	r2, r0
 800d85c:	460b      	mov	r3, r1
 800d85e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d862:	f7f2 fce9 	bl	8000238 <__aeabi_dsub>
 800d866:	3530      	adds	r5, #48	@ 0x30
 800d868:	f806 5b01 	strb.w	r5, [r6], #1
 800d86c:	4602      	mov	r2, r0
 800d86e:	460b      	mov	r3, r1
 800d870:	42a6      	cmp	r6, r4
 800d872:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d876:	f04f 0200 	mov.w	r2, #0
 800d87a:	d124      	bne.n	800d8c6 <_dtoa_r+0x626>
 800d87c:	4baf      	ldr	r3, [pc, #700]	@ (800db3c <_dtoa_r+0x89c>)
 800d87e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d882:	f7f2 fcdb 	bl	800023c <__adddf3>
 800d886:	4602      	mov	r2, r0
 800d888:	460b      	mov	r3, r1
 800d88a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d88e:	f7f3 f91b 	bl	8000ac8 <__aeabi_dcmpgt>
 800d892:	2800      	cmp	r0, #0
 800d894:	d163      	bne.n	800d95e <_dtoa_r+0x6be>
 800d896:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d89a:	49a8      	ldr	r1, [pc, #672]	@ (800db3c <_dtoa_r+0x89c>)
 800d89c:	2000      	movs	r0, #0
 800d89e:	f7f2 fccb 	bl	8000238 <__aeabi_dsub>
 800d8a2:	4602      	mov	r2, r0
 800d8a4:	460b      	mov	r3, r1
 800d8a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8aa:	f7f3 f8ef 	bl	8000a8c <__aeabi_dcmplt>
 800d8ae:	2800      	cmp	r0, #0
 800d8b0:	f43f af14 	beq.w	800d6dc <_dtoa_r+0x43c>
 800d8b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d8b6:	1e73      	subs	r3, r6, #1
 800d8b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d8ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d8be:	2b30      	cmp	r3, #48	@ 0x30
 800d8c0:	d0f8      	beq.n	800d8b4 <_dtoa_r+0x614>
 800d8c2:	4647      	mov	r7, r8
 800d8c4:	e03b      	b.n	800d93e <_dtoa_r+0x69e>
 800d8c6:	4b9e      	ldr	r3, [pc, #632]	@ (800db40 <_dtoa_r+0x8a0>)
 800d8c8:	f7f2 fe6e 	bl	80005a8 <__aeabi_dmul>
 800d8cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8d0:	e7bc      	b.n	800d84c <_dtoa_r+0x5ac>
 800d8d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d8d6:	4656      	mov	r6, sl
 800d8d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8dc:	4620      	mov	r0, r4
 800d8de:	4629      	mov	r1, r5
 800d8e0:	f7f2 ff8c 	bl	80007fc <__aeabi_ddiv>
 800d8e4:	f7f3 f910 	bl	8000b08 <__aeabi_d2iz>
 800d8e8:	4680      	mov	r8, r0
 800d8ea:	f7f2 fdf3 	bl	80004d4 <__aeabi_i2d>
 800d8ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8f2:	f7f2 fe59 	bl	80005a8 <__aeabi_dmul>
 800d8f6:	4602      	mov	r2, r0
 800d8f8:	460b      	mov	r3, r1
 800d8fa:	4620      	mov	r0, r4
 800d8fc:	4629      	mov	r1, r5
 800d8fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d902:	f7f2 fc99 	bl	8000238 <__aeabi_dsub>
 800d906:	f806 4b01 	strb.w	r4, [r6], #1
 800d90a:	9d03      	ldr	r5, [sp, #12]
 800d90c:	eba6 040a 	sub.w	r4, r6, sl
 800d910:	42a5      	cmp	r5, r4
 800d912:	4602      	mov	r2, r0
 800d914:	460b      	mov	r3, r1
 800d916:	d133      	bne.n	800d980 <_dtoa_r+0x6e0>
 800d918:	f7f2 fc90 	bl	800023c <__adddf3>
 800d91c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d920:	4604      	mov	r4, r0
 800d922:	460d      	mov	r5, r1
 800d924:	f7f3 f8d0 	bl	8000ac8 <__aeabi_dcmpgt>
 800d928:	b9c0      	cbnz	r0, 800d95c <_dtoa_r+0x6bc>
 800d92a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d92e:	4620      	mov	r0, r4
 800d930:	4629      	mov	r1, r5
 800d932:	f7f3 f8a1 	bl	8000a78 <__aeabi_dcmpeq>
 800d936:	b110      	cbz	r0, 800d93e <_dtoa_r+0x69e>
 800d938:	f018 0f01 	tst.w	r8, #1
 800d93c:	d10e      	bne.n	800d95c <_dtoa_r+0x6bc>
 800d93e:	9902      	ldr	r1, [sp, #8]
 800d940:	4648      	mov	r0, r9
 800d942:	f000 fbbd 	bl	800e0c0 <_Bfree>
 800d946:	2300      	movs	r3, #0
 800d948:	7033      	strb	r3, [r6, #0]
 800d94a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d94c:	3701      	adds	r7, #1
 800d94e:	601f      	str	r7, [r3, #0]
 800d950:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d952:	2b00      	cmp	r3, #0
 800d954:	f000 824b 	beq.w	800ddee <_dtoa_r+0xb4e>
 800d958:	601e      	str	r6, [r3, #0]
 800d95a:	e248      	b.n	800ddee <_dtoa_r+0xb4e>
 800d95c:	46b8      	mov	r8, r7
 800d95e:	4633      	mov	r3, r6
 800d960:	461e      	mov	r6, r3
 800d962:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d966:	2a39      	cmp	r2, #57	@ 0x39
 800d968:	d106      	bne.n	800d978 <_dtoa_r+0x6d8>
 800d96a:	459a      	cmp	sl, r3
 800d96c:	d1f8      	bne.n	800d960 <_dtoa_r+0x6c0>
 800d96e:	2230      	movs	r2, #48	@ 0x30
 800d970:	f108 0801 	add.w	r8, r8, #1
 800d974:	f88a 2000 	strb.w	r2, [sl]
 800d978:	781a      	ldrb	r2, [r3, #0]
 800d97a:	3201      	adds	r2, #1
 800d97c:	701a      	strb	r2, [r3, #0]
 800d97e:	e7a0      	b.n	800d8c2 <_dtoa_r+0x622>
 800d980:	4b6f      	ldr	r3, [pc, #444]	@ (800db40 <_dtoa_r+0x8a0>)
 800d982:	2200      	movs	r2, #0
 800d984:	f7f2 fe10 	bl	80005a8 <__aeabi_dmul>
 800d988:	2200      	movs	r2, #0
 800d98a:	2300      	movs	r3, #0
 800d98c:	4604      	mov	r4, r0
 800d98e:	460d      	mov	r5, r1
 800d990:	f7f3 f872 	bl	8000a78 <__aeabi_dcmpeq>
 800d994:	2800      	cmp	r0, #0
 800d996:	d09f      	beq.n	800d8d8 <_dtoa_r+0x638>
 800d998:	e7d1      	b.n	800d93e <_dtoa_r+0x69e>
 800d99a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d99c:	2a00      	cmp	r2, #0
 800d99e:	f000 80ea 	beq.w	800db76 <_dtoa_r+0x8d6>
 800d9a2:	9a07      	ldr	r2, [sp, #28]
 800d9a4:	2a01      	cmp	r2, #1
 800d9a6:	f300 80cd 	bgt.w	800db44 <_dtoa_r+0x8a4>
 800d9aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d9ac:	2a00      	cmp	r2, #0
 800d9ae:	f000 80c1 	beq.w	800db34 <_dtoa_r+0x894>
 800d9b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d9b6:	9c08      	ldr	r4, [sp, #32]
 800d9b8:	9e00      	ldr	r6, [sp, #0]
 800d9ba:	9a00      	ldr	r2, [sp, #0]
 800d9bc:	441a      	add	r2, r3
 800d9be:	9200      	str	r2, [sp, #0]
 800d9c0:	9a06      	ldr	r2, [sp, #24]
 800d9c2:	2101      	movs	r1, #1
 800d9c4:	441a      	add	r2, r3
 800d9c6:	4648      	mov	r0, r9
 800d9c8:	9206      	str	r2, [sp, #24]
 800d9ca:	f000 fc2d 	bl	800e228 <__i2b>
 800d9ce:	4605      	mov	r5, r0
 800d9d0:	b166      	cbz	r6, 800d9ec <_dtoa_r+0x74c>
 800d9d2:	9b06      	ldr	r3, [sp, #24]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	dd09      	ble.n	800d9ec <_dtoa_r+0x74c>
 800d9d8:	42b3      	cmp	r3, r6
 800d9da:	9a00      	ldr	r2, [sp, #0]
 800d9dc:	bfa8      	it	ge
 800d9de:	4633      	movge	r3, r6
 800d9e0:	1ad2      	subs	r2, r2, r3
 800d9e2:	9200      	str	r2, [sp, #0]
 800d9e4:	9a06      	ldr	r2, [sp, #24]
 800d9e6:	1af6      	subs	r6, r6, r3
 800d9e8:	1ad3      	subs	r3, r2, r3
 800d9ea:	9306      	str	r3, [sp, #24]
 800d9ec:	9b08      	ldr	r3, [sp, #32]
 800d9ee:	b30b      	cbz	r3, 800da34 <_dtoa_r+0x794>
 800d9f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	f000 80c6 	beq.w	800db84 <_dtoa_r+0x8e4>
 800d9f8:	2c00      	cmp	r4, #0
 800d9fa:	f000 80c0 	beq.w	800db7e <_dtoa_r+0x8de>
 800d9fe:	4629      	mov	r1, r5
 800da00:	4622      	mov	r2, r4
 800da02:	4648      	mov	r0, r9
 800da04:	f000 fcc8 	bl	800e398 <__pow5mult>
 800da08:	9a02      	ldr	r2, [sp, #8]
 800da0a:	4601      	mov	r1, r0
 800da0c:	4605      	mov	r5, r0
 800da0e:	4648      	mov	r0, r9
 800da10:	f000 fc20 	bl	800e254 <__multiply>
 800da14:	9902      	ldr	r1, [sp, #8]
 800da16:	4680      	mov	r8, r0
 800da18:	4648      	mov	r0, r9
 800da1a:	f000 fb51 	bl	800e0c0 <_Bfree>
 800da1e:	9b08      	ldr	r3, [sp, #32]
 800da20:	1b1b      	subs	r3, r3, r4
 800da22:	9308      	str	r3, [sp, #32]
 800da24:	f000 80b1 	beq.w	800db8a <_dtoa_r+0x8ea>
 800da28:	9a08      	ldr	r2, [sp, #32]
 800da2a:	4641      	mov	r1, r8
 800da2c:	4648      	mov	r0, r9
 800da2e:	f000 fcb3 	bl	800e398 <__pow5mult>
 800da32:	9002      	str	r0, [sp, #8]
 800da34:	2101      	movs	r1, #1
 800da36:	4648      	mov	r0, r9
 800da38:	f000 fbf6 	bl	800e228 <__i2b>
 800da3c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da3e:	4604      	mov	r4, r0
 800da40:	2b00      	cmp	r3, #0
 800da42:	f000 81d8 	beq.w	800ddf6 <_dtoa_r+0xb56>
 800da46:	461a      	mov	r2, r3
 800da48:	4601      	mov	r1, r0
 800da4a:	4648      	mov	r0, r9
 800da4c:	f000 fca4 	bl	800e398 <__pow5mult>
 800da50:	9b07      	ldr	r3, [sp, #28]
 800da52:	2b01      	cmp	r3, #1
 800da54:	4604      	mov	r4, r0
 800da56:	f300 809f 	bgt.w	800db98 <_dtoa_r+0x8f8>
 800da5a:	9b04      	ldr	r3, [sp, #16]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	f040 8097 	bne.w	800db90 <_dtoa_r+0x8f0>
 800da62:	9b05      	ldr	r3, [sp, #20]
 800da64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da68:	2b00      	cmp	r3, #0
 800da6a:	f040 8093 	bne.w	800db94 <_dtoa_r+0x8f4>
 800da6e:	9b05      	ldr	r3, [sp, #20]
 800da70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800da74:	0d1b      	lsrs	r3, r3, #20
 800da76:	051b      	lsls	r3, r3, #20
 800da78:	b133      	cbz	r3, 800da88 <_dtoa_r+0x7e8>
 800da7a:	9b00      	ldr	r3, [sp, #0]
 800da7c:	3301      	adds	r3, #1
 800da7e:	9300      	str	r3, [sp, #0]
 800da80:	9b06      	ldr	r3, [sp, #24]
 800da82:	3301      	adds	r3, #1
 800da84:	9306      	str	r3, [sp, #24]
 800da86:	2301      	movs	r3, #1
 800da88:	9308      	str	r3, [sp, #32]
 800da8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	f000 81b8 	beq.w	800de02 <_dtoa_r+0xb62>
 800da92:	6923      	ldr	r3, [r4, #16]
 800da94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800da98:	6918      	ldr	r0, [r3, #16]
 800da9a:	f000 fb79 	bl	800e190 <__hi0bits>
 800da9e:	f1c0 0020 	rsb	r0, r0, #32
 800daa2:	9b06      	ldr	r3, [sp, #24]
 800daa4:	4418      	add	r0, r3
 800daa6:	f010 001f 	ands.w	r0, r0, #31
 800daaa:	f000 8082 	beq.w	800dbb2 <_dtoa_r+0x912>
 800daae:	f1c0 0320 	rsb	r3, r0, #32
 800dab2:	2b04      	cmp	r3, #4
 800dab4:	dd73      	ble.n	800db9e <_dtoa_r+0x8fe>
 800dab6:	9b00      	ldr	r3, [sp, #0]
 800dab8:	f1c0 001c 	rsb	r0, r0, #28
 800dabc:	4403      	add	r3, r0
 800dabe:	9300      	str	r3, [sp, #0]
 800dac0:	9b06      	ldr	r3, [sp, #24]
 800dac2:	4403      	add	r3, r0
 800dac4:	4406      	add	r6, r0
 800dac6:	9306      	str	r3, [sp, #24]
 800dac8:	9b00      	ldr	r3, [sp, #0]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	dd05      	ble.n	800dada <_dtoa_r+0x83a>
 800dace:	9902      	ldr	r1, [sp, #8]
 800dad0:	461a      	mov	r2, r3
 800dad2:	4648      	mov	r0, r9
 800dad4:	f000 fcba 	bl	800e44c <__lshift>
 800dad8:	9002      	str	r0, [sp, #8]
 800dada:	9b06      	ldr	r3, [sp, #24]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	dd05      	ble.n	800daec <_dtoa_r+0x84c>
 800dae0:	4621      	mov	r1, r4
 800dae2:	461a      	mov	r2, r3
 800dae4:	4648      	mov	r0, r9
 800dae6:	f000 fcb1 	bl	800e44c <__lshift>
 800daea:	4604      	mov	r4, r0
 800daec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d061      	beq.n	800dbb6 <_dtoa_r+0x916>
 800daf2:	9802      	ldr	r0, [sp, #8]
 800daf4:	4621      	mov	r1, r4
 800daf6:	f000 fd15 	bl	800e524 <__mcmp>
 800dafa:	2800      	cmp	r0, #0
 800dafc:	da5b      	bge.n	800dbb6 <_dtoa_r+0x916>
 800dafe:	2300      	movs	r3, #0
 800db00:	9902      	ldr	r1, [sp, #8]
 800db02:	220a      	movs	r2, #10
 800db04:	4648      	mov	r0, r9
 800db06:	f000 fafd 	bl	800e104 <__multadd>
 800db0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db0c:	9002      	str	r0, [sp, #8]
 800db0e:	f107 38ff 	add.w	r8, r7, #4294967295
 800db12:	2b00      	cmp	r3, #0
 800db14:	f000 8177 	beq.w	800de06 <_dtoa_r+0xb66>
 800db18:	4629      	mov	r1, r5
 800db1a:	2300      	movs	r3, #0
 800db1c:	220a      	movs	r2, #10
 800db1e:	4648      	mov	r0, r9
 800db20:	f000 faf0 	bl	800e104 <__multadd>
 800db24:	f1bb 0f00 	cmp.w	fp, #0
 800db28:	4605      	mov	r5, r0
 800db2a:	dc6f      	bgt.n	800dc0c <_dtoa_r+0x96c>
 800db2c:	9b07      	ldr	r3, [sp, #28]
 800db2e:	2b02      	cmp	r3, #2
 800db30:	dc49      	bgt.n	800dbc6 <_dtoa_r+0x926>
 800db32:	e06b      	b.n	800dc0c <_dtoa_r+0x96c>
 800db34:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800db36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800db3a:	e73c      	b.n	800d9b6 <_dtoa_r+0x716>
 800db3c:	3fe00000 	.word	0x3fe00000
 800db40:	40240000 	.word	0x40240000
 800db44:	9b03      	ldr	r3, [sp, #12]
 800db46:	1e5c      	subs	r4, r3, #1
 800db48:	9b08      	ldr	r3, [sp, #32]
 800db4a:	42a3      	cmp	r3, r4
 800db4c:	db09      	blt.n	800db62 <_dtoa_r+0x8c2>
 800db4e:	1b1c      	subs	r4, r3, r4
 800db50:	9b03      	ldr	r3, [sp, #12]
 800db52:	2b00      	cmp	r3, #0
 800db54:	f6bf af30 	bge.w	800d9b8 <_dtoa_r+0x718>
 800db58:	9b00      	ldr	r3, [sp, #0]
 800db5a:	9a03      	ldr	r2, [sp, #12]
 800db5c:	1a9e      	subs	r6, r3, r2
 800db5e:	2300      	movs	r3, #0
 800db60:	e72b      	b.n	800d9ba <_dtoa_r+0x71a>
 800db62:	9b08      	ldr	r3, [sp, #32]
 800db64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800db66:	9408      	str	r4, [sp, #32]
 800db68:	1ae3      	subs	r3, r4, r3
 800db6a:	441a      	add	r2, r3
 800db6c:	9e00      	ldr	r6, [sp, #0]
 800db6e:	9b03      	ldr	r3, [sp, #12]
 800db70:	920d      	str	r2, [sp, #52]	@ 0x34
 800db72:	2400      	movs	r4, #0
 800db74:	e721      	b.n	800d9ba <_dtoa_r+0x71a>
 800db76:	9c08      	ldr	r4, [sp, #32]
 800db78:	9e00      	ldr	r6, [sp, #0]
 800db7a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800db7c:	e728      	b.n	800d9d0 <_dtoa_r+0x730>
 800db7e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800db82:	e751      	b.n	800da28 <_dtoa_r+0x788>
 800db84:	9a08      	ldr	r2, [sp, #32]
 800db86:	9902      	ldr	r1, [sp, #8]
 800db88:	e750      	b.n	800da2c <_dtoa_r+0x78c>
 800db8a:	f8cd 8008 	str.w	r8, [sp, #8]
 800db8e:	e751      	b.n	800da34 <_dtoa_r+0x794>
 800db90:	2300      	movs	r3, #0
 800db92:	e779      	b.n	800da88 <_dtoa_r+0x7e8>
 800db94:	9b04      	ldr	r3, [sp, #16]
 800db96:	e777      	b.n	800da88 <_dtoa_r+0x7e8>
 800db98:	2300      	movs	r3, #0
 800db9a:	9308      	str	r3, [sp, #32]
 800db9c:	e779      	b.n	800da92 <_dtoa_r+0x7f2>
 800db9e:	d093      	beq.n	800dac8 <_dtoa_r+0x828>
 800dba0:	9a00      	ldr	r2, [sp, #0]
 800dba2:	331c      	adds	r3, #28
 800dba4:	441a      	add	r2, r3
 800dba6:	9200      	str	r2, [sp, #0]
 800dba8:	9a06      	ldr	r2, [sp, #24]
 800dbaa:	441a      	add	r2, r3
 800dbac:	441e      	add	r6, r3
 800dbae:	9206      	str	r2, [sp, #24]
 800dbb0:	e78a      	b.n	800dac8 <_dtoa_r+0x828>
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	e7f4      	b.n	800dba0 <_dtoa_r+0x900>
 800dbb6:	9b03      	ldr	r3, [sp, #12]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	46b8      	mov	r8, r7
 800dbbc:	dc20      	bgt.n	800dc00 <_dtoa_r+0x960>
 800dbbe:	469b      	mov	fp, r3
 800dbc0:	9b07      	ldr	r3, [sp, #28]
 800dbc2:	2b02      	cmp	r3, #2
 800dbc4:	dd1e      	ble.n	800dc04 <_dtoa_r+0x964>
 800dbc6:	f1bb 0f00 	cmp.w	fp, #0
 800dbca:	f47f adb1 	bne.w	800d730 <_dtoa_r+0x490>
 800dbce:	4621      	mov	r1, r4
 800dbd0:	465b      	mov	r3, fp
 800dbd2:	2205      	movs	r2, #5
 800dbd4:	4648      	mov	r0, r9
 800dbd6:	f000 fa95 	bl	800e104 <__multadd>
 800dbda:	4601      	mov	r1, r0
 800dbdc:	4604      	mov	r4, r0
 800dbde:	9802      	ldr	r0, [sp, #8]
 800dbe0:	f000 fca0 	bl	800e524 <__mcmp>
 800dbe4:	2800      	cmp	r0, #0
 800dbe6:	f77f ada3 	ble.w	800d730 <_dtoa_r+0x490>
 800dbea:	4656      	mov	r6, sl
 800dbec:	2331      	movs	r3, #49	@ 0x31
 800dbee:	f806 3b01 	strb.w	r3, [r6], #1
 800dbf2:	f108 0801 	add.w	r8, r8, #1
 800dbf6:	e59f      	b.n	800d738 <_dtoa_r+0x498>
 800dbf8:	9c03      	ldr	r4, [sp, #12]
 800dbfa:	46b8      	mov	r8, r7
 800dbfc:	4625      	mov	r5, r4
 800dbfe:	e7f4      	b.n	800dbea <_dtoa_r+0x94a>
 800dc00:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800dc04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	f000 8101 	beq.w	800de0e <_dtoa_r+0xb6e>
 800dc0c:	2e00      	cmp	r6, #0
 800dc0e:	dd05      	ble.n	800dc1c <_dtoa_r+0x97c>
 800dc10:	4629      	mov	r1, r5
 800dc12:	4632      	mov	r2, r6
 800dc14:	4648      	mov	r0, r9
 800dc16:	f000 fc19 	bl	800e44c <__lshift>
 800dc1a:	4605      	mov	r5, r0
 800dc1c:	9b08      	ldr	r3, [sp, #32]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d05c      	beq.n	800dcdc <_dtoa_r+0xa3c>
 800dc22:	6869      	ldr	r1, [r5, #4]
 800dc24:	4648      	mov	r0, r9
 800dc26:	f000 fa0b 	bl	800e040 <_Balloc>
 800dc2a:	4606      	mov	r6, r0
 800dc2c:	b928      	cbnz	r0, 800dc3a <_dtoa_r+0x99a>
 800dc2e:	4b82      	ldr	r3, [pc, #520]	@ (800de38 <_dtoa_r+0xb98>)
 800dc30:	4602      	mov	r2, r0
 800dc32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dc36:	f7ff bb4a 	b.w	800d2ce <_dtoa_r+0x2e>
 800dc3a:	692a      	ldr	r2, [r5, #16]
 800dc3c:	3202      	adds	r2, #2
 800dc3e:	0092      	lsls	r2, r2, #2
 800dc40:	f105 010c 	add.w	r1, r5, #12
 800dc44:	300c      	adds	r0, #12
 800dc46:	f7ff fa94 	bl	800d172 <memcpy>
 800dc4a:	2201      	movs	r2, #1
 800dc4c:	4631      	mov	r1, r6
 800dc4e:	4648      	mov	r0, r9
 800dc50:	f000 fbfc 	bl	800e44c <__lshift>
 800dc54:	f10a 0301 	add.w	r3, sl, #1
 800dc58:	9300      	str	r3, [sp, #0]
 800dc5a:	eb0a 030b 	add.w	r3, sl, fp
 800dc5e:	9308      	str	r3, [sp, #32]
 800dc60:	9b04      	ldr	r3, [sp, #16]
 800dc62:	f003 0301 	and.w	r3, r3, #1
 800dc66:	462f      	mov	r7, r5
 800dc68:	9306      	str	r3, [sp, #24]
 800dc6a:	4605      	mov	r5, r0
 800dc6c:	9b00      	ldr	r3, [sp, #0]
 800dc6e:	9802      	ldr	r0, [sp, #8]
 800dc70:	4621      	mov	r1, r4
 800dc72:	f103 3bff 	add.w	fp, r3, #4294967295
 800dc76:	f7ff fa8a 	bl	800d18e <quorem>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	3330      	adds	r3, #48	@ 0x30
 800dc7e:	9003      	str	r0, [sp, #12]
 800dc80:	4639      	mov	r1, r7
 800dc82:	9802      	ldr	r0, [sp, #8]
 800dc84:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc86:	f000 fc4d 	bl	800e524 <__mcmp>
 800dc8a:	462a      	mov	r2, r5
 800dc8c:	9004      	str	r0, [sp, #16]
 800dc8e:	4621      	mov	r1, r4
 800dc90:	4648      	mov	r0, r9
 800dc92:	f000 fc63 	bl	800e55c <__mdiff>
 800dc96:	68c2      	ldr	r2, [r0, #12]
 800dc98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc9a:	4606      	mov	r6, r0
 800dc9c:	bb02      	cbnz	r2, 800dce0 <_dtoa_r+0xa40>
 800dc9e:	4601      	mov	r1, r0
 800dca0:	9802      	ldr	r0, [sp, #8]
 800dca2:	f000 fc3f 	bl	800e524 <__mcmp>
 800dca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dca8:	4602      	mov	r2, r0
 800dcaa:	4631      	mov	r1, r6
 800dcac:	4648      	mov	r0, r9
 800dcae:	920c      	str	r2, [sp, #48]	@ 0x30
 800dcb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcb2:	f000 fa05 	bl	800e0c0 <_Bfree>
 800dcb6:	9b07      	ldr	r3, [sp, #28]
 800dcb8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dcba:	9e00      	ldr	r6, [sp, #0]
 800dcbc:	ea42 0103 	orr.w	r1, r2, r3
 800dcc0:	9b06      	ldr	r3, [sp, #24]
 800dcc2:	4319      	orrs	r1, r3
 800dcc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcc6:	d10d      	bne.n	800dce4 <_dtoa_r+0xa44>
 800dcc8:	2b39      	cmp	r3, #57	@ 0x39
 800dcca:	d027      	beq.n	800dd1c <_dtoa_r+0xa7c>
 800dccc:	9a04      	ldr	r2, [sp, #16]
 800dcce:	2a00      	cmp	r2, #0
 800dcd0:	dd01      	ble.n	800dcd6 <_dtoa_r+0xa36>
 800dcd2:	9b03      	ldr	r3, [sp, #12]
 800dcd4:	3331      	adds	r3, #49	@ 0x31
 800dcd6:	f88b 3000 	strb.w	r3, [fp]
 800dcda:	e52e      	b.n	800d73a <_dtoa_r+0x49a>
 800dcdc:	4628      	mov	r0, r5
 800dcde:	e7b9      	b.n	800dc54 <_dtoa_r+0x9b4>
 800dce0:	2201      	movs	r2, #1
 800dce2:	e7e2      	b.n	800dcaa <_dtoa_r+0xa0a>
 800dce4:	9904      	ldr	r1, [sp, #16]
 800dce6:	2900      	cmp	r1, #0
 800dce8:	db04      	blt.n	800dcf4 <_dtoa_r+0xa54>
 800dcea:	9807      	ldr	r0, [sp, #28]
 800dcec:	4301      	orrs	r1, r0
 800dcee:	9806      	ldr	r0, [sp, #24]
 800dcf0:	4301      	orrs	r1, r0
 800dcf2:	d120      	bne.n	800dd36 <_dtoa_r+0xa96>
 800dcf4:	2a00      	cmp	r2, #0
 800dcf6:	ddee      	ble.n	800dcd6 <_dtoa_r+0xa36>
 800dcf8:	9902      	ldr	r1, [sp, #8]
 800dcfa:	9300      	str	r3, [sp, #0]
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	4648      	mov	r0, r9
 800dd00:	f000 fba4 	bl	800e44c <__lshift>
 800dd04:	4621      	mov	r1, r4
 800dd06:	9002      	str	r0, [sp, #8]
 800dd08:	f000 fc0c 	bl	800e524 <__mcmp>
 800dd0c:	2800      	cmp	r0, #0
 800dd0e:	9b00      	ldr	r3, [sp, #0]
 800dd10:	dc02      	bgt.n	800dd18 <_dtoa_r+0xa78>
 800dd12:	d1e0      	bne.n	800dcd6 <_dtoa_r+0xa36>
 800dd14:	07da      	lsls	r2, r3, #31
 800dd16:	d5de      	bpl.n	800dcd6 <_dtoa_r+0xa36>
 800dd18:	2b39      	cmp	r3, #57	@ 0x39
 800dd1a:	d1da      	bne.n	800dcd2 <_dtoa_r+0xa32>
 800dd1c:	2339      	movs	r3, #57	@ 0x39
 800dd1e:	f88b 3000 	strb.w	r3, [fp]
 800dd22:	4633      	mov	r3, r6
 800dd24:	461e      	mov	r6, r3
 800dd26:	3b01      	subs	r3, #1
 800dd28:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dd2c:	2a39      	cmp	r2, #57	@ 0x39
 800dd2e:	d04e      	beq.n	800ddce <_dtoa_r+0xb2e>
 800dd30:	3201      	adds	r2, #1
 800dd32:	701a      	strb	r2, [r3, #0]
 800dd34:	e501      	b.n	800d73a <_dtoa_r+0x49a>
 800dd36:	2a00      	cmp	r2, #0
 800dd38:	dd03      	ble.n	800dd42 <_dtoa_r+0xaa2>
 800dd3a:	2b39      	cmp	r3, #57	@ 0x39
 800dd3c:	d0ee      	beq.n	800dd1c <_dtoa_r+0xa7c>
 800dd3e:	3301      	adds	r3, #1
 800dd40:	e7c9      	b.n	800dcd6 <_dtoa_r+0xa36>
 800dd42:	9a00      	ldr	r2, [sp, #0]
 800dd44:	9908      	ldr	r1, [sp, #32]
 800dd46:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dd4a:	428a      	cmp	r2, r1
 800dd4c:	d028      	beq.n	800dda0 <_dtoa_r+0xb00>
 800dd4e:	9902      	ldr	r1, [sp, #8]
 800dd50:	2300      	movs	r3, #0
 800dd52:	220a      	movs	r2, #10
 800dd54:	4648      	mov	r0, r9
 800dd56:	f000 f9d5 	bl	800e104 <__multadd>
 800dd5a:	42af      	cmp	r7, r5
 800dd5c:	9002      	str	r0, [sp, #8]
 800dd5e:	f04f 0300 	mov.w	r3, #0
 800dd62:	f04f 020a 	mov.w	r2, #10
 800dd66:	4639      	mov	r1, r7
 800dd68:	4648      	mov	r0, r9
 800dd6a:	d107      	bne.n	800dd7c <_dtoa_r+0xadc>
 800dd6c:	f000 f9ca 	bl	800e104 <__multadd>
 800dd70:	4607      	mov	r7, r0
 800dd72:	4605      	mov	r5, r0
 800dd74:	9b00      	ldr	r3, [sp, #0]
 800dd76:	3301      	adds	r3, #1
 800dd78:	9300      	str	r3, [sp, #0]
 800dd7a:	e777      	b.n	800dc6c <_dtoa_r+0x9cc>
 800dd7c:	f000 f9c2 	bl	800e104 <__multadd>
 800dd80:	4629      	mov	r1, r5
 800dd82:	4607      	mov	r7, r0
 800dd84:	2300      	movs	r3, #0
 800dd86:	220a      	movs	r2, #10
 800dd88:	4648      	mov	r0, r9
 800dd8a:	f000 f9bb 	bl	800e104 <__multadd>
 800dd8e:	4605      	mov	r5, r0
 800dd90:	e7f0      	b.n	800dd74 <_dtoa_r+0xad4>
 800dd92:	f1bb 0f00 	cmp.w	fp, #0
 800dd96:	bfcc      	ite	gt
 800dd98:	465e      	movgt	r6, fp
 800dd9a:	2601      	movle	r6, #1
 800dd9c:	4456      	add	r6, sl
 800dd9e:	2700      	movs	r7, #0
 800dda0:	9902      	ldr	r1, [sp, #8]
 800dda2:	9300      	str	r3, [sp, #0]
 800dda4:	2201      	movs	r2, #1
 800dda6:	4648      	mov	r0, r9
 800dda8:	f000 fb50 	bl	800e44c <__lshift>
 800ddac:	4621      	mov	r1, r4
 800ddae:	9002      	str	r0, [sp, #8]
 800ddb0:	f000 fbb8 	bl	800e524 <__mcmp>
 800ddb4:	2800      	cmp	r0, #0
 800ddb6:	dcb4      	bgt.n	800dd22 <_dtoa_r+0xa82>
 800ddb8:	d102      	bne.n	800ddc0 <_dtoa_r+0xb20>
 800ddba:	9b00      	ldr	r3, [sp, #0]
 800ddbc:	07db      	lsls	r3, r3, #31
 800ddbe:	d4b0      	bmi.n	800dd22 <_dtoa_r+0xa82>
 800ddc0:	4633      	mov	r3, r6
 800ddc2:	461e      	mov	r6, r3
 800ddc4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddc8:	2a30      	cmp	r2, #48	@ 0x30
 800ddca:	d0fa      	beq.n	800ddc2 <_dtoa_r+0xb22>
 800ddcc:	e4b5      	b.n	800d73a <_dtoa_r+0x49a>
 800ddce:	459a      	cmp	sl, r3
 800ddd0:	d1a8      	bne.n	800dd24 <_dtoa_r+0xa84>
 800ddd2:	2331      	movs	r3, #49	@ 0x31
 800ddd4:	f108 0801 	add.w	r8, r8, #1
 800ddd8:	f88a 3000 	strb.w	r3, [sl]
 800dddc:	e4ad      	b.n	800d73a <_dtoa_r+0x49a>
 800ddde:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dde0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800de3c <_dtoa_r+0xb9c>
 800dde4:	b11b      	cbz	r3, 800ddee <_dtoa_r+0xb4e>
 800dde6:	f10a 0308 	add.w	r3, sl, #8
 800ddea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ddec:	6013      	str	r3, [r2, #0]
 800ddee:	4650      	mov	r0, sl
 800ddf0:	b017      	add	sp, #92	@ 0x5c
 800ddf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddf6:	9b07      	ldr	r3, [sp, #28]
 800ddf8:	2b01      	cmp	r3, #1
 800ddfa:	f77f ae2e 	ble.w	800da5a <_dtoa_r+0x7ba>
 800ddfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800de00:	9308      	str	r3, [sp, #32]
 800de02:	2001      	movs	r0, #1
 800de04:	e64d      	b.n	800daa2 <_dtoa_r+0x802>
 800de06:	f1bb 0f00 	cmp.w	fp, #0
 800de0a:	f77f aed9 	ble.w	800dbc0 <_dtoa_r+0x920>
 800de0e:	4656      	mov	r6, sl
 800de10:	9802      	ldr	r0, [sp, #8]
 800de12:	4621      	mov	r1, r4
 800de14:	f7ff f9bb 	bl	800d18e <quorem>
 800de18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800de1c:	f806 3b01 	strb.w	r3, [r6], #1
 800de20:	eba6 020a 	sub.w	r2, r6, sl
 800de24:	4593      	cmp	fp, r2
 800de26:	ddb4      	ble.n	800dd92 <_dtoa_r+0xaf2>
 800de28:	9902      	ldr	r1, [sp, #8]
 800de2a:	2300      	movs	r3, #0
 800de2c:	220a      	movs	r2, #10
 800de2e:	4648      	mov	r0, r9
 800de30:	f000 f968 	bl	800e104 <__multadd>
 800de34:	9002      	str	r0, [sp, #8]
 800de36:	e7eb      	b.n	800de10 <_dtoa_r+0xb70>
 800de38:	0801c314 	.word	0x0801c314
 800de3c:	0801c298 	.word	0x0801c298

0800de40 <_free_r>:
 800de40:	b538      	push	{r3, r4, r5, lr}
 800de42:	4605      	mov	r5, r0
 800de44:	2900      	cmp	r1, #0
 800de46:	d041      	beq.n	800decc <_free_r+0x8c>
 800de48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de4c:	1f0c      	subs	r4, r1, #4
 800de4e:	2b00      	cmp	r3, #0
 800de50:	bfb8      	it	lt
 800de52:	18e4      	addlt	r4, r4, r3
 800de54:	f000 f8e8 	bl	800e028 <__malloc_lock>
 800de58:	4a1d      	ldr	r2, [pc, #116]	@ (800ded0 <_free_r+0x90>)
 800de5a:	6813      	ldr	r3, [r2, #0]
 800de5c:	b933      	cbnz	r3, 800de6c <_free_r+0x2c>
 800de5e:	6063      	str	r3, [r4, #4]
 800de60:	6014      	str	r4, [r2, #0]
 800de62:	4628      	mov	r0, r5
 800de64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de68:	f000 b8e4 	b.w	800e034 <__malloc_unlock>
 800de6c:	42a3      	cmp	r3, r4
 800de6e:	d908      	bls.n	800de82 <_free_r+0x42>
 800de70:	6820      	ldr	r0, [r4, #0]
 800de72:	1821      	adds	r1, r4, r0
 800de74:	428b      	cmp	r3, r1
 800de76:	bf01      	itttt	eq
 800de78:	6819      	ldreq	r1, [r3, #0]
 800de7a:	685b      	ldreq	r3, [r3, #4]
 800de7c:	1809      	addeq	r1, r1, r0
 800de7e:	6021      	streq	r1, [r4, #0]
 800de80:	e7ed      	b.n	800de5e <_free_r+0x1e>
 800de82:	461a      	mov	r2, r3
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	b10b      	cbz	r3, 800de8c <_free_r+0x4c>
 800de88:	42a3      	cmp	r3, r4
 800de8a:	d9fa      	bls.n	800de82 <_free_r+0x42>
 800de8c:	6811      	ldr	r1, [r2, #0]
 800de8e:	1850      	adds	r0, r2, r1
 800de90:	42a0      	cmp	r0, r4
 800de92:	d10b      	bne.n	800deac <_free_r+0x6c>
 800de94:	6820      	ldr	r0, [r4, #0]
 800de96:	4401      	add	r1, r0
 800de98:	1850      	adds	r0, r2, r1
 800de9a:	4283      	cmp	r3, r0
 800de9c:	6011      	str	r1, [r2, #0]
 800de9e:	d1e0      	bne.n	800de62 <_free_r+0x22>
 800dea0:	6818      	ldr	r0, [r3, #0]
 800dea2:	685b      	ldr	r3, [r3, #4]
 800dea4:	6053      	str	r3, [r2, #4]
 800dea6:	4408      	add	r0, r1
 800dea8:	6010      	str	r0, [r2, #0]
 800deaa:	e7da      	b.n	800de62 <_free_r+0x22>
 800deac:	d902      	bls.n	800deb4 <_free_r+0x74>
 800deae:	230c      	movs	r3, #12
 800deb0:	602b      	str	r3, [r5, #0]
 800deb2:	e7d6      	b.n	800de62 <_free_r+0x22>
 800deb4:	6820      	ldr	r0, [r4, #0]
 800deb6:	1821      	adds	r1, r4, r0
 800deb8:	428b      	cmp	r3, r1
 800deba:	bf04      	itt	eq
 800debc:	6819      	ldreq	r1, [r3, #0]
 800debe:	685b      	ldreq	r3, [r3, #4]
 800dec0:	6063      	str	r3, [r4, #4]
 800dec2:	bf04      	itt	eq
 800dec4:	1809      	addeq	r1, r1, r0
 800dec6:	6021      	streq	r1, [r4, #0]
 800dec8:	6054      	str	r4, [r2, #4]
 800deca:	e7ca      	b.n	800de62 <_free_r+0x22>
 800decc:	bd38      	pop	{r3, r4, r5, pc}
 800dece:	bf00      	nop
 800ded0:	200005c0 	.word	0x200005c0

0800ded4 <malloc>:
 800ded4:	4b02      	ldr	r3, [pc, #8]	@ (800dee0 <malloc+0xc>)
 800ded6:	4601      	mov	r1, r0
 800ded8:	6818      	ldr	r0, [r3, #0]
 800deda:	f000 b825 	b.w	800df28 <_malloc_r>
 800dede:	bf00      	nop
 800dee0:	20000024 	.word	0x20000024

0800dee4 <sbrk_aligned>:
 800dee4:	b570      	push	{r4, r5, r6, lr}
 800dee6:	4e0f      	ldr	r6, [pc, #60]	@ (800df24 <sbrk_aligned+0x40>)
 800dee8:	460c      	mov	r4, r1
 800deea:	6831      	ldr	r1, [r6, #0]
 800deec:	4605      	mov	r5, r0
 800deee:	b911      	cbnz	r1, 800def6 <sbrk_aligned+0x12>
 800def0:	f001 f804 	bl	800eefc <_sbrk_r>
 800def4:	6030      	str	r0, [r6, #0]
 800def6:	4621      	mov	r1, r4
 800def8:	4628      	mov	r0, r5
 800defa:	f000 ffff 	bl	800eefc <_sbrk_r>
 800defe:	1c43      	adds	r3, r0, #1
 800df00:	d103      	bne.n	800df0a <sbrk_aligned+0x26>
 800df02:	f04f 34ff 	mov.w	r4, #4294967295
 800df06:	4620      	mov	r0, r4
 800df08:	bd70      	pop	{r4, r5, r6, pc}
 800df0a:	1cc4      	adds	r4, r0, #3
 800df0c:	f024 0403 	bic.w	r4, r4, #3
 800df10:	42a0      	cmp	r0, r4
 800df12:	d0f8      	beq.n	800df06 <sbrk_aligned+0x22>
 800df14:	1a21      	subs	r1, r4, r0
 800df16:	4628      	mov	r0, r5
 800df18:	f000 fff0 	bl	800eefc <_sbrk_r>
 800df1c:	3001      	adds	r0, #1
 800df1e:	d1f2      	bne.n	800df06 <sbrk_aligned+0x22>
 800df20:	e7ef      	b.n	800df02 <sbrk_aligned+0x1e>
 800df22:	bf00      	nop
 800df24:	200005bc 	.word	0x200005bc

0800df28 <_malloc_r>:
 800df28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df2c:	1ccd      	adds	r5, r1, #3
 800df2e:	f025 0503 	bic.w	r5, r5, #3
 800df32:	3508      	adds	r5, #8
 800df34:	2d0c      	cmp	r5, #12
 800df36:	bf38      	it	cc
 800df38:	250c      	movcc	r5, #12
 800df3a:	2d00      	cmp	r5, #0
 800df3c:	4606      	mov	r6, r0
 800df3e:	db01      	blt.n	800df44 <_malloc_r+0x1c>
 800df40:	42a9      	cmp	r1, r5
 800df42:	d904      	bls.n	800df4e <_malloc_r+0x26>
 800df44:	230c      	movs	r3, #12
 800df46:	6033      	str	r3, [r6, #0]
 800df48:	2000      	movs	r0, #0
 800df4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e024 <_malloc_r+0xfc>
 800df52:	f000 f869 	bl	800e028 <__malloc_lock>
 800df56:	f8d8 3000 	ldr.w	r3, [r8]
 800df5a:	461c      	mov	r4, r3
 800df5c:	bb44      	cbnz	r4, 800dfb0 <_malloc_r+0x88>
 800df5e:	4629      	mov	r1, r5
 800df60:	4630      	mov	r0, r6
 800df62:	f7ff ffbf 	bl	800dee4 <sbrk_aligned>
 800df66:	1c43      	adds	r3, r0, #1
 800df68:	4604      	mov	r4, r0
 800df6a:	d158      	bne.n	800e01e <_malloc_r+0xf6>
 800df6c:	f8d8 4000 	ldr.w	r4, [r8]
 800df70:	4627      	mov	r7, r4
 800df72:	2f00      	cmp	r7, #0
 800df74:	d143      	bne.n	800dffe <_malloc_r+0xd6>
 800df76:	2c00      	cmp	r4, #0
 800df78:	d04b      	beq.n	800e012 <_malloc_r+0xea>
 800df7a:	6823      	ldr	r3, [r4, #0]
 800df7c:	4639      	mov	r1, r7
 800df7e:	4630      	mov	r0, r6
 800df80:	eb04 0903 	add.w	r9, r4, r3
 800df84:	f000 ffba 	bl	800eefc <_sbrk_r>
 800df88:	4581      	cmp	r9, r0
 800df8a:	d142      	bne.n	800e012 <_malloc_r+0xea>
 800df8c:	6821      	ldr	r1, [r4, #0]
 800df8e:	1a6d      	subs	r5, r5, r1
 800df90:	4629      	mov	r1, r5
 800df92:	4630      	mov	r0, r6
 800df94:	f7ff ffa6 	bl	800dee4 <sbrk_aligned>
 800df98:	3001      	adds	r0, #1
 800df9a:	d03a      	beq.n	800e012 <_malloc_r+0xea>
 800df9c:	6823      	ldr	r3, [r4, #0]
 800df9e:	442b      	add	r3, r5
 800dfa0:	6023      	str	r3, [r4, #0]
 800dfa2:	f8d8 3000 	ldr.w	r3, [r8]
 800dfa6:	685a      	ldr	r2, [r3, #4]
 800dfa8:	bb62      	cbnz	r2, 800e004 <_malloc_r+0xdc>
 800dfaa:	f8c8 7000 	str.w	r7, [r8]
 800dfae:	e00f      	b.n	800dfd0 <_malloc_r+0xa8>
 800dfb0:	6822      	ldr	r2, [r4, #0]
 800dfb2:	1b52      	subs	r2, r2, r5
 800dfb4:	d420      	bmi.n	800dff8 <_malloc_r+0xd0>
 800dfb6:	2a0b      	cmp	r2, #11
 800dfb8:	d917      	bls.n	800dfea <_malloc_r+0xc2>
 800dfba:	1961      	adds	r1, r4, r5
 800dfbc:	42a3      	cmp	r3, r4
 800dfbe:	6025      	str	r5, [r4, #0]
 800dfc0:	bf18      	it	ne
 800dfc2:	6059      	strne	r1, [r3, #4]
 800dfc4:	6863      	ldr	r3, [r4, #4]
 800dfc6:	bf08      	it	eq
 800dfc8:	f8c8 1000 	streq.w	r1, [r8]
 800dfcc:	5162      	str	r2, [r4, r5]
 800dfce:	604b      	str	r3, [r1, #4]
 800dfd0:	4630      	mov	r0, r6
 800dfd2:	f000 f82f 	bl	800e034 <__malloc_unlock>
 800dfd6:	f104 000b 	add.w	r0, r4, #11
 800dfda:	1d23      	adds	r3, r4, #4
 800dfdc:	f020 0007 	bic.w	r0, r0, #7
 800dfe0:	1ac2      	subs	r2, r0, r3
 800dfe2:	bf1c      	itt	ne
 800dfe4:	1a1b      	subne	r3, r3, r0
 800dfe6:	50a3      	strne	r3, [r4, r2]
 800dfe8:	e7af      	b.n	800df4a <_malloc_r+0x22>
 800dfea:	6862      	ldr	r2, [r4, #4]
 800dfec:	42a3      	cmp	r3, r4
 800dfee:	bf0c      	ite	eq
 800dff0:	f8c8 2000 	streq.w	r2, [r8]
 800dff4:	605a      	strne	r2, [r3, #4]
 800dff6:	e7eb      	b.n	800dfd0 <_malloc_r+0xa8>
 800dff8:	4623      	mov	r3, r4
 800dffa:	6864      	ldr	r4, [r4, #4]
 800dffc:	e7ae      	b.n	800df5c <_malloc_r+0x34>
 800dffe:	463c      	mov	r4, r7
 800e000:	687f      	ldr	r7, [r7, #4]
 800e002:	e7b6      	b.n	800df72 <_malloc_r+0x4a>
 800e004:	461a      	mov	r2, r3
 800e006:	685b      	ldr	r3, [r3, #4]
 800e008:	42a3      	cmp	r3, r4
 800e00a:	d1fb      	bne.n	800e004 <_malloc_r+0xdc>
 800e00c:	2300      	movs	r3, #0
 800e00e:	6053      	str	r3, [r2, #4]
 800e010:	e7de      	b.n	800dfd0 <_malloc_r+0xa8>
 800e012:	230c      	movs	r3, #12
 800e014:	6033      	str	r3, [r6, #0]
 800e016:	4630      	mov	r0, r6
 800e018:	f000 f80c 	bl	800e034 <__malloc_unlock>
 800e01c:	e794      	b.n	800df48 <_malloc_r+0x20>
 800e01e:	6005      	str	r5, [r0, #0]
 800e020:	e7d6      	b.n	800dfd0 <_malloc_r+0xa8>
 800e022:	bf00      	nop
 800e024:	200005c0 	.word	0x200005c0

0800e028 <__malloc_lock>:
 800e028:	4801      	ldr	r0, [pc, #4]	@ (800e030 <__malloc_lock+0x8>)
 800e02a:	f7ff b8a0 	b.w	800d16e <__retarget_lock_acquire_recursive>
 800e02e:	bf00      	nop
 800e030:	200005b8 	.word	0x200005b8

0800e034 <__malloc_unlock>:
 800e034:	4801      	ldr	r0, [pc, #4]	@ (800e03c <__malloc_unlock+0x8>)
 800e036:	f7ff b89b 	b.w	800d170 <__retarget_lock_release_recursive>
 800e03a:	bf00      	nop
 800e03c:	200005b8 	.word	0x200005b8

0800e040 <_Balloc>:
 800e040:	b570      	push	{r4, r5, r6, lr}
 800e042:	69c6      	ldr	r6, [r0, #28]
 800e044:	4604      	mov	r4, r0
 800e046:	460d      	mov	r5, r1
 800e048:	b976      	cbnz	r6, 800e068 <_Balloc+0x28>
 800e04a:	2010      	movs	r0, #16
 800e04c:	f7ff ff42 	bl	800ded4 <malloc>
 800e050:	4602      	mov	r2, r0
 800e052:	61e0      	str	r0, [r4, #28]
 800e054:	b920      	cbnz	r0, 800e060 <_Balloc+0x20>
 800e056:	4b18      	ldr	r3, [pc, #96]	@ (800e0b8 <_Balloc+0x78>)
 800e058:	4818      	ldr	r0, [pc, #96]	@ (800e0bc <_Balloc+0x7c>)
 800e05a:	216b      	movs	r1, #107	@ 0x6b
 800e05c:	f000 ff5e 	bl	800ef1c <__assert_func>
 800e060:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e064:	6006      	str	r6, [r0, #0]
 800e066:	60c6      	str	r6, [r0, #12]
 800e068:	69e6      	ldr	r6, [r4, #28]
 800e06a:	68f3      	ldr	r3, [r6, #12]
 800e06c:	b183      	cbz	r3, 800e090 <_Balloc+0x50>
 800e06e:	69e3      	ldr	r3, [r4, #28]
 800e070:	68db      	ldr	r3, [r3, #12]
 800e072:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e076:	b9b8      	cbnz	r0, 800e0a8 <_Balloc+0x68>
 800e078:	2101      	movs	r1, #1
 800e07a:	fa01 f605 	lsl.w	r6, r1, r5
 800e07e:	1d72      	adds	r2, r6, #5
 800e080:	0092      	lsls	r2, r2, #2
 800e082:	4620      	mov	r0, r4
 800e084:	f000 ff68 	bl	800ef58 <_calloc_r>
 800e088:	b160      	cbz	r0, 800e0a4 <_Balloc+0x64>
 800e08a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e08e:	e00e      	b.n	800e0ae <_Balloc+0x6e>
 800e090:	2221      	movs	r2, #33	@ 0x21
 800e092:	2104      	movs	r1, #4
 800e094:	4620      	mov	r0, r4
 800e096:	f000 ff5f 	bl	800ef58 <_calloc_r>
 800e09a:	69e3      	ldr	r3, [r4, #28]
 800e09c:	60f0      	str	r0, [r6, #12]
 800e09e:	68db      	ldr	r3, [r3, #12]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d1e4      	bne.n	800e06e <_Balloc+0x2e>
 800e0a4:	2000      	movs	r0, #0
 800e0a6:	bd70      	pop	{r4, r5, r6, pc}
 800e0a8:	6802      	ldr	r2, [r0, #0]
 800e0aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e0b4:	e7f7      	b.n	800e0a6 <_Balloc+0x66>
 800e0b6:	bf00      	nop
 800e0b8:	0801c2a5 	.word	0x0801c2a5
 800e0bc:	0801c325 	.word	0x0801c325

0800e0c0 <_Bfree>:
 800e0c0:	b570      	push	{r4, r5, r6, lr}
 800e0c2:	69c6      	ldr	r6, [r0, #28]
 800e0c4:	4605      	mov	r5, r0
 800e0c6:	460c      	mov	r4, r1
 800e0c8:	b976      	cbnz	r6, 800e0e8 <_Bfree+0x28>
 800e0ca:	2010      	movs	r0, #16
 800e0cc:	f7ff ff02 	bl	800ded4 <malloc>
 800e0d0:	4602      	mov	r2, r0
 800e0d2:	61e8      	str	r0, [r5, #28]
 800e0d4:	b920      	cbnz	r0, 800e0e0 <_Bfree+0x20>
 800e0d6:	4b09      	ldr	r3, [pc, #36]	@ (800e0fc <_Bfree+0x3c>)
 800e0d8:	4809      	ldr	r0, [pc, #36]	@ (800e100 <_Bfree+0x40>)
 800e0da:	218f      	movs	r1, #143	@ 0x8f
 800e0dc:	f000 ff1e 	bl	800ef1c <__assert_func>
 800e0e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0e4:	6006      	str	r6, [r0, #0]
 800e0e6:	60c6      	str	r6, [r0, #12]
 800e0e8:	b13c      	cbz	r4, 800e0fa <_Bfree+0x3a>
 800e0ea:	69eb      	ldr	r3, [r5, #28]
 800e0ec:	6862      	ldr	r2, [r4, #4]
 800e0ee:	68db      	ldr	r3, [r3, #12]
 800e0f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e0f4:	6021      	str	r1, [r4, #0]
 800e0f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e0fa:	bd70      	pop	{r4, r5, r6, pc}
 800e0fc:	0801c2a5 	.word	0x0801c2a5
 800e100:	0801c325 	.word	0x0801c325

0800e104 <__multadd>:
 800e104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e108:	690d      	ldr	r5, [r1, #16]
 800e10a:	4607      	mov	r7, r0
 800e10c:	460c      	mov	r4, r1
 800e10e:	461e      	mov	r6, r3
 800e110:	f101 0c14 	add.w	ip, r1, #20
 800e114:	2000      	movs	r0, #0
 800e116:	f8dc 3000 	ldr.w	r3, [ip]
 800e11a:	b299      	uxth	r1, r3
 800e11c:	fb02 6101 	mla	r1, r2, r1, r6
 800e120:	0c1e      	lsrs	r6, r3, #16
 800e122:	0c0b      	lsrs	r3, r1, #16
 800e124:	fb02 3306 	mla	r3, r2, r6, r3
 800e128:	b289      	uxth	r1, r1
 800e12a:	3001      	adds	r0, #1
 800e12c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e130:	4285      	cmp	r5, r0
 800e132:	f84c 1b04 	str.w	r1, [ip], #4
 800e136:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e13a:	dcec      	bgt.n	800e116 <__multadd+0x12>
 800e13c:	b30e      	cbz	r6, 800e182 <__multadd+0x7e>
 800e13e:	68a3      	ldr	r3, [r4, #8]
 800e140:	42ab      	cmp	r3, r5
 800e142:	dc19      	bgt.n	800e178 <__multadd+0x74>
 800e144:	6861      	ldr	r1, [r4, #4]
 800e146:	4638      	mov	r0, r7
 800e148:	3101      	adds	r1, #1
 800e14a:	f7ff ff79 	bl	800e040 <_Balloc>
 800e14e:	4680      	mov	r8, r0
 800e150:	b928      	cbnz	r0, 800e15e <__multadd+0x5a>
 800e152:	4602      	mov	r2, r0
 800e154:	4b0c      	ldr	r3, [pc, #48]	@ (800e188 <__multadd+0x84>)
 800e156:	480d      	ldr	r0, [pc, #52]	@ (800e18c <__multadd+0x88>)
 800e158:	21ba      	movs	r1, #186	@ 0xba
 800e15a:	f000 fedf 	bl	800ef1c <__assert_func>
 800e15e:	6922      	ldr	r2, [r4, #16]
 800e160:	3202      	adds	r2, #2
 800e162:	f104 010c 	add.w	r1, r4, #12
 800e166:	0092      	lsls	r2, r2, #2
 800e168:	300c      	adds	r0, #12
 800e16a:	f7ff f802 	bl	800d172 <memcpy>
 800e16e:	4621      	mov	r1, r4
 800e170:	4638      	mov	r0, r7
 800e172:	f7ff ffa5 	bl	800e0c0 <_Bfree>
 800e176:	4644      	mov	r4, r8
 800e178:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e17c:	3501      	adds	r5, #1
 800e17e:	615e      	str	r6, [r3, #20]
 800e180:	6125      	str	r5, [r4, #16]
 800e182:	4620      	mov	r0, r4
 800e184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e188:	0801c314 	.word	0x0801c314
 800e18c:	0801c325 	.word	0x0801c325

0800e190 <__hi0bits>:
 800e190:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e194:	4603      	mov	r3, r0
 800e196:	bf36      	itet	cc
 800e198:	0403      	lslcc	r3, r0, #16
 800e19a:	2000      	movcs	r0, #0
 800e19c:	2010      	movcc	r0, #16
 800e19e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e1a2:	bf3c      	itt	cc
 800e1a4:	021b      	lslcc	r3, r3, #8
 800e1a6:	3008      	addcc	r0, #8
 800e1a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e1ac:	bf3c      	itt	cc
 800e1ae:	011b      	lslcc	r3, r3, #4
 800e1b0:	3004      	addcc	r0, #4
 800e1b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1b6:	bf3c      	itt	cc
 800e1b8:	009b      	lslcc	r3, r3, #2
 800e1ba:	3002      	addcc	r0, #2
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	db05      	blt.n	800e1cc <__hi0bits+0x3c>
 800e1c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e1c4:	f100 0001 	add.w	r0, r0, #1
 800e1c8:	bf08      	it	eq
 800e1ca:	2020      	moveq	r0, #32
 800e1cc:	4770      	bx	lr

0800e1ce <__lo0bits>:
 800e1ce:	6803      	ldr	r3, [r0, #0]
 800e1d0:	4602      	mov	r2, r0
 800e1d2:	f013 0007 	ands.w	r0, r3, #7
 800e1d6:	d00b      	beq.n	800e1f0 <__lo0bits+0x22>
 800e1d8:	07d9      	lsls	r1, r3, #31
 800e1da:	d421      	bmi.n	800e220 <__lo0bits+0x52>
 800e1dc:	0798      	lsls	r0, r3, #30
 800e1de:	bf49      	itett	mi
 800e1e0:	085b      	lsrmi	r3, r3, #1
 800e1e2:	089b      	lsrpl	r3, r3, #2
 800e1e4:	2001      	movmi	r0, #1
 800e1e6:	6013      	strmi	r3, [r2, #0]
 800e1e8:	bf5c      	itt	pl
 800e1ea:	6013      	strpl	r3, [r2, #0]
 800e1ec:	2002      	movpl	r0, #2
 800e1ee:	4770      	bx	lr
 800e1f0:	b299      	uxth	r1, r3
 800e1f2:	b909      	cbnz	r1, 800e1f8 <__lo0bits+0x2a>
 800e1f4:	0c1b      	lsrs	r3, r3, #16
 800e1f6:	2010      	movs	r0, #16
 800e1f8:	b2d9      	uxtb	r1, r3
 800e1fa:	b909      	cbnz	r1, 800e200 <__lo0bits+0x32>
 800e1fc:	3008      	adds	r0, #8
 800e1fe:	0a1b      	lsrs	r3, r3, #8
 800e200:	0719      	lsls	r1, r3, #28
 800e202:	bf04      	itt	eq
 800e204:	091b      	lsreq	r3, r3, #4
 800e206:	3004      	addeq	r0, #4
 800e208:	0799      	lsls	r1, r3, #30
 800e20a:	bf04      	itt	eq
 800e20c:	089b      	lsreq	r3, r3, #2
 800e20e:	3002      	addeq	r0, #2
 800e210:	07d9      	lsls	r1, r3, #31
 800e212:	d403      	bmi.n	800e21c <__lo0bits+0x4e>
 800e214:	085b      	lsrs	r3, r3, #1
 800e216:	f100 0001 	add.w	r0, r0, #1
 800e21a:	d003      	beq.n	800e224 <__lo0bits+0x56>
 800e21c:	6013      	str	r3, [r2, #0]
 800e21e:	4770      	bx	lr
 800e220:	2000      	movs	r0, #0
 800e222:	4770      	bx	lr
 800e224:	2020      	movs	r0, #32
 800e226:	4770      	bx	lr

0800e228 <__i2b>:
 800e228:	b510      	push	{r4, lr}
 800e22a:	460c      	mov	r4, r1
 800e22c:	2101      	movs	r1, #1
 800e22e:	f7ff ff07 	bl	800e040 <_Balloc>
 800e232:	4602      	mov	r2, r0
 800e234:	b928      	cbnz	r0, 800e242 <__i2b+0x1a>
 800e236:	4b05      	ldr	r3, [pc, #20]	@ (800e24c <__i2b+0x24>)
 800e238:	4805      	ldr	r0, [pc, #20]	@ (800e250 <__i2b+0x28>)
 800e23a:	f240 1145 	movw	r1, #325	@ 0x145
 800e23e:	f000 fe6d 	bl	800ef1c <__assert_func>
 800e242:	2301      	movs	r3, #1
 800e244:	6144      	str	r4, [r0, #20]
 800e246:	6103      	str	r3, [r0, #16]
 800e248:	bd10      	pop	{r4, pc}
 800e24a:	bf00      	nop
 800e24c:	0801c314 	.word	0x0801c314
 800e250:	0801c325 	.word	0x0801c325

0800e254 <__multiply>:
 800e254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e258:	4617      	mov	r7, r2
 800e25a:	690a      	ldr	r2, [r1, #16]
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	429a      	cmp	r2, r3
 800e260:	bfa8      	it	ge
 800e262:	463b      	movge	r3, r7
 800e264:	4689      	mov	r9, r1
 800e266:	bfa4      	itt	ge
 800e268:	460f      	movge	r7, r1
 800e26a:	4699      	movge	r9, r3
 800e26c:	693d      	ldr	r5, [r7, #16]
 800e26e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	6879      	ldr	r1, [r7, #4]
 800e276:	eb05 060a 	add.w	r6, r5, sl
 800e27a:	42b3      	cmp	r3, r6
 800e27c:	b085      	sub	sp, #20
 800e27e:	bfb8      	it	lt
 800e280:	3101      	addlt	r1, #1
 800e282:	f7ff fedd 	bl	800e040 <_Balloc>
 800e286:	b930      	cbnz	r0, 800e296 <__multiply+0x42>
 800e288:	4602      	mov	r2, r0
 800e28a:	4b41      	ldr	r3, [pc, #260]	@ (800e390 <__multiply+0x13c>)
 800e28c:	4841      	ldr	r0, [pc, #260]	@ (800e394 <__multiply+0x140>)
 800e28e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e292:	f000 fe43 	bl	800ef1c <__assert_func>
 800e296:	f100 0414 	add.w	r4, r0, #20
 800e29a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e29e:	4623      	mov	r3, r4
 800e2a0:	2200      	movs	r2, #0
 800e2a2:	4573      	cmp	r3, lr
 800e2a4:	d320      	bcc.n	800e2e8 <__multiply+0x94>
 800e2a6:	f107 0814 	add.w	r8, r7, #20
 800e2aa:	f109 0114 	add.w	r1, r9, #20
 800e2ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e2b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e2b6:	9302      	str	r3, [sp, #8]
 800e2b8:	1beb      	subs	r3, r5, r7
 800e2ba:	3b15      	subs	r3, #21
 800e2bc:	f023 0303 	bic.w	r3, r3, #3
 800e2c0:	3304      	adds	r3, #4
 800e2c2:	3715      	adds	r7, #21
 800e2c4:	42bd      	cmp	r5, r7
 800e2c6:	bf38      	it	cc
 800e2c8:	2304      	movcc	r3, #4
 800e2ca:	9301      	str	r3, [sp, #4]
 800e2cc:	9b02      	ldr	r3, [sp, #8]
 800e2ce:	9103      	str	r1, [sp, #12]
 800e2d0:	428b      	cmp	r3, r1
 800e2d2:	d80c      	bhi.n	800e2ee <__multiply+0x9a>
 800e2d4:	2e00      	cmp	r6, #0
 800e2d6:	dd03      	ble.n	800e2e0 <__multiply+0x8c>
 800e2d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d055      	beq.n	800e38c <__multiply+0x138>
 800e2e0:	6106      	str	r6, [r0, #16]
 800e2e2:	b005      	add	sp, #20
 800e2e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2e8:	f843 2b04 	str.w	r2, [r3], #4
 800e2ec:	e7d9      	b.n	800e2a2 <__multiply+0x4e>
 800e2ee:	f8b1 a000 	ldrh.w	sl, [r1]
 800e2f2:	f1ba 0f00 	cmp.w	sl, #0
 800e2f6:	d01f      	beq.n	800e338 <__multiply+0xe4>
 800e2f8:	46c4      	mov	ip, r8
 800e2fa:	46a1      	mov	r9, r4
 800e2fc:	2700      	movs	r7, #0
 800e2fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e302:	f8d9 3000 	ldr.w	r3, [r9]
 800e306:	fa1f fb82 	uxth.w	fp, r2
 800e30a:	b29b      	uxth	r3, r3
 800e30c:	fb0a 330b 	mla	r3, sl, fp, r3
 800e310:	443b      	add	r3, r7
 800e312:	f8d9 7000 	ldr.w	r7, [r9]
 800e316:	0c12      	lsrs	r2, r2, #16
 800e318:	0c3f      	lsrs	r7, r7, #16
 800e31a:	fb0a 7202 	mla	r2, sl, r2, r7
 800e31e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e322:	b29b      	uxth	r3, r3
 800e324:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e328:	4565      	cmp	r5, ip
 800e32a:	f849 3b04 	str.w	r3, [r9], #4
 800e32e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e332:	d8e4      	bhi.n	800e2fe <__multiply+0xaa>
 800e334:	9b01      	ldr	r3, [sp, #4]
 800e336:	50e7      	str	r7, [r4, r3]
 800e338:	9b03      	ldr	r3, [sp, #12]
 800e33a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e33e:	3104      	adds	r1, #4
 800e340:	f1b9 0f00 	cmp.w	r9, #0
 800e344:	d020      	beq.n	800e388 <__multiply+0x134>
 800e346:	6823      	ldr	r3, [r4, #0]
 800e348:	4647      	mov	r7, r8
 800e34a:	46a4      	mov	ip, r4
 800e34c:	f04f 0a00 	mov.w	sl, #0
 800e350:	f8b7 b000 	ldrh.w	fp, [r7]
 800e354:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e358:	fb09 220b 	mla	r2, r9, fp, r2
 800e35c:	4452      	add	r2, sl
 800e35e:	b29b      	uxth	r3, r3
 800e360:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e364:	f84c 3b04 	str.w	r3, [ip], #4
 800e368:	f857 3b04 	ldr.w	r3, [r7], #4
 800e36c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e370:	f8bc 3000 	ldrh.w	r3, [ip]
 800e374:	fb09 330a 	mla	r3, r9, sl, r3
 800e378:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e37c:	42bd      	cmp	r5, r7
 800e37e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e382:	d8e5      	bhi.n	800e350 <__multiply+0xfc>
 800e384:	9a01      	ldr	r2, [sp, #4]
 800e386:	50a3      	str	r3, [r4, r2]
 800e388:	3404      	adds	r4, #4
 800e38a:	e79f      	b.n	800e2cc <__multiply+0x78>
 800e38c:	3e01      	subs	r6, #1
 800e38e:	e7a1      	b.n	800e2d4 <__multiply+0x80>
 800e390:	0801c314 	.word	0x0801c314
 800e394:	0801c325 	.word	0x0801c325

0800e398 <__pow5mult>:
 800e398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e39c:	4615      	mov	r5, r2
 800e39e:	f012 0203 	ands.w	r2, r2, #3
 800e3a2:	4607      	mov	r7, r0
 800e3a4:	460e      	mov	r6, r1
 800e3a6:	d007      	beq.n	800e3b8 <__pow5mult+0x20>
 800e3a8:	4c25      	ldr	r4, [pc, #148]	@ (800e440 <__pow5mult+0xa8>)
 800e3aa:	3a01      	subs	r2, #1
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e3b2:	f7ff fea7 	bl	800e104 <__multadd>
 800e3b6:	4606      	mov	r6, r0
 800e3b8:	10ad      	asrs	r5, r5, #2
 800e3ba:	d03d      	beq.n	800e438 <__pow5mult+0xa0>
 800e3bc:	69fc      	ldr	r4, [r7, #28]
 800e3be:	b97c      	cbnz	r4, 800e3e0 <__pow5mult+0x48>
 800e3c0:	2010      	movs	r0, #16
 800e3c2:	f7ff fd87 	bl	800ded4 <malloc>
 800e3c6:	4602      	mov	r2, r0
 800e3c8:	61f8      	str	r0, [r7, #28]
 800e3ca:	b928      	cbnz	r0, 800e3d8 <__pow5mult+0x40>
 800e3cc:	4b1d      	ldr	r3, [pc, #116]	@ (800e444 <__pow5mult+0xac>)
 800e3ce:	481e      	ldr	r0, [pc, #120]	@ (800e448 <__pow5mult+0xb0>)
 800e3d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e3d4:	f000 fda2 	bl	800ef1c <__assert_func>
 800e3d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e3dc:	6004      	str	r4, [r0, #0]
 800e3de:	60c4      	str	r4, [r0, #12]
 800e3e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e3e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e3e8:	b94c      	cbnz	r4, 800e3fe <__pow5mult+0x66>
 800e3ea:	f240 2171 	movw	r1, #625	@ 0x271
 800e3ee:	4638      	mov	r0, r7
 800e3f0:	f7ff ff1a 	bl	800e228 <__i2b>
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800e3fa:	4604      	mov	r4, r0
 800e3fc:	6003      	str	r3, [r0, #0]
 800e3fe:	f04f 0900 	mov.w	r9, #0
 800e402:	07eb      	lsls	r3, r5, #31
 800e404:	d50a      	bpl.n	800e41c <__pow5mult+0x84>
 800e406:	4631      	mov	r1, r6
 800e408:	4622      	mov	r2, r4
 800e40a:	4638      	mov	r0, r7
 800e40c:	f7ff ff22 	bl	800e254 <__multiply>
 800e410:	4631      	mov	r1, r6
 800e412:	4680      	mov	r8, r0
 800e414:	4638      	mov	r0, r7
 800e416:	f7ff fe53 	bl	800e0c0 <_Bfree>
 800e41a:	4646      	mov	r6, r8
 800e41c:	106d      	asrs	r5, r5, #1
 800e41e:	d00b      	beq.n	800e438 <__pow5mult+0xa0>
 800e420:	6820      	ldr	r0, [r4, #0]
 800e422:	b938      	cbnz	r0, 800e434 <__pow5mult+0x9c>
 800e424:	4622      	mov	r2, r4
 800e426:	4621      	mov	r1, r4
 800e428:	4638      	mov	r0, r7
 800e42a:	f7ff ff13 	bl	800e254 <__multiply>
 800e42e:	6020      	str	r0, [r4, #0]
 800e430:	f8c0 9000 	str.w	r9, [r0]
 800e434:	4604      	mov	r4, r0
 800e436:	e7e4      	b.n	800e402 <__pow5mult+0x6a>
 800e438:	4630      	mov	r0, r6
 800e43a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e43e:	bf00      	nop
 800e440:	0801c3d8 	.word	0x0801c3d8
 800e444:	0801c2a5 	.word	0x0801c2a5
 800e448:	0801c325 	.word	0x0801c325

0800e44c <__lshift>:
 800e44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e450:	460c      	mov	r4, r1
 800e452:	6849      	ldr	r1, [r1, #4]
 800e454:	6923      	ldr	r3, [r4, #16]
 800e456:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e45a:	68a3      	ldr	r3, [r4, #8]
 800e45c:	4607      	mov	r7, r0
 800e45e:	4691      	mov	r9, r2
 800e460:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e464:	f108 0601 	add.w	r6, r8, #1
 800e468:	42b3      	cmp	r3, r6
 800e46a:	db0b      	blt.n	800e484 <__lshift+0x38>
 800e46c:	4638      	mov	r0, r7
 800e46e:	f7ff fde7 	bl	800e040 <_Balloc>
 800e472:	4605      	mov	r5, r0
 800e474:	b948      	cbnz	r0, 800e48a <__lshift+0x3e>
 800e476:	4602      	mov	r2, r0
 800e478:	4b28      	ldr	r3, [pc, #160]	@ (800e51c <__lshift+0xd0>)
 800e47a:	4829      	ldr	r0, [pc, #164]	@ (800e520 <__lshift+0xd4>)
 800e47c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e480:	f000 fd4c 	bl	800ef1c <__assert_func>
 800e484:	3101      	adds	r1, #1
 800e486:	005b      	lsls	r3, r3, #1
 800e488:	e7ee      	b.n	800e468 <__lshift+0x1c>
 800e48a:	2300      	movs	r3, #0
 800e48c:	f100 0114 	add.w	r1, r0, #20
 800e490:	f100 0210 	add.w	r2, r0, #16
 800e494:	4618      	mov	r0, r3
 800e496:	4553      	cmp	r3, sl
 800e498:	db33      	blt.n	800e502 <__lshift+0xb6>
 800e49a:	6920      	ldr	r0, [r4, #16]
 800e49c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4a0:	f104 0314 	add.w	r3, r4, #20
 800e4a4:	f019 091f 	ands.w	r9, r9, #31
 800e4a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e4b0:	d02b      	beq.n	800e50a <__lshift+0xbe>
 800e4b2:	f1c9 0e20 	rsb	lr, r9, #32
 800e4b6:	468a      	mov	sl, r1
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	6818      	ldr	r0, [r3, #0]
 800e4bc:	fa00 f009 	lsl.w	r0, r0, r9
 800e4c0:	4310      	orrs	r0, r2
 800e4c2:	f84a 0b04 	str.w	r0, [sl], #4
 800e4c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4ca:	459c      	cmp	ip, r3
 800e4cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800e4d0:	d8f3      	bhi.n	800e4ba <__lshift+0x6e>
 800e4d2:	ebac 0304 	sub.w	r3, ip, r4
 800e4d6:	3b15      	subs	r3, #21
 800e4d8:	f023 0303 	bic.w	r3, r3, #3
 800e4dc:	3304      	adds	r3, #4
 800e4de:	f104 0015 	add.w	r0, r4, #21
 800e4e2:	4560      	cmp	r0, ip
 800e4e4:	bf88      	it	hi
 800e4e6:	2304      	movhi	r3, #4
 800e4e8:	50ca      	str	r2, [r1, r3]
 800e4ea:	b10a      	cbz	r2, 800e4f0 <__lshift+0xa4>
 800e4ec:	f108 0602 	add.w	r6, r8, #2
 800e4f0:	3e01      	subs	r6, #1
 800e4f2:	4638      	mov	r0, r7
 800e4f4:	612e      	str	r6, [r5, #16]
 800e4f6:	4621      	mov	r1, r4
 800e4f8:	f7ff fde2 	bl	800e0c0 <_Bfree>
 800e4fc:	4628      	mov	r0, r5
 800e4fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e502:	f842 0f04 	str.w	r0, [r2, #4]!
 800e506:	3301      	adds	r3, #1
 800e508:	e7c5      	b.n	800e496 <__lshift+0x4a>
 800e50a:	3904      	subs	r1, #4
 800e50c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e510:	f841 2f04 	str.w	r2, [r1, #4]!
 800e514:	459c      	cmp	ip, r3
 800e516:	d8f9      	bhi.n	800e50c <__lshift+0xc0>
 800e518:	e7ea      	b.n	800e4f0 <__lshift+0xa4>
 800e51a:	bf00      	nop
 800e51c:	0801c314 	.word	0x0801c314
 800e520:	0801c325 	.word	0x0801c325

0800e524 <__mcmp>:
 800e524:	690a      	ldr	r2, [r1, #16]
 800e526:	4603      	mov	r3, r0
 800e528:	6900      	ldr	r0, [r0, #16]
 800e52a:	1a80      	subs	r0, r0, r2
 800e52c:	b530      	push	{r4, r5, lr}
 800e52e:	d10e      	bne.n	800e54e <__mcmp+0x2a>
 800e530:	3314      	adds	r3, #20
 800e532:	3114      	adds	r1, #20
 800e534:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e538:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e53c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e540:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e544:	4295      	cmp	r5, r2
 800e546:	d003      	beq.n	800e550 <__mcmp+0x2c>
 800e548:	d205      	bcs.n	800e556 <__mcmp+0x32>
 800e54a:	f04f 30ff 	mov.w	r0, #4294967295
 800e54e:	bd30      	pop	{r4, r5, pc}
 800e550:	42a3      	cmp	r3, r4
 800e552:	d3f3      	bcc.n	800e53c <__mcmp+0x18>
 800e554:	e7fb      	b.n	800e54e <__mcmp+0x2a>
 800e556:	2001      	movs	r0, #1
 800e558:	e7f9      	b.n	800e54e <__mcmp+0x2a>
	...

0800e55c <__mdiff>:
 800e55c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e560:	4689      	mov	r9, r1
 800e562:	4606      	mov	r6, r0
 800e564:	4611      	mov	r1, r2
 800e566:	4648      	mov	r0, r9
 800e568:	4614      	mov	r4, r2
 800e56a:	f7ff ffdb 	bl	800e524 <__mcmp>
 800e56e:	1e05      	subs	r5, r0, #0
 800e570:	d112      	bne.n	800e598 <__mdiff+0x3c>
 800e572:	4629      	mov	r1, r5
 800e574:	4630      	mov	r0, r6
 800e576:	f7ff fd63 	bl	800e040 <_Balloc>
 800e57a:	4602      	mov	r2, r0
 800e57c:	b928      	cbnz	r0, 800e58a <__mdiff+0x2e>
 800e57e:	4b3f      	ldr	r3, [pc, #252]	@ (800e67c <__mdiff+0x120>)
 800e580:	f240 2137 	movw	r1, #567	@ 0x237
 800e584:	483e      	ldr	r0, [pc, #248]	@ (800e680 <__mdiff+0x124>)
 800e586:	f000 fcc9 	bl	800ef1c <__assert_func>
 800e58a:	2301      	movs	r3, #1
 800e58c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e590:	4610      	mov	r0, r2
 800e592:	b003      	add	sp, #12
 800e594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e598:	bfbc      	itt	lt
 800e59a:	464b      	movlt	r3, r9
 800e59c:	46a1      	movlt	r9, r4
 800e59e:	4630      	mov	r0, r6
 800e5a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e5a4:	bfba      	itte	lt
 800e5a6:	461c      	movlt	r4, r3
 800e5a8:	2501      	movlt	r5, #1
 800e5aa:	2500      	movge	r5, #0
 800e5ac:	f7ff fd48 	bl	800e040 <_Balloc>
 800e5b0:	4602      	mov	r2, r0
 800e5b2:	b918      	cbnz	r0, 800e5bc <__mdiff+0x60>
 800e5b4:	4b31      	ldr	r3, [pc, #196]	@ (800e67c <__mdiff+0x120>)
 800e5b6:	f240 2145 	movw	r1, #581	@ 0x245
 800e5ba:	e7e3      	b.n	800e584 <__mdiff+0x28>
 800e5bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e5c0:	6926      	ldr	r6, [r4, #16]
 800e5c2:	60c5      	str	r5, [r0, #12]
 800e5c4:	f109 0310 	add.w	r3, r9, #16
 800e5c8:	f109 0514 	add.w	r5, r9, #20
 800e5cc:	f104 0e14 	add.w	lr, r4, #20
 800e5d0:	f100 0b14 	add.w	fp, r0, #20
 800e5d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e5d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e5dc:	9301      	str	r3, [sp, #4]
 800e5de:	46d9      	mov	r9, fp
 800e5e0:	f04f 0c00 	mov.w	ip, #0
 800e5e4:	9b01      	ldr	r3, [sp, #4]
 800e5e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e5ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e5ee:	9301      	str	r3, [sp, #4]
 800e5f0:	fa1f f38a 	uxth.w	r3, sl
 800e5f4:	4619      	mov	r1, r3
 800e5f6:	b283      	uxth	r3, r0
 800e5f8:	1acb      	subs	r3, r1, r3
 800e5fa:	0c00      	lsrs	r0, r0, #16
 800e5fc:	4463      	add	r3, ip
 800e5fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e602:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e606:	b29b      	uxth	r3, r3
 800e608:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e60c:	4576      	cmp	r6, lr
 800e60e:	f849 3b04 	str.w	r3, [r9], #4
 800e612:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e616:	d8e5      	bhi.n	800e5e4 <__mdiff+0x88>
 800e618:	1b33      	subs	r3, r6, r4
 800e61a:	3b15      	subs	r3, #21
 800e61c:	f023 0303 	bic.w	r3, r3, #3
 800e620:	3415      	adds	r4, #21
 800e622:	3304      	adds	r3, #4
 800e624:	42a6      	cmp	r6, r4
 800e626:	bf38      	it	cc
 800e628:	2304      	movcc	r3, #4
 800e62a:	441d      	add	r5, r3
 800e62c:	445b      	add	r3, fp
 800e62e:	461e      	mov	r6, r3
 800e630:	462c      	mov	r4, r5
 800e632:	4544      	cmp	r4, r8
 800e634:	d30e      	bcc.n	800e654 <__mdiff+0xf8>
 800e636:	f108 0103 	add.w	r1, r8, #3
 800e63a:	1b49      	subs	r1, r1, r5
 800e63c:	f021 0103 	bic.w	r1, r1, #3
 800e640:	3d03      	subs	r5, #3
 800e642:	45a8      	cmp	r8, r5
 800e644:	bf38      	it	cc
 800e646:	2100      	movcc	r1, #0
 800e648:	440b      	add	r3, r1
 800e64a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e64e:	b191      	cbz	r1, 800e676 <__mdiff+0x11a>
 800e650:	6117      	str	r7, [r2, #16]
 800e652:	e79d      	b.n	800e590 <__mdiff+0x34>
 800e654:	f854 1b04 	ldr.w	r1, [r4], #4
 800e658:	46e6      	mov	lr, ip
 800e65a:	0c08      	lsrs	r0, r1, #16
 800e65c:	fa1c fc81 	uxtah	ip, ip, r1
 800e660:	4471      	add	r1, lr
 800e662:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e666:	b289      	uxth	r1, r1
 800e668:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e66c:	f846 1b04 	str.w	r1, [r6], #4
 800e670:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e674:	e7dd      	b.n	800e632 <__mdiff+0xd6>
 800e676:	3f01      	subs	r7, #1
 800e678:	e7e7      	b.n	800e64a <__mdiff+0xee>
 800e67a:	bf00      	nop
 800e67c:	0801c314 	.word	0x0801c314
 800e680:	0801c325 	.word	0x0801c325

0800e684 <__d2b>:
 800e684:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e688:	460f      	mov	r7, r1
 800e68a:	2101      	movs	r1, #1
 800e68c:	ec59 8b10 	vmov	r8, r9, d0
 800e690:	4616      	mov	r6, r2
 800e692:	f7ff fcd5 	bl	800e040 <_Balloc>
 800e696:	4604      	mov	r4, r0
 800e698:	b930      	cbnz	r0, 800e6a8 <__d2b+0x24>
 800e69a:	4602      	mov	r2, r0
 800e69c:	4b23      	ldr	r3, [pc, #140]	@ (800e72c <__d2b+0xa8>)
 800e69e:	4824      	ldr	r0, [pc, #144]	@ (800e730 <__d2b+0xac>)
 800e6a0:	f240 310f 	movw	r1, #783	@ 0x30f
 800e6a4:	f000 fc3a 	bl	800ef1c <__assert_func>
 800e6a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e6ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e6b0:	b10d      	cbz	r5, 800e6b6 <__d2b+0x32>
 800e6b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e6b6:	9301      	str	r3, [sp, #4]
 800e6b8:	f1b8 0300 	subs.w	r3, r8, #0
 800e6bc:	d023      	beq.n	800e706 <__d2b+0x82>
 800e6be:	4668      	mov	r0, sp
 800e6c0:	9300      	str	r3, [sp, #0]
 800e6c2:	f7ff fd84 	bl	800e1ce <__lo0bits>
 800e6c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e6ca:	b1d0      	cbz	r0, 800e702 <__d2b+0x7e>
 800e6cc:	f1c0 0320 	rsb	r3, r0, #32
 800e6d0:	fa02 f303 	lsl.w	r3, r2, r3
 800e6d4:	430b      	orrs	r3, r1
 800e6d6:	40c2      	lsrs	r2, r0
 800e6d8:	6163      	str	r3, [r4, #20]
 800e6da:	9201      	str	r2, [sp, #4]
 800e6dc:	9b01      	ldr	r3, [sp, #4]
 800e6de:	61a3      	str	r3, [r4, #24]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	bf0c      	ite	eq
 800e6e4:	2201      	moveq	r2, #1
 800e6e6:	2202      	movne	r2, #2
 800e6e8:	6122      	str	r2, [r4, #16]
 800e6ea:	b1a5      	cbz	r5, 800e716 <__d2b+0x92>
 800e6ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e6f0:	4405      	add	r5, r0
 800e6f2:	603d      	str	r5, [r7, #0]
 800e6f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e6f8:	6030      	str	r0, [r6, #0]
 800e6fa:	4620      	mov	r0, r4
 800e6fc:	b003      	add	sp, #12
 800e6fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e702:	6161      	str	r1, [r4, #20]
 800e704:	e7ea      	b.n	800e6dc <__d2b+0x58>
 800e706:	a801      	add	r0, sp, #4
 800e708:	f7ff fd61 	bl	800e1ce <__lo0bits>
 800e70c:	9b01      	ldr	r3, [sp, #4]
 800e70e:	6163      	str	r3, [r4, #20]
 800e710:	3020      	adds	r0, #32
 800e712:	2201      	movs	r2, #1
 800e714:	e7e8      	b.n	800e6e8 <__d2b+0x64>
 800e716:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e71a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e71e:	6038      	str	r0, [r7, #0]
 800e720:	6918      	ldr	r0, [r3, #16]
 800e722:	f7ff fd35 	bl	800e190 <__hi0bits>
 800e726:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e72a:	e7e5      	b.n	800e6f8 <__d2b+0x74>
 800e72c:	0801c314 	.word	0x0801c314
 800e730:	0801c325 	.word	0x0801c325

0800e734 <__ssputs_r>:
 800e734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e738:	688e      	ldr	r6, [r1, #8]
 800e73a:	461f      	mov	r7, r3
 800e73c:	42be      	cmp	r6, r7
 800e73e:	680b      	ldr	r3, [r1, #0]
 800e740:	4682      	mov	sl, r0
 800e742:	460c      	mov	r4, r1
 800e744:	4690      	mov	r8, r2
 800e746:	d82d      	bhi.n	800e7a4 <__ssputs_r+0x70>
 800e748:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e74c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e750:	d026      	beq.n	800e7a0 <__ssputs_r+0x6c>
 800e752:	6965      	ldr	r5, [r4, #20]
 800e754:	6909      	ldr	r1, [r1, #16]
 800e756:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e75a:	eba3 0901 	sub.w	r9, r3, r1
 800e75e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e762:	1c7b      	adds	r3, r7, #1
 800e764:	444b      	add	r3, r9
 800e766:	106d      	asrs	r5, r5, #1
 800e768:	429d      	cmp	r5, r3
 800e76a:	bf38      	it	cc
 800e76c:	461d      	movcc	r5, r3
 800e76e:	0553      	lsls	r3, r2, #21
 800e770:	d527      	bpl.n	800e7c2 <__ssputs_r+0x8e>
 800e772:	4629      	mov	r1, r5
 800e774:	f7ff fbd8 	bl	800df28 <_malloc_r>
 800e778:	4606      	mov	r6, r0
 800e77a:	b360      	cbz	r0, 800e7d6 <__ssputs_r+0xa2>
 800e77c:	6921      	ldr	r1, [r4, #16]
 800e77e:	464a      	mov	r2, r9
 800e780:	f7fe fcf7 	bl	800d172 <memcpy>
 800e784:	89a3      	ldrh	r3, [r4, #12]
 800e786:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e78a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e78e:	81a3      	strh	r3, [r4, #12]
 800e790:	6126      	str	r6, [r4, #16]
 800e792:	6165      	str	r5, [r4, #20]
 800e794:	444e      	add	r6, r9
 800e796:	eba5 0509 	sub.w	r5, r5, r9
 800e79a:	6026      	str	r6, [r4, #0]
 800e79c:	60a5      	str	r5, [r4, #8]
 800e79e:	463e      	mov	r6, r7
 800e7a0:	42be      	cmp	r6, r7
 800e7a2:	d900      	bls.n	800e7a6 <__ssputs_r+0x72>
 800e7a4:	463e      	mov	r6, r7
 800e7a6:	6820      	ldr	r0, [r4, #0]
 800e7a8:	4632      	mov	r2, r6
 800e7aa:	4641      	mov	r1, r8
 800e7ac:	f000 fb6a 	bl	800ee84 <memmove>
 800e7b0:	68a3      	ldr	r3, [r4, #8]
 800e7b2:	1b9b      	subs	r3, r3, r6
 800e7b4:	60a3      	str	r3, [r4, #8]
 800e7b6:	6823      	ldr	r3, [r4, #0]
 800e7b8:	4433      	add	r3, r6
 800e7ba:	6023      	str	r3, [r4, #0]
 800e7bc:	2000      	movs	r0, #0
 800e7be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7c2:	462a      	mov	r2, r5
 800e7c4:	f000 fbee 	bl	800efa4 <_realloc_r>
 800e7c8:	4606      	mov	r6, r0
 800e7ca:	2800      	cmp	r0, #0
 800e7cc:	d1e0      	bne.n	800e790 <__ssputs_r+0x5c>
 800e7ce:	6921      	ldr	r1, [r4, #16]
 800e7d0:	4650      	mov	r0, sl
 800e7d2:	f7ff fb35 	bl	800de40 <_free_r>
 800e7d6:	230c      	movs	r3, #12
 800e7d8:	f8ca 3000 	str.w	r3, [sl]
 800e7dc:	89a3      	ldrh	r3, [r4, #12]
 800e7de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7e2:	81a3      	strh	r3, [r4, #12]
 800e7e4:	f04f 30ff 	mov.w	r0, #4294967295
 800e7e8:	e7e9      	b.n	800e7be <__ssputs_r+0x8a>
	...

0800e7ec <_svfiprintf_r>:
 800e7ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7f0:	4698      	mov	r8, r3
 800e7f2:	898b      	ldrh	r3, [r1, #12]
 800e7f4:	061b      	lsls	r3, r3, #24
 800e7f6:	b09d      	sub	sp, #116	@ 0x74
 800e7f8:	4607      	mov	r7, r0
 800e7fa:	460d      	mov	r5, r1
 800e7fc:	4614      	mov	r4, r2
 800e7fe:	d510      	bpl.n	800e822 <_svfiprintf_r+0x36>
 800e800:	690b      	ldr	r3, [r1, #16]
 800e802:	b973      	cbnz	r3, 800e822 <_svfiprintf_r+0x36>
 800e804:	2140      	movs	r1, #64	@ 0x40
 800e806:	f7ff fb8f 	bl	800df28 <_malloc_r>
 800e80a:	6028      	str	r0, [r5, #0]
 800e80c:	6128      	str	r0, [r5, #16]
 800e80e:	b930      	cbnz	r0, 800e81e <_svfiprintf_r+0x32>
 800e810:	230c      	movs	r3, #12
 800e812:	603b      	str	r3, [r7, #0]
 800e814:	f04f 30ff 	mov.w	r0, #4294967295
 800e818:	b01d      	add	sp, #116	@ 0x74
 800e81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e81e:	2340      	movs	r3, #64	@ 0x40
 800e820:	616b      	str	r3, [r5, #20]
 800e822:	2300      	movs	r3, #0
 800e824:	9309      	str	r3, [sp, #36]	@ 0x24
 800e826:	2320      	movs	r3, #32
 800e828:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e82c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e830:	2330      	movs	r3, #48	@ 0x30
 800e832:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e9d0 <_svfiprintf_r+0x1e4>
 800e836:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e83a:	f04f 0901 	mov.w	r9, #1
 800e83e:	4623      	mov	r3, r4
 800e840:	469a      	mov	sl, r3
 800e842:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e846:	b10a      	cbz	r2, 800e84c <_svfiprintf_r+0x60>
 800e848:	2a25      	cmp	r2, #37	@ 0x25
 800e84a:	d1f9      	bne.n	800e840 <_svfiprintf_r+0x54>
 800e84c:	ebba 0b04 	subs.w	fp, sl, r4
 800e850:	d00b      	beq.n	800e86a <_svfiprintf_r+0x7e>
 800e852:	465b      	mov	r3, fp
 800e854:	4622      	mov	r2, r4
 800e856:	4629      	mov	r1, r5
 800e858:	4638      	mov	r0, r7
 800e85a:	f7ff ff6b 	bl	800e734 <__ssputs_r>
 800e85e:	3001      	adds	r0, #1
 800e860:	f000 80a7 	beq.w	800e9b2 <_svfiprintf_r+0x1c6>
 800e864:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e866:	445a      	add	r2, fp
 800e868:	9209      	str	r2, [sp, #36]	@ 0x24
 800e86a:	f89a 3000 	ldrb.w	r3, [sl]
 800e86e:	2b00      	cmp	r3, #0
 800e870:	f000 809f 	beq.w	800e9b2 <_svfiprintf_r+0x1c6>
 800e874:	2300      	movs	r3, #0
 800e876:	f04f 32ff 	mov.w	r2, #4294967295
 800e87a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e87e:	f10a 0a01 	add.w	sl, sl, #1
 800e882:	9304      	str	r3, [sp, #16]
 800e884:	9307      	str	r3, [sp, #28]
 800e886:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e88a:	931a      	str	r3, [sp, #104]	@ 0x68
 800e88c:	4654      	mov	r4, sl
 800e88e:	2205      	movs	r2, #5
 800e890:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e894:	484e      	ldr	r0, [pc, #312]	@ (800e9d0 <_svfiprintf_r+0x1e4>)
 800e896:	f7f1 fc73 	bl	8000180 <memchr>
 800e89a:	9a04      	ldr	r2, [sp, #16]
 800e89c:	b9d8      	cbnz	r0, 800e8d6 <_svfiprintf_r+0xea>
 800e89e:	06d0      	lsls	r0, r2, #27
 800e8a0:	bf44      	itt	mi
 800e8a2:	2320      	movmi	r3, #32
 800e8a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8a8:	0711      	lsls	r1, r2, #28
 800e8aa:	bf44      	itt	mi
 800e8ac:	232b      	movmi	r3, #43	@ 0x2b
 800e8ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8b2:	f89a 3000 	ldrb.w	r3, [sl]
 800e8b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8b8:	d015      	beq.n	800e8e6 <_svfiprintf_r+0xfa>
 800e8ba:	9a07      	ldr	r2, [sp, #28]
 800e8bc:	4654      	mov	r4, sl
 800e8be:	2000      	movs	r0, #0
 800e8c0:	f04f 0c0a 	mov.w	ip, #10
 800e8c4:	4621      	mov	r1, r4
 800e8c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8ca:	3b30      	subs	r3, #48	@ 0x30
 800e8cc:	2b09      	cmp	r3, #9
 800e8ce:	d94b      	bls.n	800e968 <_svfiprintf_r+0x17c>
 800e8d0:	b1b0      	cbz	r0, 800e900 <_svfiprintf_r+0x114>
 800e8d2:	9207      	str	r2, [sp, #28]
 800e8d4:	e014      	b.n	800e900 <_svfiprintf_r+0x114>
 800e8d6:	eba0 0308 	sub.w	r3, r0, r8
 800e8da:	fa09 f303 	lsl.w	r3, r9, r3
 800e8de:	4313      	orrs	r3, r2
 800e8e0:	9304      	str	r3, [sp, #16]
 800e8e2:	46a2      	mov	sl, r4
 800e8e4:	e7d2      	b.n	800e88c <_svfiprintf_r+0xa0>
 800e8e6:	9b03      	ldr	r3, [sp, #12]
 800e8e8:	1d19      	adds	r1, r3, #4
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	9103      	str	r1, [sp, #12]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	bfbb      	ittet	lt
 800e8f2:	425b      	neglt	r3, r3
 800e8f4:	f042 0202 	orrlt.w	r2, r2, #2
 800e8f8:	9307      	strge	r3, [sp, #28]
 800e8fa:	9307      	strlt	r3, [sp, #28]
 800e8fc:	bfb8      	it	lt
 800e8fe:	9204      	strlt	r2, [sp, #16]
 800e900:	7823      	ldrb	r3, [r4, #0]
 800e902:	2b2e      	cmp	r3, #46	@ 0x2e
 800e904:	d10a      	bne.n	800e91c <_svfiprintf_r+0x130>
 800e906:	7863      	ldrb	r3, [r4, #1]
 800e908:	2b2a      	cmp	r3, #42	@ 0x2a
 800e90a:	d132      	bne.n	800e972 <_svfiprintf_r+0x186>
 800e90c:	9b03      	ldr	r3, [sp, #12]
 800e90e:	1d1a      	adds	r2, r3, #4
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	9203      	str	r2, [sp, #12]
 800e914:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e918:	3402      	adds	r4, #2
 800e91a:	9305      	str	r3, [sp, #20]
 800e91c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e9e0 <_svfiprintf_r+0x1f4>
 800e920:	7821      	ldrb	r1, [r4, #0]
 800e922:	2203      	movs	r2, #3
 800e924:	4650      	mov	r0, sl
 800e926:	f7f1 fc2b 	bl	8000180 <memchr>
 800e92a:	b138      	cbz	r0, 800e93c <_svfiprintf_r+0x150>
 800e92c:	9b04      	ldr	r3, [sp, #16]
 800e92e:	eba0 000a 	sub.w	r0, r0, sl
 800e932:	2240      	movs	r2, #64	@ 0x40
 800e934:	4082      	lsls	r2, r0
 800e936:	4313      	orrs	r3, r2
 800e938:	3401      	adds	r4, #1
 800e93a:	9304      	str	r3, [sp, #16]
 800e93c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e940:	4824      	ldr	r0, [pc, #144]	@ (800e9d4 <_svfiprintf_r+0x1e8>)
 800e942:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e946:	2206      	movs	r2, #6
 800e948:	f7f1 fc1a 	bl	8000180 <memchr>
 800e94c:	2800      	cmp	r0, #0
 800e94e:	d036      	beq.n	800e9be <_svfiprintf_r+0x1d2>
 800e950:	4b21      	ldr	r3, [pc, #132]	@ (800e9d8 <_svfiprintf_r+0x1ec>)
 800e952:	bb1b      	cbnz	r3, 800e99c <_svfiprintf_r+0x1b0>
 800e954:	9b03      	ldr	r3, [sp, #12]
 800e956:	3307      	adds	r3, #7
 800e958:	f023 0307 	bic.w	r3, r3, #7
 800e95c:	3308      	adds	r3, #8
 800e95e:	9303      	str	r3, [sp, #12]
 800e960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e962:	4433      	add	r3, r6
 800e964:	9309      	str	r3, [sp, #36]	@ 0x24
 800e966:	e76a      	b.n	800e83e <_svfiprintf_r+0x52>
 800e968:	fb0c 3202 	mla	r2, ip, r2, r3
 800e96c:	460c      	mov	r4, r1
 800e96e:	2001      	movs	r0, #1
 800e970:	e7a8      	b.n	800e8c4 <_svfiprintf_r+0xd8>
 800e972:	2300      	movs	r3, #0
 800e974:	3401      	adds	r4, #1
 800e976:	9305      	str	r3, [sp, #20]
 800e978:	4619      	mov	r1, r3
 800e97a:	f04f 0c0a 	mov.w	ip, #10
 800e97e:	4620      	mov	r0, r4
 800e980:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e984:	3a30      	subs	r2, #48	@ 0x30
 800e986:	2a09      	cmp	r2, #9
 800e988:	d903      	bls.n	800e992 <_svfiprintf_r+0x1a6>
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d0c6      	beq.n	800e91c <_svfiprintf_r+0x130>
 800e98e:	9105      	str	r1, [sp, #20]
 800e990:	e7c4      	b.n	800e91c <_svfiprintf_r+0x130>
 800e992:	fb0c 2101 	mla	r1, ip, r1, r2
 800e996:	4604      	mov	r4, r0
 800e998:	2301      	movs	r3, #1
 800e99a:	e7f0      	b.n	800e97e <_svfiprintf_r+0x192>
 800e99c:	ab03      	add	r3, sp, #12
 800e99e:	9300      	str	r3, [sp, #0]
 800e9a0:	462a      	mov	r2, r5
 800e9a2:	4b0e      	ldr	r3, [pc, #56]	@ (800e9dc <_svfiprintf_r+0x1f0>)
 800e9a4:	a904      	add	r1, sp, #16
 800e9a6:	4638      	mov	r0, r7
 800e9a8:	f7fd fd70 	bl	800c48c <_printf_float>
 800e9ac:	1c42      	adds	r2, r0, #1
 800e9ae:	4606      	mov	r6, r0
 800e9b0:	d1d6      	bne.n	800e960 <_svfiprintf_r+0x174>
 800e9b2:	89ab      	ldrh	r3, [r5, #12]
 800e9b4:	065b      	lsls	r3, r3, #25
 800e9b6:	f53f af2d 	bmi.w	800e814 <_svfiprintf_r+0x28>
 800e9ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9bc:	e72c      	b.n	800e818 <_svfiprintf_r+0x2c>
 800e9be:	ab03      	add	r3, sp, #12
 800e9c0:	9300      	str	r3, [sp, #0]
 800e9c2:	462a      	mov	r2, r5
 800e9c4:	4b05      	ldr	r3, [pc, #20]	@ (800e9dc <_svfiprintf_r+0x1f0>)
 800e9c6:	a904      	add	r1, sp, #16
 800e9c8:	4638      	mov	r0, r7
 800e9ca:	f7fd fff7 	bl	800c9bc <_printf_i>
 800e9ce:	e7ed      	b.n	800e9ac <_svfiprintf_r+0x1c0>
 800e9d0:	0801c37e 	.word	0x0801c37e
 800e9d4:	0801c388 	.word	0x0801c388
 800e9d8:	0800c48d 	.word	0x0800c48d
 800e9dc:	0800e735 	.word	0x0800e735
 800e9e0:	0801c384 	.word	0x0801c384

0800e9e4 <__sfputc_r>:
 800e9e4:	6893      	ldr	r3, [r2, #8]
 800e9e6:	3b01      	subs	r3, #1
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	b410      	push	{r4}
 800e9ec:	6093      	str	r3, [r2, #8]
 800e9ee:	da08      	bge.n	800ea02 <__sfputc_r+0x1e>
 800e9f0:	6994      	ldr	r4, [r2, #24]
 800e9f2:	42a3      	cmp	r3, r4
 800e9f4:	db01      	blt.n	800e9fa <__sfputc_r+0x16>
 800e9f6:	290a      	cmp	r1, #10
 800e9f8:	d103      	bne.n	800ea02 <__sfputc_r+0x1e>
 800e9fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e9fe:	f7fe ba92 	b.w	800cf26 <__swbuf_r>
 800ea02:	6813      	ldr	r3, [r2, #0]
 800ea04:	1c58      	adds	r0, r3, #1
 800ea06:	6010      	str	r0, [r2, #0]
 800ea08:	7019      	strb	r1, [r3, #0]
 800ea0a:	4608      	mov	r0, r1
 800ea0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea10:	4770      	bx	lr

0800ea12 <__sfputs_r>:
 800ea12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea14:	4606      	mov	r6, r0
 800ea16:	460f      	mov	r7, r1
 800ea18:	4614      	mov	r4, r2
 800ea1a:	18d5      	adds	r5, r2, r3
 800ea1c:	42ac      	cmp	r4, r5
 800ea1e:	d101      	bne.n	800ea24 <__sfputs_r+0x12>
 800ea20:	2000      	movs	r0, #0
 800ea22:	e007      	b.n	800ea34 <__sfputs_r+0x22>
 800ea24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea28:	463a      	mov	r2, r7
 800ea2a:	4630      	mov	r0, r6
 800ea2c:	f7ff ffda 	bl	800e9e4 <__sfputc_r>
 800ea30:	1c43      	adds	r3, r0, #1
 800ea32:	d1f3      	bne.n	800ea1c <__sfputs_r+0xa>
 800ea34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ea38 <_vfiprintf_r>:
 800ea38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea3c:	460d      	mov	r5, r1
 800ea3e:	b09d      	sub	sp, #116	@ 0x74
 800ea40:	4614      	mov	r4, r2
 800ea42:	4698      	mov	r8, r3
 800ea44:	4606      	mov	r6, r0
 800ea46:	b118      	cbz	r0, 800ea50 <_vfiprintf_r+0x18>
 800ea48:	6a03      	ldr	r3, [r0, #32]
 800ea4a:	b90b      	cbnz	r3, 800ea50 <_vfiprintf_r+0x18>
 800ea4c:	f7fe f960 	bl	800cd10 <__sinit>
 800ea50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea52:	07d9      	lsls	r1, r3, #31
 800ea54:	d405      	bmi.n	800ea62 <_vfiprintf_r+0x2a>
 800ea56:	89ab      	ldrh	r3, [r5, #12]
 800ea58:	059a      	lsls	r2, r3, #22
 800ea5a:	d402      	bmi.n	800ea62 <_vfiprintf_r+0x2a>
 800ea5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea5e:	f7fe fb86 	bl	800d16e <__retarget_lock_acquire_recursive>
 800ea62:	89ab      	ldrh	r3, [r5, #12]
 800ea64:	071b      	lsls	r3, r3, #28
 800ea66:	d501      	bpl.n	800ea6c <_vfiprintf_r+0x34>
 800ea68:	692b      	ldr	r3, [r5, #16]
 800ea6a:	b99b      	cbnz	r3, 800ea94 <_vfiprintf_r+0x5c>
 800ea6c:	4629      	mov	r1, r5
 800ea6e:	4630      	mov	r0, r6
 800ea70:	f7fe fa98 	bl	800cfa4 <__swsetup_r>
 800ea74:	b170      	cbz	r0, 800ea94 <_vfiprintf_r+0x5c>
 800ea76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea78:	07dc      	lsls	r4, r3, #31
 800ea7a:	d504      	bpl.n	800ea86 <_vfiprintf_r+0x4e>
 800ea7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea80:	b01d      	add	sp, #116	@ 0x74
 800ea82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea86:	89ab      	ldrh	r3, [r5, #12]
 800ea88:	0598      	lsls	r0, r3, #22
 800ea8a:	d4f7      	bmi.n	800ea7c <_vfiprintf_r+0x44>
 800ea8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea8e:	f7fe fb6f 	bl	800d170 <__retarget_lock_release_recursive>
 800ea92:	e7f3      	b.n	800ea7c <_vfiprintf_r+0x44>
 800ea94:	2300      	movs	r3, #0
 800ea96:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea98:	2320      	movs	r3, #32
 800ea9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ea9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800eaa2:	2330      	movs	r3, #48	@ 0x30
 800eaa4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ec54 <_vfiprintf_r+0x21c>
 800eaa8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eaac:	f04f 0901 	mov.w	r9, #1
 800eab0:	4623      	mov	r3, r4
 800eab2:	469a      	mov	sl, r3
 800eab4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eab8:	b10a      	cbz	r2, 800eabe <_vfiprintf_r+0x86>
 800eaba:	2a25      	cmp	r2, #37	@ 0x25
 800eabc:	d1f9      	bne.n	800eab2 <_vfiprintf_r+0x7a>
 800eabe:	ebba 0b04 	subs.w	fp, sl, r4
 800eac2:	d00b      	beq.n	800eadc <_vfiprintf_r+0xa4>
 800eac4:	465b      	mov	r3, fp
 800eac6:	4622      	mov	r2, r4
 800eac8:	4629      	mov	r1, r5
 800eaca:	4630      	mov	r0, r6
 800eacc:	f7ff ffa1 	bl	800ea12 <__sfputs_r>
 800ead0:	3001      	adds	r0, #1
 800ead2:	f000 80a7 	beq.w	800ec24 <_vfiprintf_r+0x1ec>
 800ead6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ead8:	445a      	add	r2, fp
 800eada:	9209      	str	r2, [sp, #36]	@ 0x24
 800eadc:	f89a 3000 	ldrb.w	r3, [sl]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	f000 809f 	beq.w	800ec24 <_vfiprintf_r+0x1ec>
 800eae6:	2300      	movs	r3, #0
 800eae8:	f04f 32ff 	mov.w	r2, #4294967295
 800eaec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eaf0:	f10a 0a01 	add.w	sl, sl, #1
 800eaf4:	9304      	str	r3, [sp, #16]
 800eaf6:	9307      	str	r3, [sp, #28]
 800eaf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eafc:	931a      	str	r3, [sp, #104]	@ 0x68
 800eafe:	4654      	mov	r4, sl
 800eb00:	2205      	movs	r2, #5
 800eb02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb06:	4853      	ldr	r0, [pc, #332]	@ (800ec54 <_vfiprintf_r+0x21c>)
 800eb08:	f7f1 fb3a 	bl	8000180 <memchr>
 800eb0c:	9a04      	ldr	r2, [sp, #16]
 800eb0e:	b9d8      	cbnz	r0, 800eb48 <_vfiprintf_r+0x110>
 800eb10:	06d1      	lsls	r1, r2, #27
 800eb12:	bf44      	itt	mi
 800eb14:	2320      	movmi	r3, #32
 800eb16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb1a:	0713      	lsls	r3, r2, #28
 800eb1c:	bf44      	itt	mi
 800eb1e:	232b      	movmi	r3, #43	@ 0x2b
 800eb20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb24:	f89a 3000 	ldrb.w	r3, [sl]
 800eb28:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb2a:	d015      	beq.n	800eb58 <_vfiprintf_r+0x120>
 800eb2c:	9a07      	ldr	r2, [sp, #28]
 800eb2e:	4654      	mov	r4, sl
 800eb30:	2000      	movs	r0, #0
 800eb32:	f04f 0c0a 	mov.w	ip, #10
 800eb36:	4621      	mov	r1, r4
 800eb38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb3c:	3b30      	subs	r3, #48	@ 0x30
 800eb3e:	2b09      	cmp	r3, #9
 800eb40:	d94b      	bls.n	800ebda <_vfiprintf_r+0x1a2>
 800eb42:	b1b0      	cbz	r0, 800eb72 <_vfiprintf_r+0x13a>
 800eb44:	9207      	str	r2, [sp, #28]
 800eb46:	e014      	b.n	800eb72 <_vfiprintf_r+0x13a>
 800eb48:	eba0 0308 	sub.w	r3, r0, r8
 800eb4c:	fa09 f303 	lsl.w	r3, r9, r3
 800eb50:	4313      	orrs	r3, r2
 800eb52:	9304      	str	r3, [sp, #16]
 800eb54:	46a2      	mov	sl, r4
 800eb56:	e7d2      	b.n	800eafe <_vfiprintf_r+0xc6>
 800eb58:	9b03      	ldr	r3, [sp, #12]
 800eb5a:	1d19      	adds	r1, r3, #4
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	9103      	str	r1, [sp, #12]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	bfbb      	ittet	lt
 800eb64:	425b      	neglt	r3, r3
 800eb66:	f042 0202 	orrlt.w	r2, r2, #2
 800eb6a:	9307      	strge	r3, [sp, #28]
 800eb6c:	9307      	strlt	r3, [sp, #28]
 800eb6e:	bfb8      	it	lt
 800eb70:	9204      	strlt	r2, [sp, #16]
 800eb72:	7823      	ldrb	r3, [r4, #0]
 800eb74:	2b2e      	cmp	r3, #46	@ 0x2e
 800eb76:	d10a      	bne.n	800eb8e <_vfiprintf_r+0x156>
 800eb78:	7863      	ldrb	r3, [r4, #1]
 800eb7a:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb7c:	d132      	bne.n	800ebe4 <_vfiprintf_r+0x1ac>
 800eb7e:	9b03      	ldr	r3, [sp, #12]
 800eb80:	1d1a      	adds	r2, r3, #4
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	9203      	str	r2, [sp, #12]
 800eb86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eb8a:	3402      	adds	r4, #2
 800eb8c:	9305      	str	r3, [sp, #20]
 800eb8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ec64 <_vfiprintf_r+0x22c>
 800eb92:	7821      	ldrb	r1, [r4, #0]
 800eb94:	2203      	movs	r2, #3
 800eb96:	4650      	mov	r0, sl
 800eb98:	f7f1 faf2 	bl	8000180 <memchr>
 800eb9c:	b138      	cbz	r0, 800ebae <_vfiprintf_r+0x176>
 800eb9e:	9b04      	ldr	r3, [sp, #16]
 800eba0:	eba0 000a 	sub.w	r0, r0, sl
 800eba4:	2240      	movs	r2, #64	@ 0x40
 800eba6:	4082      	lsls	r2, r0
 800eba8:	4313      	orrs	r3, r2
 800ebaa:	3401      	adds	r4, #1
 800ebac:	9304      	str	r3, [sp, #16]
 800ebae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebb2:	4829      	ldr	r0, [pc, #164]	@ (800ec58 <_vfiprintf_r+0x220>)
 800ebb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ebb8:	2206      	movs	r2, #6
 800ebba:	f7f1 fae1 	bl	8000180 <memchr>
 800ebbe:	2800      	cmp	r0, #0
 800ebc0:	d03f      	beq.n	800ec42 <_vfiprintf_r+0x20a>
 800ebc2:	4b26      	ldr	r3, [pc, #152]	@ (800ec5c <_vfiprintf_r+0x224>)
 800ebc4:	bb1b      	cbnz	r3, 800ec0e <_vfiprintf_r+0x1d6>
 800ebc6:	9b03      	ldr	r3, [sp, #12]
 800ebc8:	3307      	adds	r3, #7
 800ebca:	f023 0307 	bic.w	r3, r3, #7
 800ebce:	3308      	adds	r3, #8
 800ebd0:	9303      	str	r3, [sp, #12]
 800ebd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebd4:	443b      	add	r3, r7
 800ebd6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebd8:	e76a      	b.n	800eab0 <_vfiprintf_r+0x78>
 800ebda:	fb0c 3202 	mla	r2, ip, r2, r3
 800ebde:	460c      	mov	r4, r1
 800ebe0:	2001      	movs	r0, #1
 800ebe2:	e7a8      	b.n	800eb36 <_vfiprintf_r+0xfe>
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	3401      	adds	r4, #1
 800ebe8:	9305      	str	r3, [sp, #20]
 800ebea:	4619      	mov	r1, r3
 800ebec:	f04f 0c0a 	mov.w	ip, #10
 800ebf0:	4620      	mov	r0, r4
 800ebf2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebf6:	3a30      	subs	r2, #48	@ 0x30
 800ebf8:	2a09      	cmp	r2, #9
 800ebfa:	d903      	bls.n	800ec04 <_vfiprintf_r+0x1cc>
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d0c6      	beq.n	800eb8e <_vfiprintf_r+0x156>
 800ec00:	9105      	str	r1, [sp, #20]
 800ec02:	e7c4      	b.n	800eb8e <_vfiprintf_r+0x156>
 800ec04:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec08:	4604      	mov	r4, r0
 800ec0a:	2301      	movs	r3, #1
 800ec0c:	e7f0      	b.n	800ebf0 <_vfiprintf_r+0x1b8>
 800ec0e:	ab03      	add	r3, sp, #12
 800ec10:	9300      	str	r3, [sp, #0]
 800ec12:	462a      	mov	r2, r5
 800ec14:	4b12      	ldr	r3, [pc, #72]	@ (800ec60 <_vfiprintf_r+0x228>)
 800ec16:	a904      	add	r1, sp, #16
 800ec18:	4630      	mov	r0, r6
 800ec1a:	f7fd fc37 	bl	800c48c <_printf_float>
 800ec1e:	4607      	mov	r7, r0
 800ec20:	1c78      	adds	r0, r7, #1
 800ec22:	d1d6      	bne.n	800ebd2 <_vfiprintf_r+0x19a>
 800ec24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec26:	07d9      	lsls	r1, r3, #31
 800ec28:	d405      	bmi.n	800ec36 <_vfiprintf_r+0x1fe>
 800ec2a:	89ab      	ldrh	r3, [r5, #12]
 800ec2c:	059a      	lsls	r2, r3, #22
 800ec2e:	d402      	bmi.n	800ec36 <_vfiprintf_r+0x1fe>
 800ec30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec32:	f7fe fa9d 	bl	800d170 <__retarget_lock_release_recursive>
 800ec36:	89ab      	ldrh	r3, [r5, #12]
 800ec38:	065b      	lsls	r3, r3, #25
 800ec3a:	f53f af1f 	bmi.w	800ea7c <_vfiprintf_r+0x44>
 800ec3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ec40:	e71e      	b.n	800ea80 <_vfiprintf_r+0x48>
 800ec42:	ab03      	add	r3, sp, #12
 800ec44:	9300      	str	r3, [sp, #0]
 800ec46:	462a      	mov	r2, r5
 800ec48:	4b05      	ldr	r3, [pc, #20]	@ (800ec60 <_vfiprintf_r+0x228>)
 800ec4a:	a904      	add	r1, sp, #16
 800ec4c:	4630      	mov	r0, r6
 800ec4e:	f7fd feb5 	bl	800c9bc <_printf_i>
 800ec52:	e7e4      	b.n	800ec1e <_vfiprintf_r+0x1e6>
 800ec54:	0801c37e 	.word	0x0801c37e
 800ec58:	0801c388 	.word	0x0801c388
 800ec5c:	0800c48d 	.word	0x0800c48d
 800ec60:	0800ea13 	.word	0x0800ea13
 800ec64:	0801c384 	.word	0x0801c384

0800ec68 <__sflush_r>:
 800ec68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec70:	0716      	lsls	r6, r2, #28
 800ec72:	4605      	mov	r5, r0
 800ec74:	460c      	mov	r4, r1
 800ec76:	d454      	bmi.n	800ed22 <__sflush_r+0xba>
 800ec78:	684b      	ldr	r3, [r1, #4]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	dc02      	bgt.n	800ec84 <__sflush_r+0x1c>
 800ec7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	dd48      	ble.n	800ed16 <__sflush_r+0xae>
 800ec84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec86:	2e00      	cmp	r6, #0
 800ec88:	d045      	beq.n	800ed16 <__sflush_r+0xae>
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ec90:	682f      	ldr	r7, [r5, #0]
 800ec92:	6a21      	ldr	r1, [r4, #32]
 800ec94:	602b      	str	r3, [r5, #0]
 800ec96:	d030      	beq.n	800ecfa <__sflush_r+0x92>
 800ec98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ec9a:	89a3      	ldrh	r3, [r4, #12]
 800ec9c:	0759      	lsls	r1, r3, #29
 800ec9e:	d505      	bpl.n	800ecac <__sflush_r+0x44>
 800eca0:	6863      	ldr	r3, [r4, #4]
 800eca2:	1ad2      	subs	r2, r2, r3
 800eca4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eca6:	b10b      	cbz	r3, 800ecac <__sflush_r+0x44>
 800eca8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ecaa:	1ad2      	subs	r2, r2, r3
 800ecac:	2300      	movs	r3, #0
 800ecae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ecb0:	6a21      	ldr	r1, [r4, #32]
 800ecb2:	4628      	mov	r0, r5
 800ecb4:	47b0      	blx	r6
 800ecb6:	1c43      	adds	r3, r0, #1
 800ecb8:	89a3      	ldrh	r3, [r4, #12]
 800ecba:	d106      	bne.n	800ecca <__sflush_r+0x62>
 800ecbc:	6829      	ldr	r1, [r5, #0]
 800ecbe:	291d      	cmp	r1, #29
 800ecc0:	d82b      	bhi.n	800ed1a <__sflush_r+0xb2>
 800ecc2:	4a2a      	ldr	r2, [pc, #168]	@ (800ed6c <__sflush_r+0x104>)
 800ecc4:	40ca      	lsrs	r2, r1
 800ecc6:	07d6      	lsls	r6, r2, #31
 800ecc8:	d527      	bpl.n	800ed1a <__sflush_r+0xb2>
 800ecca:	2200      	movs	r2, #0
 800eccc:	6062      	str	r2, [r4, #4]
 800ecce:	04d9      	lsls	r1, r3, #19
 800ecd0:	6922      	ldr	r2, [r4, #16]
 800ecd2:	6022      	str	r2, [r4, #0]
 800ecd4:	d504      	bpl.n	800ece0 <__sflush_r+0x78>
 800ecd6:	1c42      	adds	r2, r0, #1
 800ecd8:	d101      	bne.n	800ecde <__sflush_r+0x76>
 800ecda:	682b      	ldr	r3, [r5, #0]
 800ecdc:	b903      	cbnz	r3, 800ece0 <__sflush_r+0x78>
 800ecde:	6560      	str	r0, [r4, #84]	@ 0x54
 800ece0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ece2:	602f      	str	r7, [r5, #0]
 800ece4:	b1b9      	cbz	r1, 800ed16 <__sflush_r+0xae>
 800ece6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ecea:	4299      	cmp	r1, r3
 800ecec:	d002      	beq.n	800ecf4 <__sflush_r+0x8c>
 800ecee:	4628      	mov	r0, r5
 800ecf0:	f7ff f8a6 	bl	800de40 <_free_r>
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	6363      	str	r3, [r4, #52]	@ 0x34
 800ecf8:	e00d      	b.n	800ed16 <__sflush_r+0xae>
 800ecfa:	2301      	movs	r3, #1
 800ecfc:	4628      	mov	r0, r5
 800ecfe:	47b0      	blx	r6
 800ed00:	4602      	mov	r2, r0
 800ed02:	1c50      	adds	r0, r2, #1
 800ed04:	d1c9      	bne.n	800ec9a <__sflush_r+0x32>
 800ed06:	682b      	ldr	r3, [r5, #0]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d0c6      	beq.n	800ec9a <__sflush_r+0x32>
 800ed0c:	2b1d      	cmp	r3, #29
 800ed0e:	d001      	beq.n	800ed14 <__sflush_r+0xac>
 800ed10:	2b16      	cmp	r3, #22
 800ed12:	d11e      	bne.n	800ed52 <__sflush_r+0xea>
 800ed14:	602f      	str	r7, [r5, #0]
 800ed16:	2000      	movs	r0, #0
 800ed18:	e022      	b.n	800ed60 <__sflush_r+0xf8>
 800ed1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed1e:	b21b      	sxth	r3, r3
 800ed20:	e01b      	b.n	800ed5a <__sflush_r+0xf2>
 800ed22:	690f      	ldr	r7, [r1, #16]
 800ed24:	2f00      	cmp	r7, #0
 800ed26:	d0f6      	beq.n	800ed16 <__sflush_r+0xae>
 800ed28:	0793      	lsls	r3, r2, #30
 800ed2a:	680e      	ldr	r6, [r1, #0]
 800ed2c:	bf08      	it	eq
 800ed2e:	694b      	ldreq	r3, [r1, #20]
 800ed30:	600f      	str	r7, [r1, #0]
 800ed32:	bf18      	it	ne
 800ed34:	2300      	movne	r3, #0
 800ed36:	eba6 0807 	sub.w	r8, r6, r7
 800ed3a:	608b      	str	r3, [r1, #8]
 800ed3c:	f1b8 0f00 	cmp.w	r8, #0
 800ed40:	dde9      	ble.n	800ed16 <__sflush_r+0xae>
 800ed42:	6a21      	ldr	r1, [r4, #32]
 800ed44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ed46:	4643      	mov	r3, r8
 800ed48:	463a      	mov	r2, r7
 800ed4a:	4628      	mov	r0, r5
 800ed4c:	47b0      	blx	r6
 800ed4e:	2800      	cmp	r0, #0
 800ed50:	dc08      	bgt.n	800ed64 <__sflush_r+0xfc>
 800ed52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed5a:	81a3      	strh	r3, [r4, #12]
 800ed5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed64:	4407      	add	r7, r0
 800ed66:	eba8 0800 	sub.w	r8, r8, r0
 800ed6a:	e7e7      	b.n	800ed3c <__sflush_r+0xd4>
 800ed6c:	20400001 	.word	0x20400001

0800ed70 <_fflush_r>:
 800ed70:	b538      	push	{r3, r4, r5, lr}
 800ed72:	690b      	ldr	r3, [r1, #16]
 800ed74:	4605      	mov	r5, r0
 800ed76:	460c      	mov	r4, r1
 800ed78:	b913      	cbnz	r3, 800ed80 <_fflush_r+0x10>
 800ed7a:	2500      	movs	r5, #0
 800ed7c:	4628      	mov	r0, r5
 800ed7e:	bd38      	pop	{r3, r4, r5, pc}
 800ed80:	b118      	cbz	r0, 800ed8a <_fflush_r+0x1a>
 800ed82:	6a03      	ldr	r3, [r0, #32]
 800ed84:	b90b      	cbnz	r3, 800ed8a <_fflush_r+0x1a>
 800ed86:	f7fd ffc3 	bl	800cd10 <__sinit>
 800ed8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d0f3      	beq.n	800ed7a <_fflush_r+0xa>
 800ed92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ed94:	07d0      	lsls	r0, r2, #31
 800ed96:	d404      	bmi.n	800eda2 <_fflush_r+0x32>
 800ed98:	0599      	lsls	r1, r3, #22
 800ed9a:	d402      	bmi.n	800eda2 <_fflush_r+0x32>
 800ed9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed9e:	f7fe f9e6 	bl	800d16e <__retarget_lock_acquire_recursive>
 800eda2:	4628      	mov	r0, r5
 800eda4:	4621      	mov	r1, r4
 800eda6:	f7ff ff5f 	bl	800ec68 <__sflush_r>
 800edaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800edac:	07da      	lsls	r2, r3, #31
 800edae:	4605      	mov	r5, r0
 800edb0:	d4e4      	bmi.n	800ed7c <_fflush_r+0xc>
 800edb2:	89a3      	ldrh	r3, [r4, #12]
 800edb4:	059b      	lsls	r3, r3, #22
 800edb6:	d4e1      	bmi.n	800ed7c <_fflush_r+0xc>
 800edb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edba:	f7fe f9d9 	bl	800d170 <__retarget_lock_release_recursive>
 800edbe:	e7dd      	b.n	800ed7c <_fflush_r+0xc>

0800edc0 <__swhatbuf_r>:
 800edc0:	b570      	push	{r4, r5, r6, lr}
 800edc2:	460c      	mov	r4, r1
 800edc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edc8:	2900      	cmp	r1, #0
 800edca:	b096      	sub	sp, #88	@ 0x58
 800edcc:	4615      	mov	r5, r2
 800edce:	461e      	mov	r6, r3
 800edd0:	da0d      	bge.n	800edee <__swhatbuf_r+0x2e>
 800edd2:	89a3      	ldrh	r3, [r4, #12]
 800edd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800edd8:	f04f 0100 	mov.w	r1, #0
 800eddc:	bf14      	ite	ne
 800edde:	2340      	movne	r3, #64	@ 0x40
 800ede0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ede4:	2000      	movs	r0, #0
 800ede6:	6031      	str	r1, [r6, #0]
 800ede8:	602b      	str	r3, [r5, #0]
 800edea:	b016      	add	sp, #88	@ 0x58
 800edec:	bd70      	pop	{r4, r5, r6, pc}
 800edee:	466a      	mov	r2, sp
 800edf0:	f000 f862 	bl	800eeb8 <_fstat_r>
 800edf4:	2800      	cmp	r0, #0
 800edf6:	dbec      	blt.n	800edd2 <__swhatbuf_r+0x12>
 800edf8:	9901      	ldr	r1, [sp, #4]
 800edfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800edfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ee02:	4259      	negs	r1, r3
 800ee04:	4159      	adcs	r1, r3
 800ee06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ee0a:	e7eb      	b.n	800ede4 <__swhatbuf_r+0x24>

0800ee0c <__smakebuf_r>:
 800ee0c:	898b      	ldrh	r3, [r1, #12]
 800ee0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee10:	079d      	lsls	r5, r3, #30
 800ee12:	4606      	mov	r6, r0
 800ee14:	460c      	mov	r4, r1
 800ee16:	d507      	bpl.n	800ee28 <__smakebuf_r+0x1c>
 800ee18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ee1c:	6023      	str	r3, [r4, #0]
 800ee1e:	6123      	str	r3, [r4, #16]
 800ee20:	2301      	movs	r3, #1
 800ee22:	6163      	str	r3, [r4, #20]
 800ee24:	b003      	add	sp, #12
 800ee26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee28:	ab01      	add	r3, sp, #4
 800ee2a:	466a      	mov	r2, sp
 800ee2c:	f7ff ffc8 	bl	800edc0 <__swhatbuf_r>
 800ee30:	9f00      	ldr	r7, [sp, #0]
 800ee32:	4605      	mov	r5, r0
 800ee34:	4639      	mov	r1, r7
 800ee36:	4630      	mov	r0, r6
 800ee38:	f7ff f876 	bl	800df28 <_malloc_r>
 800ee3c:	b948      	cbnz	r0, 800ee52 <__smakebuf_r+0x46>
 800ee3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee42:	059a      	lsls	r2, r3, #22
 800ee44:	d4ee      	bmi.n	800ee24 <__smakebuf_r+0x18>
 800ee46:	f023 0303 	bic.w	r3, r3, #3
 800ee4a:	f043 0302 	orr.w	r3, r3, #2
 800ee4e:	81a3      	strh	r3, [r4, #12]
 800ee50:	e7e2      	b.n	800ee18 <__smakebuf_r+0xc>
 800ee52:	89a3      	ldrh	r3, [r4, #12]
 800ee54:	6020      	str	r0, [r4, #0]
 800ee56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee5a:	81a3      	strh	r3, [r4, #12]
 800ee5c:	9b01      	ldr	r3, [sp, #4]
 800ee5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ee62:	b15b      	cbz	r3, 800ee7c <__smakebuf_r+0x70>
 800ee64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee68:	4630      	mov	r0, r6
 800ee6a:	f000 f837 	bl	800eedc <_isatty_r>
 800ee6e:	b128      	cbz	r0, 800ee7c <__smakebuf_r+0x70>
 800ee70:	89a3      	ldrh	r3, [r4, #12]
 800ee72:	f023 0303 	bic.w	r3, r3, #3
 800ee76:	f043 0301 	orr.w	r3, r3, #1
 800ee7a:	81a3      	strh	r3, [r4, #12]
 800ee7c:	89a3      	ldrh	r3, [r4, #12]
 800ee7e:	431d      	orrs	r5, r3
 800ee80:	81a5      	strh	r5, [r4, #12]
 800ee82:	e7cf      	b.n	800ee24 <__smakebuf_r+0x18>

0800ee84 <memmove>:
 800ee84:	4288      	cmp	r0, r1
 800ee86:	b510      	push	{r4, lr}
 800ee88:	eb01 0402 	add.w	r4, r1, r2
 800ee8c:	d902      	bls.n	800ee94 <memmove+0x10>
 800ee8e:	4284      	cmp	r4, r0
 800ee90:	4623      	mov	r3, r4
 800ee92:	d807      	bhi.n	800eea4 <memmove+0x20>
 800ee94:	1e43      	subs	r3, r0, #1
 800ee96:	42a1      	cmp	r1, r4
 800ee98:	d008      	beq.n	800eeac <memmove+0x28>
 800ee9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ee9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eea2:	e7f8      	b.n	800ee96 <memmove+0x12>
 800eea4:	4402      	add	r2, r0
 800eea6:	4601      	mov	r1, r0
 800eea8:	428a      	cmp	r2, r1
 800eeaa:	d100      	bne.n	800eeae <memmove+0x2a>
 800eeac:	bd10      	pop	{r4, pc}
 800eeae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eeb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eeb6:	e7f7      	b.n	800eea8 <memmove+0x24>

0800eeb8 <_fstat_r>:
 800eeb8:	b538      	push	{r3, r4, r5, lr}
 800eeba:	4d07      	ldr	r5, [pc, #28]	@ (800eed8 <_fstat_r+0x20>)
 800eebc:	2300      	movs	r3, #0
 800eebe:	4604      	mov	r4, r0
 800eec0:	4608      	mov	r0, r1
 800eec2:	4611      	mov	r1, r2
 800eec4:	602b      	str	r3, [r5, #0]
 800eec6:	f7f7 fa7a 	bl	80063be <_fstat>
 800eeca:	1c43      	adds	r3, r0, #1
 800eecc:	d102      	bne.n	800eed4 <_fstat_r+0x1c>
 800eece:	682b      	ldr	r3, [r5, #0]
 800eed0:	b103      	cbz	r3, 800eed4 <_fstat_r+0x1c>
 800eed2:	6023      	str	r3, [r4, #0]
 800eed4:	bd38      	pop	{r3, r4, r5, pc}
 800eed6:	bf00      	nop
 800eed8:	200005b4 	.word	0x200005b4

0800eedc <_isatty_r>:
 800eedc:	b538      	push	{r3, r4, r5, lr}
 800eede:	4d06      	ldr	r5, [pc, #24]	@ (800eef8 <_isatty_r+0x1c>)
 800eee0:	2300      	movs	r3, #0
 800eee2:	4604      	mov	r4, r0
 800eee4:	4608      	mov	r0, r1
 800eee6:	602b      	str	r3, [r5, #0]
 800eee8:	f7f7 fa79 	bl	80063de <_isatty>
 800eeec:	1c43      	adds	r3, r0, #1
 800eeee:	d102      	bne.n	800eef6 <_isatty_r+0x1a>
 800eef0:	682b      	ldr	r3, [r5, #0]
 800eef2:	b103      	cbz	r3, 800eef6 <_isatty_r+0x1a>
 800eef4:	6023      	str	r3, [r4, #0]
 800eef6:	bd38      	pop	{r3, r4, r5, pc}
 800eef8:	200005b4 	.word	0x200005b4

0800eefc <_sbrk_r>:
 800eefc:	b538      	push	{r3, r4, r5, lr}
 800eefe:	4d06      	ldr	r5, [pc, #24]	@ (800ef18 <_sbrk_r+0x1c>)
 800ef00:	2300      	movs	r3, #0
 800ef02:	4604      	mov	r4, r0
 800ef04:	4608      	mov	r0, r1
 800ef06:	602b      	str	r3, [r5, #0]
 800ef08:	f7f7 fa82 	bl	8006410 <_sbrk>
 800ef0c:	1c43      	adds	r3, r0, #1
 800ef0e:	d102      	bne.n	800ef16 <_sbrk_r+0x1a>
 800ef10:	682b      	ldr	r3, [r5, #0]
 800ef12:	b103      	cbz	r3, 800ef16 <_sbrk_r+0x1a>
 800ef14:	6023      	str	r3, [r4, #0]
 800ef16:	bd38      	pop	{r3, r4, r5, pc}
 800ef18:	200005b4 	.word	0x200005b4

0800ef1c <__assert_func>:
 800ef1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef1e:	4614      	mov	r4, r2
 800ef20:	461a      	mov	r2, r3
 800ef22:	4b09      	ldr	r3, [pc, #36]	@ (800ef48 <__assert_func+0x2c>)
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	4605      	mov	r5, r0
 800ef28:	68d8      	ldr	r0, [r3, #12]
 800ef2a:	b14c      	cbz	r4, 800ef40 <__assert_func+0x24>
 800ef2c:	4b07      	ldr	r3, [pc, #28]	@ (800ef4c <__assert_func+0x30>)
 800ef2e:	9100      	str	r1, [sp, #0]
 800ef30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ef34:	4906      	ldr	r1, [pc, #24]	@ (800ef50 <__assert_func+0x34>)
 800ef36:	462b      	mov	r3, r5
 800ef38:	f000 f870 	bl	800f01c <fiprintf>
 800ef3c:	f000 f880 	bl	800f040 <abort>
 800ef40:	4b04      	ldr	r3, [pc, #16]	@ (800ef54 <__assert_func+0x38>)
 800ef42:	461c      	mov	r4, r3
 800ef44:	e7f3      	b.n	800ef2e <__assert_func+0x12>
 800ef46:	bf00      	nop
 800ef48:	20000024 	.word	0x20000024
 800ef4c:	0801c399 	.word	0x0801c399
 800ef50:	0801c3a6 	.word	0x0801c3a6
 800ef54:	0801c3d4 	.word	0x0801c3d4

0800ef58 <_calloc_r>:
 800ef58:	b570      	push	{r4, r5, r6, lr}
 800ef5a:	fba1 5402 	umull	r5, r4, r1, r2
 800ef5e:	b934      	cbnz	r4, 800ef6e <_calloc_r+0x16>
 800ef60:	4629      	mov	r1, r5
 800ef62:	f7fe ffe1 	bl	800df28 <_malloc_r>
 800ef66:	4606      	mov	r6, r0
 800ef68:	b928      	cbnz	r0, 800ef76 <_calloc_r+0x1e>
 800ef6a:	4630      	mov	r0, r6
 800ef6c:	bd70      	pop	{r4, r5, r6, pc}
 800ef6e:	220c      	movs	r2, #12
 800ef70:	6002      	str	r2, [r0, #0]
 800ef72:	2600      	movs	r6, #0
 800ef74:	e7f9      	b.n	800ef6a <_calloc_r+0x12>
 800ef76:	462a      	mov	r2, r5
 800ef78:	4621      	mov	r1, r4
 800ef7a:	f7fe f869 	bl	800d050 <memset>
 800ef7e:	e7f4      	b.n	800ef6a <_calloc_r+0x12>

0800ef80 <__ascii_mbtowc>:
 800ef80:	b082      	sub	sp, #8
 800ef82:	b901      	cbnz	r1, 800ef86 <__ascii_mbtowc+0x6>
 800ef84:	a901      	add	r1, sp, #4
 800ef86:	b142      	cbz	r2, 800ef9a <__ascii_mbtowc+0x1a>
 800ef88:	b14b      	cbz	r3, 800ef9e <__ascii_mbtowc+0x1e>
 800ef8a:	7813      	ldrb	r3, [r2, #0]
 800ef8c:	600b      	str	r3, [r1, #0]
 800ef8e:	7812      	ldrb	r2, [r2, #0]
 800ef90:	1e10      	subs	r0, r2, #0
 800ef92:	bf18      	it	ne
 800ef94:	2001      	movne	r0, #1
 800ef96:	b002      	add	sp, #8
 800ef98:	4770      	bx	lr
 800ef9a:	4610      	mov	r0, r2
 800ef9c:	e7fb      	b.n	800ef96 <__ascii_mbtowc+0x16>
 800ef9e:	f06f 0001 	mvn.w	r0, #1
 800efa2:	e7f8      	b.n	800ef96 <__ascii_mbtowc+0x16>

0800efa4 <_realloc_r>:
 800efa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efa8:	4607      	mov	r7, r0
 800efaa:	4614      	mov	r4, r2
 800efac:	460d      	mov	r5, r1
 800efae:	b921      	cbnz	r1, 800efba <_realloc_r+0x16>
 800efb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efb4:	4611      	mov	r1, r2
 800efb6:	f7fe bfb7 	b.w	800df28 <_malloc_r>
 800efba:	b92a      	cbnz	r2, 800efc8 <_realloc_r+0x24>
 800efbc:	f7fe ff40 	bl	800de40 <_free_r>
 800efc0:	4625      	mov	r5, r4
 800efc2:	4628      	mov	r0, r5
 800efc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efc8:	f000 f841 	bl	800f04e <_malloc_usable_size_r>
 800efcc:	4284      	cmp	r4, r0
 800efce:	4606      	mov	r6, r0
 800efd0:	d802      	bhi.n	800efd8 <_realloc_r+0x34>
 800efd2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800efd6:	d8f4      	bhi.n	800efc2 <_realloc_r+0x1e>
 800efd8:	4621      	mov	r1, r4
 800efda:	4638      	mov	r0, r7
 800efdc:	f7fe ffa4 	bl	800df28 <_malloc_r>
 800efe0:	4680      	mov	r8, r0
 800efe2:	b908      	cbnz	r0, 800efe8 <_realloc_r+0x44>
 800efe4:	4645      	mov	r5, r8
 800efe6:	e7ec      	b.n	800efc2 <_realloc_r+0x1e>
 800efe8:	42b4      	cmp	r4, r6
 800efea:	4622      	mov	r2, r4
 800efec:	4629      	mov	r1, r5
 800efee:	bf28      	it	cs
 800eff0:	4632      	movcs	r2, r6
 800eff2:	f7fe f8be 	bl	800d172 <memcpy>
 800eff6:	4629      	mov	r1, r5
 800eff8:	4638      	mov	r0, r7
 800effa:	f7fe ff21 	bl	800de40 <_free_r>
 800effe:	e7f1      	b.n	800efe4 <_realloc_r+0x40>

0800f000 <__ascii_wctomb>:
 800f000:	4603      	mov	r3, r0
 800f002:	4608      	mov	r0, r1
 800f004:	b141      	cbz	r1, 800f018 <__ascii_wctomb+0x18>
 800f006:	2aff      	cmp	r2, #255	@ 0xff
 800f008:	d904      	bls.n	800f014 <__ascii_wctomb+0x14>
 800f00a:	228a      	movs	r2, #138	@ 0x8a
 800f00c:	601a      	str	r2, [r3, #0]
 800f00e:	f04f 30ff 	mov.w	r0, #4294967295
 800f012:	4770      	bx	lr
 800f014:	700a      	strb	r2, [r1, #0]
 800f016:	2001      	movs	r0, #1
 800f018:	4770      	bx	lr
	...

0800f01c <fiprintf>:
 800f01c:	b40e      	push	{r1, r2, r3}
 800f01e:	b503      	push	{r0, r1, lr}
 800f020:	4601      	mov	r1, r0
 800f022:	ab03      	add	r3, sp, #12
 800f024:	4805      	ldr	r0, [pc, #20]	@ (800f03c <fiprintf+0x20>)
 800f026:	f853 2b04 	ldr.w	r2, [r3], #4
 800f02a:	6800      	ldr	r0, [r0, #0]
 800f02c:	9301      	str	r3, [sp, #4]
 800f02e:	f7ff fd03 	bl	800ea38 <_vfiprintf_r>
 800f032:	b002      	add	sp, #8
 800f034:	f85d eb04 	ldr.w	lr, [sp], #4
 800f038:	b003      	add	sp, #12
 800f03a:	4770      	bx	lr
 800f03c:	20000024 	.word	0x20000024

0800f040 <abort>:
 800f040:	b508      	push	{r3, lr}
 800f042:	2006      	movs	r0, #6
 800f044:	f000 f834 	bl	800f0b0 <raise>
 800f048:	2001      	movs	r0, #1
 800f04a:	f7f7 f984 	bl	8006356 <_exit>

0800f04e <_malloc_usable_size_r>:
 800f04e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f052:	1f18      	subs	r0, r3, #4
 800f054:	2b00      	cmp	r3, #0
 800f056:	bfbc      	itt	lt
 800f058:	580b      	ldrlt	r3, [r1, r0]
 800f05a:	18c0      	addlt	r0, r0, r3
 800f05c:	4770      	bx	lr

0800f05e <_raise_r>:
 800f05e:	291f      	cmp	r1, #31
 800f060:	b538      	push	{r3, r4, r5, lr}
 800f062:	4605      	mov	r5, r0
 800f064:	460c      	mov	r4, r1
 800f066:	d904      	bls.n	800f072 <_raise_r+0x14>
 800f068:	2316      	movs	r3, #22
 800f06a:	6003      	str	r3, [r0, #0]
 800f06c:	f04f 30ff 	mov.w	r0, #4294967295
 800f070:	bd38      	pop	{r3, r4, r5, pc}
 800f072:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f074:	b112      	cbz	r2, 800f07c <_raise_r+0x1e>
 800f076:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f07a:	b94b      	cbnz	r3, 800f090 <_raise_r+0x32>
 800f07c:	4628      	mov	r0, r5
 800f07e:	f000 f831 	bl	800f0e4 <_getpid_r>
 800f082:	4622      	mov	r2, r4
 800f084:	4601      	mov	r1, r0
 800f086:	4628      	mov	r0, r5
 800f088:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f08c:	f000 b818 	b.w	800f0c0 <_kill_r>
 800f090:	2b01      	cmp	r3, #1
 800f092:	d00a      	beq.n	800f0aa <_raise_r+0x4c>
 800f094:	1c59      	adds	r1, r3, #1
 800f096:	d103      	bne.n	800f0a0 <_raise_r+0x42>
 800f098:	2316      	movs	r3, #22
 800f09a:	6003      	str	r3, [r0, #0]
 800f09c:	2001      	movs	r0, #1
 800f09e:	e7e7      	b.n	800f070 <_raise_r+0x12>
 800f0a0:	2100      	movs	r1, #0
 800f0a2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f0a6:	4620      	mov	r0, r4
 800f0a8:	4798      	blx	r3
 800f0aa:	2000      	movs	r0, #0
 800f0ac:	e7e0      	b.n	800f070 <_raise_r+0x12>
	...

0800f0b0 <raise>:
 800f0b0:	4b02      	ldr	r3, [pc, #8]	@ (800f0bc <raise+0xc>)
 800f0b2:	4601      	mov	r1, r0
 800f0b4:	6818      	ldr	r0, [r3, #0]
 800f0b6:	f7ff bfd2 	b.w	800f05e <_raise_r>
 800f0ba:	bf00      	nop
 800f0bc:	20000024 	.word	0x20000024

0800f0c0 <_kill_r>:
 800f0c0:	b538      	push	{r3, r4, r5, lr}
 800f0c2:	4d07      	ldr	r5, [pc, #28]	@ (800f0e0 <_kill_r+0x20>)
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	4604      	mov	r4, r0
 800f0c8:	4608      	mov	r0, r1
 800f0ca:	4611      	mov	r1, r2
 800f0cc:	602b      	str	r3, [r5, #0]
 800f0ce:	f7f7 f932 	bl	8006336 <_kill>
 800f0d2:	1c43      	adds	r3, r0, #1
 800f0d4:	d102      	bne.n	800f0dc <_kill_r+0x1c>
 800f0d6:	682b      	ldr	r3, [r5, #0]
 800f0d8:	b103      	cbz	r3, 800f0dc <_kill_r+0x1c>
 800f0da:	6023      	str	r3, [r4, #0]
 800f0dc:	bd38      	pop	{r3, r4, r5, pc}
 800f0de:	bf00      	nop
 800f0e0:	200005b4 	.word	0x200005b4

0800f0e4 <_getpid_r>:
 800f0e4:	f7f7 b91f 	b.w	8006326 <_getpid>

0800f0e8 <logf>:
 800f0e8:	b508      	push	{r3, lr}
 800f0ea:	ed2d 8b02 	vpush	{d8}
 800f0ee:	eeb0 8a40 	vmov.f32	s16, s0
 800f0f2:	f000 f82d 	bl	800f150 <__ieee754_logf>
 800f0f6:	eeb4 8a48 	vcmp.f32	s16, s16
 800f0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0fe:	d60f      	bvs.n	800f120 <logf+0x38>
 800f100:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f108:	dc0a      	bgt.n	800f120 <logf+0x38>
 800f10a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f10e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f112:	d108      	bne.n	800f126 <logf+0x3e>
 800f114:	f7fe f800 	bl	800d118 <__errno>
 800f118:	2322      	movs	r3, #34	@ 0x22
 800f11a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f13c <logf+0x54>
 800f11e:	6003      	str	r3, [r0, #0]
 800f120:	ecbd 8b02 	vpop	{d8}
 800f124:	bd08      	pop	{r3, pc}
 800f126:	f7fd fff7 	bl	800d118 <__errno>
 800f12a:	ecbd 8b02 	vpop	{d8}
 800f12e:	2321      	movs	r3, #33	@ 0x21
 800f130:	6003      	str	r3, [r0, #0]
 800f132:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800f136:	4802      	ldr	r0, [pc, #8]	@ (800f140 <logf+0x58>)
 800f138:	f000 b804 	b.w	800f144 <nanf>
 800f13c:	ff800000 	.word	0xff800000
 800f140:	0801c3d4 	.word	0x0801c3d4

0800f144 <nanf>:
 800f144:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f14c <nanf+0x8>
 800f148:	4770      	bx	lr
 800f14a:	bf00      	nop
 800f14c:	7fc00000 	.word	0x7fc00000

0800f150 <__ieee754_logf>:
 800f150:	ee10 3a10 	vmov	r3, s0
 800f154:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f158:	d106      	bne.n	800f168 <__ieee754_logf+0x18>
 800f15a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800f2f4 <__ieee754_logf+0x1a4>
 800f15e:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800f2f8 <__ieee754_logf+0x1a8>
 800f162:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800f166:	4770      	bx	lr
 800f168:	2b00      	cmp	r3, #0
 800f16a:	461a      	mov	r2, r3
 800f16c:	da02      	bge.n	800f174 <__ieee754_logf+0x24>
 800f16e:	ee30 7a40 	vsub.f32	s14, s0, s0
 800f172:	e7f4      	b.n	800f15e <__ieee754_logf+0xe>
 800f174:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f178:	db02      	blt.n	800f180 <__ieee754_logf+0x30>
 800f17a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f17e:	4770      	bx	lr
 800f180:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f184:	bfb8      	it	lt
 800f186:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800f2fc <__ieee754_logf+0x1ac>
 800f18a:	485d      	ldr	r0, [pc, #372]	@ (800f300 <__ieee754_logf+0x1b0>)
 800f18c:	bfbe      	ittt	lt
 800f18e:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800f192:	f06f 0118 	mvnlt.w	r1, #24
 800f196:	ee17 2a90 	vmovlt	r2, s15
 800f19a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800f19e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800f1a2:	4410      	add	r0, r2
 800f1a4:	bfa8      	it	ge
 800f1a6:	2100      	movge	r1, #0
 800f1a8:	3b7f      	subs	r3, #127	@ 0x7f
 800f1aa:	440b      	add	r3, r1
 800f1ac:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800f1b0:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800f1b4:	4311      	orrs	r1, r2
 800f1b6:	ee00 1a10 	vmov	s0, r1
 800f1ba:	4952      	ldr	r1, [pc, #328]	@ (800f304 <__ieee754_logf+0x1b4>)
 800f1bc:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800f1c0:	f102 000f 	add.w	r0, r2, #15
 800f1c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f1c8:	4001      	ands	r1, r0
 800f1ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f1ce:	bb89      	cbnz	r1, 800f234 <__ieee754_logf+0xe4>
 800f1d0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800f1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1d8:	d10f      	bne.n	800f1fa <__ieee754_logf+0xaa>
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	f000 8087 	beq.w	800f2ee <__ieee754_logf+0x19e>
 800f1e0:	ee07 3a90 	vmov	s15, r3
 800f1e4:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800f308 <__ieee754_logf+0x1b8>
 800f1e8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800f30c <__ieee754_logf+0x1bc>
 800f1ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f1f0:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f1f4:	eea7 0a87 	vfma.f32	s0, s15, s14
 800f1f8:	4770      	bx	lr
 800f1fa:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800f310 <__ieee754_logf+0x1c0>
 800f1fe:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f202:	eee0 7a66 	vfms.f32	s15, s0, s13
 800f206:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f20a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f20e:	b913      	cbnz	r3, 800f216 <__ieee754_logf+0xc6>
 800f210:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f214:	4770      	bx	lr
 800f216:	ee07 3a90 	vmov	s15, r3
 800f21a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f308 <__ieee754_logf+0x1b8>
 800f21e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f222:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f226:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f22a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800f30c <__ieee754_logf+0x1bc>
 800f22e:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800f232:	4770      	bx	lr
 800f234:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800f238:	ee70 7a27 	vadd.f32	s15, s0, s15
 800f23c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800f314 <__ieee754_logf+0x1c4>
 800f240:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800f318 <__ieee754_logf+0x1c8>
 800f244:	4935      	ldr	r1, [pc, #212]	@ (800f31c <__ieee754_logf+0x1cc>)
 800f246:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800f24a:	4411      	add	r1, r2
 800f24c:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800f250:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800f254:	430a      	orrs	r2, r1
 800f256:	2a00      	cmp	r2, #0
 800f258:	ee07 3a90 	vmov	s15, r3
 800f25c:	ee26 5a06 	vmul.f32	s10, s12, s12
 800f260:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f264:	ee25 7a05 	vmul.f32	s14, s10, s10
 800f268:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800f320 <__ieee754_logf+0x1d0>
 800f26c:	eee7 7a25 	vfma.f32	s15, s14, s11
 800f270:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800f324 <__ieee754_logf+0x1d4>
 800f274:	eee7 5a87 	vfma.f32	s11, s15, s14
 800f278:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800f328 <__ieee754_logf+0x1d8>
 800f27c:	eee7 7a24 	vfma.f32	s15, s14, s9
 800f280:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800f32c <__ieee754_logf+0x1dc>
 800f284:	eee7 4a87 	vfma.f32	s9, s15, s14
 800f288:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800f330 <__ieee754_logf+0x1e0>
 800f28c:	eee4 7a87 	vfma.f32	s15, s9, s14
 800f290:	ee67 7a85 	vmul.f32	s15, s15, s10
 800f294:	eee5 7a87 	vfma.f32	s15, s11, s14
 800f298:	dd1a      	ble.n	800f2d0 <__ieee754_logf+0x180>
 800f29a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800f29e:	ee20 7a07 	vmul.f32	s14, s0, s14
 800f2a2:	ee27 7a00 	vmul.f32	s14, s14, s0
 800f2a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f2aa:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f2ae:	b913      	cbnz	r3, 800f2b6 <__ieee754_logf+0x166>
 800f2b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f2b4:	e7ac      	b.n	800f210 <__ieee754_logf+0xc0>
 800f2b6:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800f308 <__ieee754_logf+0x1b8>
 800f2ba:	eee6 7a86 	vfma.f32	s15, s13, s12
 800f2be:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f2c2:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f2c6:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800f30c <__ieee754_logf+0x1bc>
 800f2ca:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800f2ce:	4770      	bx	lr
 800f2d0:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f2d4:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f2d8:	b913      	cbnz	r3, 800f2e0 <__ieee754_logf+0x190>
 800f2da:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f2de:	4770      	bx	lr
 800f2e0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800f308 <__ieee754_logf+0x1b8>
 800f2e4:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800f2e8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f2ec:	e7eb      	b.n	800f2c6 <__ieee754_logf+0x176>
 800f2ee:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800f2f8 <__ieee754_logf+0x1a8>
 800f2f2:	4770      	bx	lr
 800f2f4:	cc000000 	.word	0xcc000000
 800f2f8:	00000000 	.word	0x00000000
 800f2fc:	4c000000 	.word	0x4c000000
 800f300:	004afb20 	.word	0x004afb20
 800f304:	007ffff0 	.word	0x007ffff0
 800f308:	3717f7d1 	.word	0x3717f7d1
 800f30c:	3f317180 	.word	0x3f317180
 800f310:	3eaaaaab 	.word	0x3eaaaaab
 800f314:	3e1cd04f 	.word	0x3e1cd04f
 800f318:	3e178897 	.word	0x3e178897
 800f31c:	ffcf5c30 	.word	0xffcf5c30
 800f320:	3e638e29 	.word	0x3e638e29
 800f324:	3ecccccd 	.word	0x3ecccccd
 800f328:	3e3a3325 	.word	0x3e3a3325
 800f32c:	3e924925 	.word	0x3e924925
 800f330:	3f2aaaab 	.word	0x3f2aaaab

0800f334 <_init>:
 800f334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f336:	bf00      	nop
 800f338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f33a:	bc08      	pop	{r3}
 800f33c:	469e      	mov	lr, r3
 800f33e:	4770      	bx	lr

0800f340 <_fini>:
 800f340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f342:	bf00      	nop
 800f344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f346:	bc08      	pop	{r3}
 800f348:	469e      	mov	lr, r3
 800f34a:	4770      	bx	lr
