#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e1c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17e2fa0 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x17e1110 .functor NOT 1, L_0x1815f20, C4<0>, C4<0>, C4<0>;
L_0x1815c80 .functor XOR 1, L_0x1815b40, L_0x1815be0, C4<0>, C4<0>;
L_0x1815e60 .functor XOR 1, L_0x1815c80, L_0x1815d90, C4<0>, C4<0>;
v0x1813e20_0 .net *"_ivl_10", 0 0, L_0x1815d90;  1 drivers
v0x1813f20_0 .net *"_ivl_12", 0 0, L_0x1815e60;  1 drivers
v0x1814000_0 .net *"_ivl_2", 0 0, L_0x1815a50;  1 drivers
v0x18140c0_0 .net *"_ivl_4", 0 0, L_0x1815b40;  1 drivers
v0x18141a0_0 .net *"_ivl_6", 0 0, L_0x1815be0;  1 drivers
v0x18142d0_0 .net *"_ivl_8", 0 0, L_0x1815c80;  1 drivers
v0x18143b0_0 .var "clk", 0 0;
v0x1814450_0 .net "f_dut", 0 0, L_0x1815940;  1 drivers
v0x18144f0_0 .net "f_ref", 0 0, v0x17e1380_0;  1 drivers
v0x1814590_0 .var/2u "stats1", 159 0;
v0x1814630_0 .var/2u "strobe", 0 0;
v0x18146d0_0 .net "tb_match", 0 0, L_0x1815f20;  1 drivers
v0x1814790_0 .net "tb_mismatch", 0 0, L_0x17e1110;  1 drivers
v0x1814850_0 .net "x", 4 1, v0x1812800_0;  1 drivers
L_0x1815a50 .concat [ 1 0 0 0], v0x17e1380_0;
L_0x1815b40 .concat [ 1 0 0 0], v0x17e1380_0;
L_0x1815be0 .concat [ 1 0 0 0], L_0x1815940;
L_0x1815d90 .concat [ 1 0 0 0], v0x17e1380_0;
L_0x1815f20 .cmp/eeq 1, L_0x1815a50, L_0x1815e60;
S_0x17e3130 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x17e2fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x17e1380_0 .var "f", 0 0;
v0x17e1420_0 .net "x", 4 1, v0x1812800_0;  alias, 1 drivers
E_0x17e7250 .event anyedge, v0x17e1420_0;
S_0x18124b0 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x17e2fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x1812720_0 .net "clk", 0 0, v0x18143b0_0;  1 drivers
v0x1812800_0 .var "x", 4 1;
E_0x17e7510/0 .event negedge, v0x1812720_0;
E_0x17e7510/1 .event posedge, v0x1812720_0;
E_0x17e7510 .event/or E_0x17e7510/0, E_0x17e7510/1;
S_0x1812900 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x17e2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x17ec700 .functor NOT 1, L_0x1814960, C4<0>, C4<0>, C4<0>;
L_0x17e1180 .functor NOT 1, L_0x1814af0, C4<0>, C4<0>, C4<0>;
L_0x1814bc0 .functor AND 1, L_0x17ec700, L_0x17e1180, C4<1>, C4<1>;
L_0x1814d70 .functor NOT 1, L_0x1814cd0, C4<0>, C4<0>, C4<0>;
L_0x1814e60 .functor AND 1, L_0x1814bc0, L_0x1814d70, C4<1>, C4<1>;
L_0x18151f0 .functor AND 1, L_0x1814f70, L_0x1815040, C4<1>, C4<1>;
L_0x1815370 .functor OR 1, L_0x1814e60, L_0x18151f0, C4<0>, C4<0>;
L_0x1815560 .functor NOT 1, L_0x1815480, C4<0>, C4<0>, C4<0>;
L_0x1815710 .functor NOT 1, L_0x1815670, C4<0>, C4<0>, C4<0>;
L_0x18157d0 .functor AND 1, L_0x1815560, L_0x1815710, C4<1>, C4<1>;
L_0x1815940 .functor OR 1, L_0x1815370, L_0x18157d0, C4<0>, C4<0>;
v0x1812b30_0 .net *"_ivl_1", 0 0, L_0x1814960;  1 drivers
v0x1812c10_0 .net *"_ivl_11", 0 0, L_0x1814cd0;  1 drivers
v0x1812cf0_0 .net *"_ivl_12", 0 0, L_0x1814d70;  1 drivers
v0x1812db0_0 .net *"_ivl_14", 0 0, L_0x1814e60;  1 drivers
v0x1812e90_0 .net *"_ivl_17", 0 0, L_0x1814f70;  1 drivers
v0x1812fc0_0 .net *"_ivl_19", 0 0, L_0x1815040;  1 drivers
v0x18130a0_0 .net *"_ivl_2", 0 0, L_0x17ec700;  1 drivers
v0x1813180_0 .net *"_ivl_20", 0 0, L_0x18151f0;  1 drivers
v0x1813260_0 .net *"_ivl_22", 0 0, L_0x1815370;  1 drivers
v0x1813340_0 .net *"_ivl_25", 0 0, L_0x1815480;  1 drivers
v0x1813420_0 .net *"_ivl_26", 0 0, L_0x1815560;  1 drivers
v0x1813500_0 .net *"_ivl_29", 0 0, L_0x1815670;  1 drivers
v0x18135e0_0 .net *"_ivl_30", 0 0, L_0x1815710;  1 drivers
v0x18136c0_0 .net *"_ivl_32", 0 0, L_0x18157d0;  1 drivers
v0x18137a0_0 .net *"_ivl_5", 0 0, L_0x1814af0;  1 drivers
v0x1813880_0 .net *"_ivl_6", 0 0, L_0x17e1180;  1 drivers
v0x1813960_0 .net *"_ivl_8", 0 0, L_0x1814bc0;  1 drivers
v0x1813a40_0 .net "f", 0 0, L_0x1815940;  alias, 1 drivers
v0x1813b00_0 .net "x", 4 1, v0x1812800_0;  alias, 1 drivers
L_0x1814960 .part v0x1812800_0, 0, 1;
L_0x1814af0 .part v0x1812800_0, 1, 1;
L_0x1814cd0 .part v0x1812800_0, 2, 1;
L_0x1814f70 .part v0x1812800_0, 0, 1;
L_0x1815040 .part v0x1812800_0, 1, 1;
L_0x1815480 .part v0x1812800_0, 2, 1;
L_0x1815670 .part v0x1812800_0, 3, 1;
S_0x1813c20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x17e2fa0;
 .timescale -12 -12;
E_0x17e7290 .event anyedge, v0x1814630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1814630_0;
    %nor/r;
    %assign/vec4 v0x1814630_0, 0;
    %wait E_0x17e7290;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18124b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e7510;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1812800_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17e3130;
T_2 ;
Ewait_0 .event/or E_0x17e7250, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17e1420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17e1380_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x17e2fa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18143b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1814630_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17e2fa0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x18143b0_0;
    %inv;
    %store/vec4 v0x18143b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x17e2fa0;
T_5 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1812720_0, v0x1814790_0, v0x1814850_0, v0x18144f0_0, v0x1814450_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17e2fa0;
T_6 ;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1814590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x17e2fa0;
T_7 ;
    %wait E_0x17e7510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814590_0, 4, 32;
    %load/vec4 v0x18146d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814590_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814590_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814590_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x18144f0_0;
    %load/vec4 v0x18144f0_0;
    %load/vec4 v0x1814450_0;
    %xor;
    %load/vec4 v0x18144f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814590_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1814590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814590_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q1g/2012_q1g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/2012_q1g/iter0/response25/top_module.sv";
