 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : fx_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
Version: V-2023.12-SP5-3
Date   : Sat Aug 16 15:41:30 2025
****************************************


  Startpoint: vld_d_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                        0.12      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.12      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: vld_d_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                        0.12      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.12      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: acc_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_21_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U392/Z (C8T28SOI_LR_AOI22X2_P0)              0.02 *     0.13 f    0.90
  acc_reg_21_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.13 f    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.12      


  Startpoint: acc_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_19_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U379/Z (C8T28SOI_LR_AOI22X2_P0)              0.02 *     0.14 f    0.90
  acc_reg_19_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.14 f    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.11      


  Startpoint: mult_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U462/Z (C8T28SOI_LR_AOI12X3_P0)              0.02 *     0.14 f    0.90
  acc_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.14 f    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.11      


  Startpoint: acc_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_20_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U386/Z (C8T28SOI_LR_AOI22X2_P0)              0.02 *     0.14 f    0.90
  acc_reg_20_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.14 f    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.11      


  Startpoint: counter_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U152/Z (C8T28SOI_LR_NOR2X4_P0)                  0.01 *     0.14 f    0.90
  counter_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: acc_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_18_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U372/Z (C8T28SOI_LR_AOI22X2_P0)              0.02 *     0.14 f    0.90
  acc_reg_18_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.14 f    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.11      


  Startpoint: vld_d_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.14       0.14 f    0.90
  vld_d_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.14 f    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.04       0.24      
  data required time                                       0.24      
  --------------------------------------------------------------------------
  data required time                                       0.24      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.10      


  Startpoint: acc_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U459/Z (C8T28SOI_LR_AOI22AX2_P0)             0.02 *     0.15 f    0.90
  acc_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.15 f    0.90
  data arrival time                                       0.15      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.15      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.09      


  Startpoint: acc_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_reg_21_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U191/Z (C8T28SOI_LR_OAI31X3_P0)                0.03 *     0.14 r    0.90
  U444/Z (C8T28SOI_LR_OAI22AX3_P0)               0.02 *     0.16 f    0.90
  acc_rc_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                         0.16      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.16      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.08      


  Startpoint: mult_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U148/Z (C8T28SOI_LR_OA112X4_P0)              0.05 *     0.17 f    0.90
  acc_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.17 f    0.90
  data arrival time                                       0.17      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.17      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.08      


  Startpoint: acc_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U445/Z (C8T28SOI_LR_OAI12X3_P0)                0.03 *     0.16 r    0.90
  U446/Z (C8T28SOI_LR_OAI12X3_P0)                0.01 *     0.17 f    0.90
  acc_rc_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                         0.17      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.17      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.08      


  Startpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  acc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U208/Z (C8T28SOI_LR_OAI12AX3_P0)              0.03 *     0.15 r    0.90
  U209/Z (C8T28SOI_LR_OAI12X3_P0)               0.02 *     0.17 f    0.90
  acc_rc_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                        0.17      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.17      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.08      


  Startpoint: vld_d_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U175/Z (C8T28SOI_LR_NOR4CDX2_P0)              0.05 *     0.17 f    0.90
  vld_o_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                        0.17      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.17      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.08      


  Startpoint: counter_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U449/Z (C8T28SOI_LR_OA12X3_P0)                  0.04 *     0.16 r    0.90
  counter_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.16 r    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.03       0.23      
  data required time                                         0.23      
  ----------------------------------------------------------------------------
  data required time                                         0.23      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: acc_rdy_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rdy_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_rdy_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rdy_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U468/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.04 *     0.16 r    0.90
  U469/Z (C8T28SOI_LR_AOI211X2_P0)             0.02 *     0.18 f    0.90
  acc_rdy_reg/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                       0.18      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_rdy_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.18      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.08      


  Startpoint: counter_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U150/Z (C8T28SOI_LR_OA112X4_P0)                 0.06 *     0.18 f    0.90
  counter_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                          0.18      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.18      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.07      


  Startpoint: acc_reg_17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_17_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.14       0.14 r    0.90
  U455/Z (C8T28SOI_LR_AOI22AX2_P0)             0.04 *     0.17 f    0.90
  acc_reg_17_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 f    0.90
  data arrival time                                       0.17      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.04       0.24      
  data required time                                      0.24      
  -------------------------------------------------------------------------
  data required time                                      0.24      
  data arrival time                                      -0.17      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.07      


  Startpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U199/Z (C8T28SOI_LR_OAI211X3_P0)              0.04 *     0.17 r    0.90
  U200/Z (C8T28SOI_LR_NAND2X4_P0)               0.01 *     0.18 f    0.90
  acc_rc_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U203/Z (C8T28SOI_LR_OAI211X3_P0)              0.04 *     0.17 r    0.90
  U204/Z (C8T28SOI_LR_NAND2X4_P0)               0.01 *     0.18 f    0.90
  acc_rc_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: counter_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U149/Z (C8T28SOI_LR_NAND2X4_P0)                 0.04 *     0.16 r    0.90
  U450/Z (C8T28SOI_LR_AOI211X2_P0)                0.02 *     0.18 f    0.90
  counter_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                          0.18      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.18      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.07      


  Startpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U195/Z (C8T28SOI_LR_OAI211X3_P0)              0.04 *     0.16 r    0.90
  U196/Z (C8T28SOI_LR_NAND2X4_P0)               0.02 *     0.18 f    0.90
  acc_rc_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U206/Z (C8T28SOI_LR_OAI12AX3_P0)              0.03 *     0.16 r    0.90
  U207/Z (C8T28SOI_LR_OAI12X3_P0)               0.03 *     0.18 f    0.90
  acc_rc_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.06      


  Startpoint: mult_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U9/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.17 f    0.90
  U218/Z (C8T28SOI_LR_NOR2AX4_P0)              0.03 *     0.19 f    0.90
  acc_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.19 f    0.90
  data arrival time                                       0.19      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.19      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.06      


  Startpoint: mult_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U11/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.16 f    0.90
  U205/Z (C8T28SOI_LR_NOR2AX4_P0)              0.03 *     0.19 f    0.90
  acc_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.19 f    0.90
  data arrival time                                       0.19      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.19      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.06      


  Startpoint: mult_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mult_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.17 f    0.90
  U232/Z (C8T28SOI_LR_NOR2AX4_P0)               0.03 *     0.19 f    0.90
  acc_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.19 f    0.90
  data arrival time                                        0.19      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.19      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.06      


  Startpoint: mult_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mult_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.17 f    0.90
  U231/Z (C8T28SOI_LR_NOR2AX4_P0)               0.03 *     0.20 f    0.90
  acc_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.20 f    0.90
  data arrival time                                        0.20      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.20      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.06      


  Startpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  acc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U211/Z (C8T28SOI_LR_OAI12AX3_P0)              0.04 *     0.16 r    0.90
  U212/Z (C8T28SOI_LR_OAI12X3_P0)               0.03 *     0.19 f    0.90
  acc_rc_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.19 f    0.90
  data arrival time                                        0.19      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.19      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.06      


  Startpoint: mult_reg_8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U8/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.17 f    0.90
  U219/Z (C8T28SOI_LR_NOR2AX4_P0)              0.03 *     0.20 f    0.90
  acc_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.20 f    0.90
  data arrival time                                       0.20      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.20      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: mult_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U10/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.17 f    0.90
  U217/Z (C8T28SOI_LR_NOR2AX4_P0)              0.03 *     0.20 f    0.90
  acc_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.20 f    0.90
  data arrival time                                       0.20      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.20      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: acc_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U6/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.17 f    0.90
  U225/Z (C8T28SOI_LR_NOR2AX4_P0)              0.03 *     0.20 f    0.90
  acc_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.20 f    0.90
  data arrival time                                       0.20      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.20      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: mult_reg_9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U7/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.17 f    0.90
  U220/Z (C8T28SOI_LR_NOR2AX4_P0)              0.03 *     0.20 f    0.90
  acc_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.20 f    0.90
  data arrival time                                       0.20      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.20      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: mult_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mult_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_14_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.17 f    0.90
  U237/Z (C8T28SOI_LR_NOR2AX4_P0)               0.03 *     0.20 f    0.90
  acc_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.20 f    0.90
  data arrival time                                        0.20      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.20      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.05      


  Startpoint: vld_d_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_counter_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)                     0.00       0.00 r    0.90
  vld_d_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)                      0.12       0.12 f    0.90
  U472/Z (C8T28SOI_LR_OAI12X3_P0)                              0.03 *     0.15 r    0.90
  clk_gate_counter_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.15 r    0.90
  data arrival time                                                       0.15      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  clk_gate_counter_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                       0.00       0.20      
  data required time                                                      0.20      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.20      
  data arrival time                                                      -0.15      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.05      


  Startpoint: vld_d_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_vld_o_tmp_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                          Incr       Path      Voltage
  -------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.00       0.00      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)                       0.00       0.00 r    0.90
  vld_d_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)                        0.12       0.12 f    0.90
  U471/Z (C8T28SOI_LR_OAI12X3_P0)                                0.04 *     0.16 r    0.90
  clk_gate_vld_o_tmp_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.16 r    0.90
  data arrival time                                                         0.16      

  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.20       0.20      
  clk_gate_vld_o_tmp_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                         0.00       0.20      
  data required time                                                        0.20      
  -------------------------------------------------------------------------------------------
  data required time                                                        0.20      
  data arrival time                                                        -0.16      
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.05      


  Startpoint: mult_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U12/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.16 f    0.90
  U174/Z (C8T28SOI_LR_CNNOR2AX9_P16)           0.05 *     0.21 f    0.90
  acc_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: mult_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mult_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U5/S0 (C8T28SOI_LR_FA1X4_P0)         0.06 *     0.18 f    0.90
  U226/Z (C8T28SOI_LR_NOR2AX4_P0)               0.03 *     0.21 f    0.90
  acc_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.21 f    0.90
  data arrival time                                        0.21      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.21      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.04      


  Startpoint: acc_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_15_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U365/S0 (C8T28SOI_LR_FA1X4_P0)               0.05 *     0.18 f    0.90
  U243/Z (C8T28SOI_LR_NOR2AX4_P0)              0.03 *     0.21 f    0.90
  acc_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: mult_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  mult_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mult_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U14/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.17 f    0.90
  U153/Z (C8T28SOI_LR_CNNOR2AX9_P16)           0.05 *     0.21 f    0.90
  acc_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  acc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U13/S0 (C8T28SOI_LR_FA1X4_P0)      0.05 *     0.17 f    0.90
  U173/Z (C8T28SOI_LR_CNNOR2AX9_P16)          0.05 *     0.22 f    0.90
  acc_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                      0.22      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.22      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.03      


  Startpoint: vld_i (input port clocked by CLK)
  Endpoint: vld_d_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  vld_i (in)                                   0.00       0.05 f    
  vld_d_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  vld_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_14_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_14_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_19_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_19_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_13_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  mult_reg_13_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mult_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_11_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  mult_reg_11_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mult_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_20_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_20_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_21_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_21_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  vld_d_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_13_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_13_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_16_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_16_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  vld_d_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_6_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_11_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_11_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_12_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  mult_reg_12_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mult_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_15_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_o_tmp_reg
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.03       0.08 r    
  vld_o_tmp_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                         0.08      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.08      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_11_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.03       0.08 r    
  acc_rc_reg_11_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                          0.08      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_rc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.08      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_10_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.03       0.08 r    
  acc_rc_reg_10_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                          0.08      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_rc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.08      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_18_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_18_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_9_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.03       0.08 r    
  acc_rc_reg_9_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                         0.08      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.08      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_15_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  mult_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mult_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_9_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_9_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                      0.08      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.08      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_10_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  mult_reg_10_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mult_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rdy_reg
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_rdy_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_rdy_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_6_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                      0.08      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.08      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_7_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                      0.08      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.08      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.20      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_8_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_8_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.03       0.08 r    
  acc_rc_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                         0.08      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.08      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_10_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_10_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                       0.08      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.08      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  vld_d_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  vld_d_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  vld_d_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                        0.08      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.08      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_7_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.03       0.08 r    
  acc_rc_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.08 r    0.90
  data arrival time                                         0.08      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.08      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_14_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.03       0.08 r    
  mult_reg_14_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                        0.09      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mult_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.09      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_4_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                      0.09      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.09      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_3_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                      0.09      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.09      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_9_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_9_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                       0.09      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.09      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_7_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                       0.09      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.09      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: counter_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.03       0.08 r    
  counter_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                          0.09      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.09      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_6_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.03       0.08 r    
  acc_rc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                         0.09      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.09      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_2_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                      0.09      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.09      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: counter_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.03       0.08 r    
  counter_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                          0.09      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.09      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_12_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_12_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                       0.09      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.09      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: counter_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.03       0.08 r    
  counter_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                          0.09      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.09      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_5_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                      0.09      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.09      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_1_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                      0.09      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.09      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: counter_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.03       0.08 r    
  counter_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                          0.09      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.09      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                       0.09      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.09      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.03       0.08 r    
  acc_rc_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                         0.09      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.09      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_17_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  acc_reg_17_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                       0.09      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.09      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                       0.09      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.09      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_8_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                      0.09      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.09      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mult_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.03       0.08 r    
  mult_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                       0.09      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.09      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.03       0.08 r    
  acc_rc_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                         0.09      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.09      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_0_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.03       0.08 r    
  acc_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.09 r    0.90
  data arrival time                                      0.09      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.09      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.19      


  Startpoint: din[6] (input port clocked by CLK)
  Endpoint: mult_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  din[6] (in)                                  0.00       0.05 r    
  U264/Z (C8T28SOI_LRA_NOR3AX3_P0)             0.02 *     0.07 f    0.90
  U309/Z (C8T28SOI_LR_CNIVX4_P16)              0.04 *     0.11 r    0.90
  U431/Z (C8T28SOI_LR_OAI12X3_P0)              0.02 *     0.13 f    0.90
  mult_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 f    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.12      


  Startpoint: din[0] (input port clocked by CLK)
  Endpoint: mult_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  din[0] (in)                                 0.00       0.05 r    
  U157/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.01 *     0.07 f    0.90
  U166/Z (C8T28SOI_LR_AOI12X3_P0)             0.05 *     0.11 r    0.90
  U172/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.03 *     0.14 f    0.90
  mult_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  mult_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.11      


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 f    
  win[0] (in)                                 0.00       0.05 f    
  U163/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.11 r    0.90
  U165/Z (C8T28SOI_LR_NOR2X4_P0)              0.04 *     0.15 f    0.90
  mult_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                      0.15      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  mult_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.04       0.24      
  data required time                                     0.24      
  ------------------------------------------------------------------------
  data required time                                     0.24      
  data arrival time                                     -0.15      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.09      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: mult_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  din[7] (in)                                  0.00       0.05 r    
  U169/Z (C8T28SOI_LR_OAI22X3_P0)              0.03 *     0.08 f    0.90
  U245/Z (C8T28SOI_LR_NOR2X4_P0)               0.05 *     0.13 r    0.90
  U283/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03 *     0.16 f    0.90
  mult_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                       0.16      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.16      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.09      


  Startpoint: win[6] (input port clocked by CLK)
  Endpoint: mult_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  win[6] (in)                                  0.00       0.05 r    
  U259/Z (C8T28SOI_LRA_NOR3AX3_P0)             0.01 *     0.07 f    0.90
  U285/Z (C8T28SOI_LR_AOI22X2_P0)              0.03 *     0.09 r    0.90
  U287/Z (C8T28SOI_LRA_NAND3AX3_P0)            0.04 *     0.13 f    0.90
  U291/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.06 *     0.19 f    0.90
  mult_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.19 f    0.90
  data arrival time                                       0.19      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.19      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.06      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: mult_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  din[7] (in)                                  0.00       0.05 r    
  U169/Z (C8T28SOI_LR_OAI22X3_P0)              0.03 *     0.08 f    0.90
  U432/Z (C8T28SOI_LR_NOR2X4_P0)               0.05 *     0.13 r    0.90
  U433/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.06 *     0.20 f    0.90
  mult_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                       0.20      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.20      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: mult_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  din[7] (in)                                 0.00       0.05 r    
  U169/Z (C8T28SOI_LR_OAI22X3_P0)             0.03 *     0.08 f    0.90
  U440/Z (C8T28SOI_LR_NOR2X4_P0)              0.05 *     0.13 r    0.90
  U441/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.07 *     0.20 f    0.90
  mult_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                      0.20      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  mult_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.20      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.05      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: mult_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  din[7] (in)                                 0.00       0.05 r    
  U169/Z (C8T28SOI_LR_OAI22X3_P0)             0.03 *     0.08 f    0.90
  U436/Z (C8T28SOI_LR_NOR2X4_P0)              0.05 *     0.13 r    0.90
  U437/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.07 *     0.20 f    0.90
  mult_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                      0.20      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  mult_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.20      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.05      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: mult_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  din[7] (in)                                 0.00       0.05 r    
  U169/Z (C8T28SOI_LR_OAI22X3_P0)             0.03 *     0.08 f    0.90
  U438/Z (C8T28SOI_LR_NOR2X4_P0)              0.05 *     0.13 r    0.90
  U439/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.07 *     0.21 f    0.90
  mult_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                      0.21      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  mult_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.21      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.04      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: mult_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  din[7] (in)                                 0.00       0.05 r    
  U169/Z (C8T28SOI_LR_OAI22X3_P0)             0.03 *     0.08 f    0.90
  U434/Z (C8T28SOI_LR_NOR2X4_P0)              0.05 *     0.13 r    0.90
  U435/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.08 *     0.21 f    0.90
  mult_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                      0.21      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  mult_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.21      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.04      


  Startpoint: win[6] (input port clocked by CLK)
  Endpoint: mult_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  win[6] (in)                                  0.00       0.05 r    
  U259/Z (C8T28SOI_LRA_NOR3AX3_P0)             0.01 *     0.07 f    0.90
  U285/Z (C8T28SOI_LR_AOI22X2_P0)              0.03 *     0.09 r    0.90
  U287/Z (C8T28SOI_LRA_NAND3AX3_P0)            0.04 *     0.13 f    0.90
  U288/Z (C8T28SOI_LR_OAI12X3_P0)              0.08 *     0.21 r    0.90
  U289/Z (C8T28SOI_LR_CNIVX4_P16)              0.02 *     0.23 f    0.90
  mult_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                       0.23      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.23      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.02      


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  win[0] (in)                                 0.00       0.05 r    
  U161/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.01 *     0.07 f    0.90
  U162/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.04 *     0.11 r    0.90
  intadd_1_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.06 *     0.16 r    0.90
  intadd_1_U10/S0 (C8T28SOI_LR_FA1X4_P0)      0.05 *     0.22 r    0.90
  U216/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.02 *     0.24 f    0.90
  mult_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                      0.24      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  mult_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.24      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.01      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: mult_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  din[7] (in)                                  0.00       0.05 r    
  U169/Z (C8T28SOI_LR_OAI22X3_P0)              0.03 *     0.08 f    0.90
  U170/Z (C8T28SOI_LR_CNIVX4_P16)              0.10 *     0.18 r    0.90
  U240/Z (C8T28SOI_LR_NAND2X4_P0)              0.02 *     0.20 f    0.90
  U241/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.04 *     0.24 f    0.90
  mult_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                       0.24      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  mult_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.24      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.01      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: mult_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  din[7] (in)                                 0.00       0.05 r    
  U169/Z (C8T28SOI_LR_OAI22X3_P0)             0.03 *     0.08 f    0.90
  U170/Z (C8T28SOI_LR_CNIVX4_P16)             0.10 *     0.18 r    0.90
  U223/Z (C8T28SOI_LR_NAND2X4_P0)             0.02 *     0.20 f    0.90
  U224/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.05 *     0.25 f    0.90
  mult_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.25 f    0.90
  data arrival time                                      0.25      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  mult_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.25      
  ------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)          0.00      


  Startpoint: acc_rc_reg_8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[4] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_rc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[7] (out)                                  0.00 *     0.11 r    
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  output external delay                          -0.05       0.15      
  data required time                                         0.15      
  ----------------------------------------------------------------------------
  data required time                                         0.15      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_rc_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_rc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[6] (out)                                  0.00 *     0.11 r    
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  output external delay                          -0.05       0.15      
  data required time                                         0.15      
  ----------------------------------------------------------------------------
  data required time                                         0.15      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_rc_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[2] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[1] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[0] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  vld_o (out)                                    0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[5] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[3] (out)                                 0.00 *     0.12 f    
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


    Design: fx_mac

    max_area               0.00
  - Current Area         380.58
  ------------------------------
    Slack               -380.58  (VIOLATED)


    Design: fx_mac (Scenario:mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C)

    max_leakage_power          0.00
  - Current Leakage Power      2.63
  ----------------------------------
    Slack                     -2.63  (VIOLATED)


1
