// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_conv1.h"
#include "dut_conv1_1.h"
#include "dut_max_pool.h"
#include "dut_dense_mlp_2.h"
#include "dut_dense_mlp_1.h"
#include "dut_dense_mlp.h"
#include "dut_fcmp_32ns_32ns_1_1.h"
#include "dut_mem_conv1_0.h"
#include "dut_mem_conv2_0.h"
#include "dut_input.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_V_dout;
    sc_in< sc_logic > strm_in_V_V_empty_n;
    sc_out< sc_logic > strm_in_V_V_read;
    sc_out< sc_lv<32> > strm_out_V_V_din;
    sc_in< sc_logic > strm_out_V_V_full_n;
    sc_out< sc_logic > strm_out_V_V_write;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_mem_conv1_0* mem_conv1_0_U;
    dut_mem_conv1_0* mem_conv1_1_U;
    dut_mem_conv1_0* mem_conv1_2_U;
    dut_mem_conv1_0* mem_conv1_3_U;
    dut_mem_conv1_0* mem_conv1_4_U;
    dut_mem_conv1_0* mem_conv1_5_U;
    dut_mem_conv1_0* mem_conv1_6_U;
    dut_mem_conv1_0* mem_conv1_7_U;
    dut_mem_conv2_0* mem_conv2_0_U;
    dut_mem_conv1_0* mem_conv2_1_U;
    dut_mem_conv1_0* mem_conv2_2_U;
    dut_mem_conv1_0* mem_conv2_3_U;
    dut_mem_conv1_0* mem_conv2_4_U;
    dut_mem_conv1_0* mem_conv2_5_U;
    dut_mem_conv1_0* mem_conv2_6_U;
    dut_mem_conv1_0* mem_conv2_7_U;
    dut_input* input_U;
    dut_conv1* grp_dut_conv1_fu_256;
    dut_conv1_1* grp_dut_conv1_1_fu_278;
    dut_max_pool* grp_dut_max_pool_fu_293;
    dut_dense_mlp_2* grp_dut_dense_mlp_2_fu_319;
    dut_dense_mlp_1* grp_dut_dense_mlp_1_fu_336;
    dut_dense_mlp* grp_dut_dense_mlp_fu_346;
    dut_fcmp_32ns_32ns_1_1<1,1,32,32,1>* dut_fcmp_32ns_32ns_1_1_U103;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_35;
    sc_signal< sc_logic > strm_in_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_56;
    sc_signal< sc_lv<1> > exitcond_fu_358_p2;
    sc_signal< sc_logic > strm_out_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_19;
    sc_signal< bool > ap_sig_68;
    sc_signal< sc_lv<12> > i_1_fu_364_p2;
    sc_signal< sc_lv<12> > i_1_reg_646;
    sc_signal< bool > ap_sig_74;
    sc_signal< sc_lv<12> > idx_urem_fu_382_p3;
    sc_signal< sc_lv<12> > idx_urem_reg_651;
    sc_signal< sc_lv<32> > tmp_V_2_reg_656;
    sc_signal< sc_lv<25> > next_mul_fu_390_p2;
    sc_signal< sc_lv<25> > next_mul_reg_661;
    sc_signal< sc_lv<11> > input_addr_reg_666;
    sc_signal< sc_lv<7> > tmp_27_fu_411_p3;
    sc_signal< sc_lv<7> > tmp_27_reg_671;
    sc_signal< sc_lv<7> > tmp_28_fu_419_p2;
    sc_signal< sc_lv<7> > tmp_28_reg_676;
    sc_signal< sc_lv<1> > tmp_77_fu_425_p2;
    sc_signal< sc_lv<1> > tmp_77_reg_681;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_16;
    sc_signal< bool > ap_sig_99;
    sc_signal< sc_lv<32> > tmp_72_fu_551_p1;
    sc_signal< sc_lv<32> > tmp_72_reg_699;
    sc_signal< sc_logic > ap_sig_cseq_ST_st18_fsm_17;
    sc_signal< bool > ap_sig_110;
    sc_signal< sc_lv<32> > tmp_73_fu_555_p1;
    sc_signal< sc_lv<32> > tmp_73_reg_704;
    sc_signal< sc_lv<1> > notlhs_fu_587_p2;
    sc_signal< sc_lv<1> > notlhs_reg_709;
    sc_signal< sc_lv<1> > notrhs_fu_593_p2;
    sc_signal< sc_lv<1> > notrhs_reg_714;
    sc_signal< sc_lv<1> > notlhs5_fu_599_p2;
    sc_signal< sc_lv<1> > notlhs5_reg_719;
    sc_signal< sc_lv<1> > notrhs6_fu_605_p2;
    sc_signal< sc_lv<1> > notrhs6_reg_724;
    sc_signal< sc_lv<1> > tmp_36_fu_633_p2;
    sc_signal< sc_lv<1> > tmp_36_reg_729;
    sc_signal< sc_logic > ap_sig_cseq_ST_st19_fsm_18;
    sc_signal< bool > ap_sig_129;
    sc_signal< sc_lv<8> > mem_conv1_0_address0;
    sc_signal< sc_logic > mem_conv1_0_ce0;
    sc_signal< sc_logic > mem_conv1_0_we0;
    sc_signal< sc_lv<128> > mem_conv1_0_d0;
    sc_signal< sc_lv<128> > mem_conv1_0_q0;
    sc_signal< sc_lv<8> > mem_conv1_1_address0;
    sc_signal< sc_logic > mem_conv1_1_ce0;
    sc_signal< sc_lv<128> > mem_conv1_1_q0;
    sc_signal< sc_lv<8> > mem_conv1_2_address0;
    sc_signal< sc_logic > mem_conv1_2_ce0;
    sc_signal< sc_lv<128> > mem_conv1_2_q0;
    sc_signal< sc_lv<8> > mem_conv1_3_address0;
    sc_signal< sc_logic > mem_conv1_3_ce0;
    sc_signal< sc_lv<128> > mem_conv1_3_q0;
    sc_signal< sc_lv<8> > mem_conv1_4_address0;
    sc_signal< sc_logic > mem_conv1_4_ce0;
    sc_signal< sc_lv<128> > mem_conv1_4_q0;
    sc_signal< sc_lv<8> > mem_conv1_5_address0;
    sc_signal< sc_logic > mem_conv1_5_ce0;
    sc_signal< sc_lv<128> > mem_conv1_5_q0;
    sc_signal< sc_lv<8> > mem_conv1_6_address0;
    sc_signal< sc_logic > mem_conv1_6_ce0;
    sc_signal< sc_lv<128> > mem_conv1_6_q0;
    sc_signal< sc_lv<8> > mem_conv1_7_address0;
    sc_signal< sc_logic > mem_conv1_7_ce0;
    sc_signal< sc_lv<128> > mem_conv1_7_q0;
    sc_signal< sc_lv<8> > mem_conv2_0_address0;
    sc_signal< sc_logic > mem_conv2_0_ce0;
    sc_signal< sc_logic > mem_conv2_0_we0;
    sc_signal< sc_lv<128> > mem_conv2_0_d0;
    sc_signal< sc_lv<128> > mem_conv2_0_q0;
    sc_signal< sc_lv<8> > mem_conv2_0_address1;
    sc_signal< sc_logic > mem_conv2_0_ce1;
    sc_signal< sc_lv<128> > mem_conv2_0_q1;
    sc_signal< sc_lv<8> > mem_conv2_1_address0;
    sc_signal< sc_logic > mem_conv2_1_ce0;
    sc_signal< sc_logic > mem_conv2_1_we0;
    sc_signal< sc_lv<128> > mem_conv2_1_d0;
    sc_signal< sc_lv<128> > mem_conv2_1_q0;
    sc_signal< sc_lv<8> > mem_conv2_2_address0;
    sc_signal< sc_logic > mem_conv2_2_ce0;
    sc_signal< sc_logic > mem_conv2_2_we0;
    sc_signal< sc_lv<128> > mem_conv2_2_d0;
    sc_signal< sc_lv<128> > mem_conv2_2_q0;
    sc_signal< sc_lv<8> > mem_conv2_3_address0;
    sc_signal< sc_logic > mem_conv2_3_ce0;
    sc_signal< sc_logic > mem_conv2_3_we0;
    sc_signal< sc_lv<128> > mem_conv2_3_d0;
    sc_signal< sc_lv<128> > mem_conv2_3_q0;
    sc_signal< sc_lv<8> > mem_conv2_4_address0;
    sc_signal< sc_logic > mem_conv2_4_ce0;
    sc_signal< sc_logic > mem_conv2_4_we0;
    sc_signal< sc_lv<128> > mem_conv2_4_d0;
    sc_signal< sc_lv<128> > mem_conv2_4_q0;
    sc_signal< sc_lv<8> > mem_conv2_5_address0;
    sc_signal< sc_logic > mem_conv2_5_ce0;
    sc_signal< sc_logic > mem_conv2_5_we0;
    sc_signal< sc_lv<128> > mem_conv2_5_d0;
    sc_signal< sc_lv<128> > mem_conv2_5_q0;
    sc_signal< sc_lv<8> > mem_conv2_6_address0;
    sc_signal< sc_logic > mem_conv2_6_ce0;
    sc_signal< sc_logic > mem_conv2_6_we0;
    sc_signal< sc_lv<128> > mem_conv2_6_d0;
    sc_signal< sc_lv<128> > mem_conv2_6_q0;
    sc_signal< sc_lv<8> > mem_conv2_7_address0;
    sc_signal< sc_logic > mem_conv2_7_ce0;
    sc_signal< sc_logic > mem_conv2_7_we0;
    sc_signal< sc_lv<128> > mem_conv2_7_d0;
    sc_signal< sc_lv<128> > mem_conv2_7_q0;
    sc_signal< sc_lv<11> > input_address0;
    sc_signal< sc_logic > input_ce0;
    sc_signal< sc_logic > input_we0;
    sc_signal< sc_lv<128> > input_d0;
    sc_signal< sc_lv<128> > input_q0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_ap_start;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_ap_done;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_ap_idle;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_ap_ready;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_input_0_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_input_0_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_input_1_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_input_1_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_input_2_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_input_2_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_input_3_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_input_3_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_input_4_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_input_4_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_input_5_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_input_5_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_input_6_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_input_6_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_input_7_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_input_7_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_output_0_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_0_ce0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_0_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_fu_256_output_0_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_output_1_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_1_ce0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_1_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_fu_256_output_1_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_output_2_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_2_ce0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_2_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_fu_256_output_2_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_output_3_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_3_ce0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_3_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_fu_256_output_3_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_output_4_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_4_ce0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_4_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_fu_256_output_4_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_output_5_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_5_ce0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_5_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_fu_256_output_5_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_output_6_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_6_ce0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_6_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_fu_256_output_6_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_fu_256_output_7_address0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_7_ce0;
    sc_signal< sc_logic > grp_dut_conv1_fu_256_output_7_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_fu_256_output_7_d0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_ap_start;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_ap_done;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_ap_idle;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_ap_ready;
    sc_signal< sc_lv<11> > grp_dut_conv1_1_fu_278_input_r_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_input_r_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv1_1_fu_278_output_0_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_0_ce0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_0_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_1_fu_278_output_0_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_1_fu_278_output_1_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_1_ce0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_1_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_1_fu_278_output_1_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_1_fu_278_output_2_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_2_ce0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_2_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_1_fu_278_output_2_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_1_fu_278_output_3_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_3_ce0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_3_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_1_fu_278_output_3_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_1_fu_278_output_4_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_4_ce0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_4_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_1_fu_278_output_4_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_1_fu_278_output_5_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_5_ce0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_5_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_1_fu_278_output_5_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_1_fu_278_output_6_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_6_ce0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_6_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_1_fu_278_output_6_d0;
    sc_signal< sc_lv<8> > grp_dut_conv1_1_fu_278_output_7_address0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_7_ce0;
    sc_signal< sc_logic > grp_dut_conv1_1_fu_278_output_7_we0;
    sc_signal< sc_lv<128> > grp_dut_conv1_1_fu_278_output_7_d0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_ap_start;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_ap_done;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_ap_idle;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_ap_ready;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_input_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_input_0_ce0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_input_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_input_1_ce0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_input_2_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_input_2_ce0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_input_3_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_input_3_ce0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_input_4_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_input_4_ce0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_input_5_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_input_5_ce0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_input_6_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_input_6_ce0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_input_7_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_input_7_ce0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_output_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_0_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_0_we0;
    sc_signal< sc_lv<128> > grp_dut_max_pool_fu_293_output_0_d0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_output_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_1_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_1_we0;
    sc_signal< sc_lv<128> > grp_dut_max_pool_fu_293_output_1_d0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_output_2_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_2_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_2_we0;
    sc_signal< sc_lv<128> > grp_dut_max_pool_fu_293_output_2_d0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_output_3_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_3_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_3_we0;
    sc_signal< sc_lv<128> > grp_dut_max_pool_fu_293_output_3_d0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_output_4_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_4_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_4_we0;
    sc_signal< sc_lv<128> > grp_dut_max_pool_fu_293_output_4_d0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_output_5_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_5_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_5_we0;
    sc_signal< sc_lv<128> > grp_dut_max_pool_fu_293_output_5_d0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_output_6_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_6_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_6_we0;
    sc_signal< sc_lv<128> > grp_dut_max_pool_fu_293_output_6_d0;
    sc_signal< sc_lv<8> > grp_dut_max_pool_fu_293_output_7_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_7_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_293_output_7_we0;
    sc_signal< sc_lv<128> > grp_dut_max_pool_fu_293_output_7_d0;
    sc_signal< sc_lv<6> > grp_dut_max_pool_fu_293_M;
    sc_signal< sc_lv<6> > grp_dut_max_pool_fu_293_I;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_ap_start;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_ap_done;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_ap_ready;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_input_r_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_input_r_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_input1_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_input1_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_input2_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_input2_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_input3_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_input3_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_input4_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_input4_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_input5_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_input5_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_input6_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_input6_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_input7_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_input7_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_2_fu_319_output_r_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_output_r_ce0;
    sc_signal< sc_logic > grp_dut_dense_mlp_2_fu_319_output_r_we0;
    sc_signal< sc_lv<128> > grp_dut_dense_mlp_2_fu_319_output_r_d0;
    sc_signal< sc_logic > grp_dut_dense_mlp_1_fu_336_ap_start;
    sc_signal< sc_logic > grp_dut_dense_mlp_1_fu_336_ap_done;
    sc_signal< sc_logic > grp_dut_dense_mlp_1_fu_336_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_mlp_1_fu_336_ap_ready;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_1_fu_336_input_r_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_1_fu_336_input_r_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_1_fu_336_output_r_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_1_fu_336_output_r_ce0;
    sc_signal< sc_logic > grp_dut_dense_mlp_1_fu_336_output_r_we0;
    sc_signal< sc_lv<128> > grp_dut_dense_mlp_1_fu_336_output_r_d0;
    sc_signal< sc_logic > grp_dut_dense_mlp_fu_346_ap_start;
    sc_signal< sc_logic > grp_dut_dense_mlp_fu_346_ap_done;
    sc_signal< sc_logic > grp_dut_dense_mlp_fu_346_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_mlp_fu_346_ap_ready;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_fu_346_input_0_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_fu_346_input_0_ce0;
    sc_signal< sc_lv<8> > grp_dut_dense_mlp_fu_346_output_0_address0;
    sc_signal< sc_logic > grp_dut_dense_mlp_fu_346_output_0_ce0;
    sc_signal< sc_logic > grp_dut_dense_mlp_fu_346_output_0_we0;
    sc_signal< sc_lv<128> > grp_dut_dense_mlp_fu_346_output_0_d0;
    sc_signal< sc_lv<12> > i_reg_223;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_555;
    sc_signal< sc_lv<25> > phi_mul_reg_234;
    sc_signal< sc_lv<12> > phi_urem_reg_245;
    sc_signal< sc_logic > ap_reg_grp_dut_conv1_fu_256_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_569;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_576;
    sc_signal< sc_logic > ap_reg_grp_dut_conv1_1_fu_278_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_595;
    sc_signal< sc_logic > ap_reg_grp_dut_max_pool_fu_293_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_612;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_619;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_627;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_634;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_10;
    sc_signal< bool > ap_sig_648;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_11;
    sc_signal< bool > ap_sig_655;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_680;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_687;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_mlp_fu_346_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_712;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_15;
    sc_signal< bool > ap_sig_719;
    sc_signal< sc_lv<64> > tmp_26_fu_396_p1;
    sc_signal< sc_lv<32> > tmp_35_fu_354_p0;
    sc_signal< sc_lv<32> > tmp_35_fu_354_p1;
    sc_signal< sc_lv<12> > next_urem_fu_370_p2;
    sc_signal< sc_lv<1> > tmp_76_fu_376_p2;
    sc_signal< sc_lv<2> > tmp_19_fu_401_p4;
    sc_signal< sc_lv<8> > tmp_78_fu_431_p1;
    sc_signal< sc_lv<8> > tmp_79_fu_434_p1;
    sc_signal< sc_lv<8> > tmp_81_fu_440_p2;
    sc_signal< sc_lv<8> > tmp_82_fu_446_p3;
    sc_signal< sc_lv<8> > tmp_84_fu_460_p3;
    sc_signal< sc_lv<8> > tmp_83_fu_453_p3;
    sc_signal< sc_lv<8> > tmp_85_fu_467_p2;
    sc_signal< sc_lv<128> > tmp_80_fu_437_p1;
    sc_signal< sc_lv<128> > tmp_86_fu_473_p1;
    sc_signal< sc_lv<128> > tmp_89_fu_485_p2;
    sc_signal< sc_lv<128> > tmp_90_fu_491_p4;
    sc_signal< sc_lv<128> > tmp_87_fu_477_p1;
    sc_signal< sc_lv<128> > tmp_88_fu_481_p1;
    sc_signal< sc_lv<128> > tmp_92_fu_508_p2;
    sc_signal< sc_lv<128> > tmp_93_fu_514_p2;
    sc_signal< sc_lv<128> > p_demorgan_fu_520_p2;
    sc_signal< sc_lv<128> > tmp_94_fu_526_p2;
    sc_signal< sc_lv<128> > tmp_91_fu_501_p3;
    sc_signal< sc_lv<128> > tmp_95_fu_532_p2;
    sc_signal< sc_lv<128> > tmp_96_fu_538_p2;
    sc_signal< sc_lv<8> > tmp_fu_559_p4;
    sc_signal< sc_lv<23> > tmp_74_fu_569_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_573_p4;
    sc_signal< sc_lv<23> > tmp_75_fu_583_p1;
    sc_signal< sc_lv<1> > tmp_32_fu_619_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_623_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_627_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_354_p2;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_st1_fsm_0;
    static const sc_lv<20> ap_ST_st2_fsm_1;
    static const sc_lv<20> ap_ST_st3_fsm_2;
    static const sc_lv<20> ap_ST_st4_fsm_3;
    static const sc_lv<20> ap_ST_st5_fsm_4;
    static const sc_lv<20> ap_ST_st6_fsm_5;
    static const sc_lv<20> ap_ST_st7_fsm_6;
    static const sc_lv<20> ap_ST_st8_fsm_7;
    static const sc_lv<20> ap_ST_st9_fsm_8;
    static const sc_lv<20> ap_ST_st10_fsm_9;
    static const sc_lv<20> ap_ST_st11_fsm_10;
    static const sc_lv<20> ap_ST_st12_fsm_11;
    static const sc_lv<20> ap_ST_st13_fsm_12;
    static const sc_lv<20> ap_ST_st14_fsm_13;
    static const sc_lv<20> ap_ST_st15_fsm_14;
    static const sc_lv<20> ap_ST_st16_fsm_15;
    static const sc_lv<20> ap_ST_st17_fsm_16;
    static const sc_lv<20> ap_ST_st18_fsm_17;
    static const sc_lv<20> ap_ST_st19_fsm_18;
    static const sc_lv<20> ap_ST_st20_fsm_19;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<12> ap_const_lv12_C00;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_498;
    static const sc_lv<25> ap_const_lv25_1BDE;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_1F;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_110();
    void thread_ap_sig_129();
    void thread_ap_sig_35();
    void thread_ap_sig_555();
    void thread_ap_sig_56();
    void thread_ap_sig_569();
    void thread_ap_sig_576();
    void thread_ap_sig_595();
    void thread_ap_sig_612();
    void thread_ap_sig_619();
    void thread_ap_sig_627();
    void thread_ap_sig_634();
    void thread_ap_sig_648();
    void thread_ap_sig_655();
    void thread_ap_sig_68();
    void thread_ap_sig_680();
    void thread_ap_sig_687();
    void thread_ap_sig_712();
    void thread_ap_sig_719();
    void thread_ap_sig_74();
    void thread_ap_sig_99();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st11_fsm_10();
    void thread_ap_sig_cseq_ST_st12_fsm_11();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st16_fsm_15();
    void thread_ap_sig_cseq_ST_st17_fsm_16();
    void thread_ap_sig_cseq_ST_st18_fsm_17();
    void thread_ap_sig_cseq_ST_st19_fsm_18();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_19();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_exitcond_fu_358_p2();
    void thread_grp_dut_conv1_1_fu_278_ap_start();
    void thread_grp_dut_conv1_fu_256_ap_start();
    void thread_grp_dut_dense_mlp_1_fu_336_ap_start();
    void thread_grp_dut_dense_mlp_2_fu_319_ap_start();
    void thread_grp_dut_dense_mlp_fu_346_ap_start();
    void thread_grp_dut_max_pool_fu_293_I();
    void thread_grp_dut_max_pool_fu_293_M();
    void thread_grp_dut_max_pool_fu_293_ap_start();
    void thread_i_1_fu_364_p2();
    void thread_idx_urem_fu_382_p3();
    void thread_input_address0();
    void thread_input_ce0();
    void thread_input_d0();
    void thread_input_we0();
    void thread_mem_conv1_0_address0();
    void thread_mem_conv1_0_ce0();
    void thread_mem_conv1_0_d0();
    void thread_mem_conv1_0_we0();
    void thread_mem_conv1_1_address0();
    void thread_mem_conv1_1_ce0();
    void thread_mem_conv1_2_address0();
    void thread_mem_conv1_2_ce0();
    void thread_mem_conv1_3_address0();
    void thread_mem_conv1_3_ce0();
    void thread_mem_conv1_4_address0();
    void thread_mem_conv1_4_ce0();
    void thread_mem_conv1_5_address0();
    void thread_mem_conv1_5_ce0();
    void thread_mem_conv1_6_address0();
    void thread_mem_conv1_6_ce0();
    void thread_mem_conv1_7_address0();
    void thread_mem_conv1_7_ce0();
    void thread_mem_conv2_0_address0();
    void thread_mem_conv2_0_address1();
    void thread_mem_conv2_0_ce0();
    void thread_mem_conv2_0_ce1();
    void thread_mem_conv2_0_d0();
    void thread_mem_conv2_0_we0();
    void thread_mem_conv2_1_address0();
    void thread_mem_conv2_1_ce0();
    void thread_mem_conv2_1_d0();
    void thread_mem_conv2_1_we0();
    void thread_mem_conv2_2_address0();
    void thread_mem_conv2_2_ce0();
    void thread_mem_conv2_2_d0();
    void thread_mem_conv2_2_we0();
    void thread_mem_conv2_3_address0();
    void thread_mem_conv2_3_ce0();
    void thread_mem_conv2_3_d0();
    void thread_mem_conv2_3_we0();
    void thread_mem_conv2_4_address0();
    void thread_mem_conv2_4_ce0();
    void thread_mem_conv2_4_d0();
    void thread_mem_conv2_4_we0();
    void thread_mem_conv2_5_address0();
    void thread_mem_conv2_5_ce0();
    void thread_mem_conv2_5_d0();
    void thread_mem_conv2_5_we0();
    void thread_mem_conv2_6_address0();
    void thread_mem_conv2_6_ce0();
    void thread_mem_conv2_6_d0();
    void thread_mem_conv2_6_we0();
    void thread_mem_conv2_7_address0();
    void thread_mem_conv2_7_ce0();
    void thread_mem_conv2_7_d0();
    void thread_mem_conv2_7_we0();
    void thread_next_mul_fu_390_p2();
    void thread_next_urem_fu_370_p2();
    void thread_notlhs5_fu_599_p2();
    void thread_notlhs_fu_587_p2();
    void thread_notrhs6_fu_605_p2();
    void thread_notrhs_fu_593_p2();
    void thread_p_demorgan_fu_520_p2();
    void thread_strm_in_V_V_blk_n();
    void thread_strm_in_V_V_read();
    void thread_strm_out_V_V_blk_n();
    void thread_strm_out_V_V_din();
    void thread_strm_out_V_V_write();
    void thread_tmp_19_fu_401_p4();
    void thread_tmp_26_fu_396_p1();
    void thread_tmp_27_fu_411_p3();
    void thread_tmp_28_fu_419_p2();
    void thread_tmp_32_fu_619_p2();
    void thread_tmp_33_fu_623_p2();
    void thread_tmp_34_fu_627_p2();
    void thread_tmp_35_fu_354_p0();
    void thread_tmp_35_fu_354_p1();
    void thread_tmp_36_fu_633_p2();
    void thread_tmp_72_fu_551_p1();
    void thread_tmp_73_fu_555_p1();
    void thread_tmp_74_fu_569_p1();
    void thread_tmp_75_fu_583_p1();
    void thread_tmp_76_fu_376_p2();
    void thread_tmp_77_fu_425_p2();
    void thread_tmp_78_fu_431_p1();
    void thread_tmp_79_fu_434_p1();
    void thread_tmp_80_fu_437_p1();
    void thread_tmp_81_fu_440_p2();
    void thread_tmp_82_fu_446_p3();
    void thread_tmp_83_fu_453_p3();
    void thread_tmp_84_fu_460_p3();
    void thread_tmp_85_fu_467_p2();
    void thread_tmp_86_fu_473_p1();
    void thread_tmp_87_fu_477_p1();
    void thread_tmp_88_fu_481_p1();
    void thread_tmp_89_fu_485_p2();
    void thread_tmp_90_fu_491_p4();
    void thread_tmp_91_fu_501_p3();
    void thread_tmp_92_fu_508_p2();
    void thread_tmp_93_fu_514_p2();
    void thread_tmp_94_fu_526_p2();
    void thread_tmp_95_fu_532_p2();
    void thread_tmp_96_fu_538_p2();
    void thread_tmp_fu_559_p4();
    void thread_tmp_s_fu_573_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
