

================================================================
== Vivado HLS Report for 'PE_8_10_s'
================================================================
* Date:           Wed Apr 14 11:57:51 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.103 us | 0.103 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       29|       29|        27|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      314|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      5|     1025|     1045|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       93|    -|
|Register             |        0|      -|     1068|      288|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|     2093|     1740|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                  |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |kernel0_fdiv_32ns_32ns_32_12_1_U905          |kernel0_fdiv_32ns_32ns_32_12_1          |        0|      0|  564|  769|    0|
    |kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U904   |kernel0_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U903  |kernel0_fsub_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                        |                                        |        0|      5| 1025| 1045|    0|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_181_p2                      |     +    |      0|  0|   6|           4|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter26  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln315_fu_133_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln323_fu_145_p2                |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln341_5_fu_157_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln341_fu_151_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln343_3_fu_169_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln343_fu_163_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln891_fu_175_p2                |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_193_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln333_fu_200_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln343_7_fu_279_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln343_8_fu_286_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln343_fu_272_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_150_fu_226_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_151_fu_233_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln323_fu_139_p2                 |    xor   |      0|  0|   5|           4|           5|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 314|          50|         267|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26  |   9|          2|    1|          2|
    |fifo_L_drain_out_V_blk_n  |   9|          2|    1|          2|
    |fifo_U_tmp_1_in_V_blk_n   |   9|          2|    1|          2|
    |fifo_U_tmp_1_out_V_blk_n  |   9|          2|    1|          2|
    |fifo_V_in_V_blk_n         |   9|          2|    1|          2|
    |fifo_V_out_V_blk_n        |   9|          2|    1|          2|
    |p_0410_0_reg_110          |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         20|   12|         26|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |icmp_ln323_reg_340           |   1|   0|    1|          0|
    |icmp_ln341_5_reg_352         |   1|   0|    1|          0|
    |icmp_ln341_reg_347           |   1|   0|    1|          0|
    |icmp_ln343_3_reg_362         |   1|   0|    1|          0|
    |icmp_ln343_reg_357           |   1|   0|    1|          0|
    |icmp_ln891_reg_367           |   1|   0|    1|          0|
    |local_U_tmp_0_1_0356_fu_56   |  32|   0|   32|          0|
    |local_prev_V_0_0_0355_fu_52  |  32|   0|   32|          0|
    |p_0410_0_reg_110             |   4|   0|    4|          0|
    |select_ln323_reg_381         |  32|   0|   32|          0|
    |select_ln333_reg_391         |  32|   0|   32|          0|
    |select_ln343_8_reg_401       |  32|   0|   32|          0|
    |tmp_144_fu_64                |  32|   0|   32|          0|
    |tmp_145_fu_68                |  32|   0|   32|          0|
    |tmp_146_fu_72                |  32|   0|   32|          0|
    |tmp_147_reg_376              |  32|   0|   32|          0|
    |tmp_149_reg_386              |  32|   0|   32|          0|
    |tmp_4_reg_396                |  32|   0|   32|          0|
    |tmp_5_reg_411                |  32|   0|   32|          0|
    |tmp_fu_60                    |  32|   0|   32|          0|
    |tmp_s_reg_406                |  32|   0|   32|          0|
    |xor_ln323_reg_336            |   4|   0|    4|          0|
    |icmp_ln323_reg_340           |  64|  32|    1|          0|
    |icmp_ln341_5_reg_352         |  64|  32|    1|          0|
    |icmp_ln341_reg_347           |  64|  32|    1|          0|
    |icmp_ln343_3_reg_362         |  64|  32|    1|          0|
    |icmp_ln343_reg_357           |  64|  32|    1|          0|
    |icmp_ln891_reg_367           |  64|  32|    1|          0|
    |tmp_147_reg_376              |  64|  32|   32|          0|
    |tmp_149_reg_386              |  64|  32|   32|          0|
    |xor_ln323_reg_336            |  64|  32|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1068| 288|  566|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      PE<8, 10>     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      PE<8, 10>     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      PE<8, 10>     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      PE<8, 10>     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      PE<8, 10>     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      PE<8, 10>     | return value |
|fifo_V_in_V_dout           |  in |   32|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_read           | out |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_out_V_din           | out |   32|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_write         | out |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_U_tmp_1_in_V_dout     |  in |   32|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_empty_n  |  in |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_read     | out |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_out_V_din     | out |   32|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_full_n  |  in |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_write   | out |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_L_drain_out_V_din     | out |   32|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_write   | out |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

