read -sv run_verilog_mid/adder_32b_24_48_ab39b250b3ec5a3150079449d91497bf.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_48_ab39b250b3ec5a3150079449d91497bf_yosys.v
