// Seed: 2211722322
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  logic \id_3 = \id_3 ;
  module_2 modCall_1 (
      \id_3 ,
      \id_3 ,
      \id_3
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output wand  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  wand  id_4,
    output tri0  id_5,
    output logic id_6
);
  initial begin : LABEL_0
    id_6 <= (1'h0);
  end
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
