Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Oct  2 10:27:06 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counting_buttons_timing_summary_routed.rpt -pb counting_buttons_timing_summary_routed.pb -rpx counting_buttons_timing_summary_routed.rpx -warn_on_violation
| Design       : counting_buttons
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             34          
XDCH-2     Warning   Same min and max delay values on IO port  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.134        0.000                      0                  206        0.160        0.000                      0                  206        9.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.134        0.000                      0                  206        0.160        0.000                      0                  206        9.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.134ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 2.246ns (45.783%)  route 2.660ns (54.217%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 25.012 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.216 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.333 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.333    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.572 r  encoded_reg[7][0]_i_2/O[2]
                         net (fo=1, routed)           1.319     9.890    encoded_reg[7][0]_i_2_n_5
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.329    10.219 r  encoded[6][3]_i_1/O
                         net (fo=1, routed)           0.000    10.219    encoded[6][3]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  encoded_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.589    25.012    clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  encoded_reg[6][3]/C
                         clock pessimism              0.259    25.271    
                         clock uncertainty           -0.035    25.235    
    SLICE_X6Y77          FDRE (Setup_fdre_C_D)        0.118    25.353    encoded_reg[6][3]
  -------------------------------------------------------------------
                         required time                         25.353    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 15.134    

Slack (MET) :             15.365ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 2.360ns (50.734%)  route 2.292ns (49.266%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.216 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.333 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.333    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.450 r  encoded_reg[7][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.450    encoded_reg[7][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.689 r  encoded_reg[7][3]_i_3/O[2]
                         net (fo=1, routed)           0.951     9.639    encoded_reg[7][3]_i_3_n_5
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.326     9.965 r  encoded[7][3]_i_2/O
                         net (fo=1, routed)           0.000     9.965    encoded[7][3]_i_2_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593    25.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[7][3]/C
                         clock pessimism              0.275    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    25.330    encoded_reg[7][3]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                 15.365    

Slack (MET) :             15.395ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 2.339ns (50.610%)  route 2.283ns (49.390%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.216 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.333 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.333    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.450 r  encoded_reg[7][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.450    encoded_reg[7][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.669 r  encoded_reg[7][3]_i_3/O[0]
                         net (fo=1, routed)           0.942     9.610    encoded_reg[7][3]_i_3_n_7
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.325     9.935 r  encoded[7][1]_i_1/O
                         net (fo=1, routed)           0.000     9.935    encoded[7][1]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593    25.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[7][1]/C
                         clock pessimism              0.275    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    25.330    encoded_reg[7][1]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 15.395    

Slack (MET) :             15.574ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 2.012ns (45.338%)  route 2.426ns (54.662%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 25.011 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.338 r  encoded_reg[5][0]_i_2/O[2]
                         net (fo=1, routed)           1.085     9.422    encoded_reg[5][0]_i_2_n_5
    SLICE_X3Y75          LUT2 (Prop_lut2_I0_O)        0.329     9.751 r  encoded[4][3]_i_1/O
                         net (fo=1, routed)           0.000     9.751    encoded[4][3]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  encoded_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.588    25.011    clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  encoded_reg[4][3]/C
                         clock pessimism              0.275    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.075    25.325    encoded_reg[4][3]
  -------------------------------------------------------------------
                         required time                         25.325    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 15.574    

Slack (MET) :             15.595ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 2.216ns (50.178%)  route 2.200ns (49.822%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 25.011 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.216 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.539 r  encoded_reg[6][0]_i_2/O[1]
                         net (fo=1, routed)           0.859     9.398    encoded_reg[6][0]_i_2_n_6
    SLICE_X3Y75          LUT2 (Prop_lut2_I0_O)        0.332     9.730 r  encoded[5][2]_i_1/O
                         net (fo=1, routed)           0.000     9.730    encoded[5][2]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  encoded_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.588    25.011    clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  encoded_reg[5][2]/C
                         clock pessimism              0.275    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.075    25.325    encoded_reg[5][2]
  -------------------------------------------------------------------
                         required time                         25.325    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 15.595    

Slack (MET) :             15.624ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 2.333ns (53.117%)  route 2.059ns (46.883%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.216 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.333 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.333    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.656 r  encoded_reg[7][0]_i_2/O[1]
                         net (fo=1, routed)           0.718     9.374    encoded_reg[7][0]_i_2_n_6
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.332     9.706 r  encoded[6][2]_i_1/O
                         net (fo=1, routed)           0.000     9.706    encoded[6][2]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593    25.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][2]/C
                         clock pessimism              0.275    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    25.330    encoded_reg[6][2]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 15.624    

Slack (MET) :             15.646ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.220ns (50.793%)  route 2.151ns (49.208%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.216 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.333 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.333    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.552 r  encoded_reg[7][0]_i_2/O[0]
                         net (fo=1, routed)           0.810     9.361    encoded_reg[7][0]_i_2_n_7
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.323     9.684 r  encoded[6][1]_i_1/O
                         net (fo=1, routed)           0.000     9.684    encoded[6][1]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593    25.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][1]/C
                         clock pessimism              0.275    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    25.330    encoded_reg[6][1]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 15.646    

Slack (MET) :             15.709ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.633ns (38.288%)  route 2.632ns (61.712%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.987 r  encoded_reg[2][0]_i_2/O[2]
                         net (fo=1, routed)           1.291     9.278    encoded_reg[2][0]_i_2_n_5
    SLICE_X3Y79          LUT3 (Prop_lut3_I1_O)        0.301     9.579 r  encoded[1][3]_i_1/O
                         net (fo=1, routed)           0.000     9.579    encoded[1][3]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  encoded_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.594    25.017    clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  encoded_reg[1][3]/C
                         clock pessimism              0.275    25.292    
                         clock uncertainty           -0.035    25.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.031    25.287    encoded_reg[1][3]
  -------------------------------------------------------------------
                         required time                         25.287    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                 15.709    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 2.209ns (51.383%)  route 2.090ns (48.617%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 25.012 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.216 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.531 r  encoded_reg[6][0]_i_2/O[3]
                         net (fo=1, routed)           0.749     9.280    encoded_reg[6][0]_i_2_n_4
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.333     9.613 r  encoded[6][0]_i_1/O
                         net (fo=1, routed)           0.000     9.613    encoded[6][0]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  encoded_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.589    25.012    clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  encoded_reg[6][0]/C
                         clock pessimism              0.259    25.271    
                         clock uncertainty           -0.035    25.235    
    SLICE_X6Y77          FDRE (Setup_fdre_C_D)        0.118    25.353    encoded_reg[6][0]
  -------------------------------------------------------------------
                         required time                         25.353    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.764ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 2.329ns (54.753%)  route 1.925ns (45.248%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.332     7.102    encoded_reg[0][1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.739 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.748    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.982 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.099 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.099    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.216 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.333 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.333    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.648 r  encoded_reg[7][0]_i_2/O[3]
                         net (fo=1, routed)           0.584     9.231    encoded_reg[7][0]_i_2_n_4
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.336     9.567 r  encoded[7][0]_i_1/O
                         net (fo=1, routed)           0.000     9.567    encoded[7][0]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  encoded_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.594    25.017    clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  encoded_reg[7][0]/C
                         clock pessimism              0.275    25.292    
                         clock uncertainty           -0.035    25.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.075    25.331    encoded_reg[7][0]
  -------------------------------------------------------------------
                         required time                         25.331    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                 15.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.738    reset_sync[0]
    SLICE_X2Y83          FDRE                                         r  reset_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  reset_sync_reg[1]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.060     1.578    reset_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 g_CLOCK.button_sync_SW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_CLOCK.button_down_SW_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  g_CLOCK.button_sync_SW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 f  g_CLOCK.button_sync_SW_reg[2]/Q
                         net (fo=1, routed)           0.062     1.705    g_CLOCK.button_sync_SW[2]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.099     1.804 r  g_CLOCK.button_down_SW_i_1/O
                         net (fo=1, routed)           0.000     1.804    g_CLOCK.button_down_SW_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  g_CLOCK.button_down_SW_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  g_CLOCK.button_down_SW_reg/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.091     1.606    g_CLOCK.button_down_SW_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 encoded_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[6]/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.092%)  route 0.140ns (42.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  encoded_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  encoded_reg[1][3]/Q
                         net (fo=8, routed)           0.140     1.795    u_7seg/ct[6]/cathode_reg[6]_0[3]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.045     1.840 r  u_7seg/ct[6]/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     1.840    u_7seg/ct[6]/cathode[6]
    SLICE_X4Y78          FDRE                                         r  u_7seg/ct[6]/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     2.027    u_7seg/ct[6]/CLK
    SLICE_X4Y78          FDRE                                         r  u_7seg/ct[6]/cathode_reg[6]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.092     1.639    u_7seg/ct[6]/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 g_CLOCK.button_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_CLOCK.button_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  g_CLOCK.button_sync_reg[1]/Q
                         net (fo=2, routed)           0.076     1.721    g_CLOCK.button_sync[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.099     1.820 r  g_CLOCK.button_down_i_1/O
                         net (fo=1, routed)           0.000     1.820    g_CLOCK.button_down_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_down_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.091     1.608    g_CLOCK.button_down_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encoded_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[4]/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.148%)  route 0.151ns (44.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  encoded_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  encoded_reg[3][2]/Q
                         net (fo=8, routed)           0.151     1.807    u_7seg/ct[4]/cathode_reg[6]_3[2]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  u_7seg/ct[4]/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     1.852    u_7seg/ct[4]/cathode[6]
    SLICE_X5Y78          FDRE                                         r  u_7seg/ct[4]/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     2.027    u_7seg/ct[4]/CLK
    SLICE_X5Y78          FDRE                                         r  u_7seg/ct[4]/cathode_reg[6]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092     1.639    u_7seg/ct[4]/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 encoded_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[5]/cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.192ns (54.279%)  route 0.162ns (45.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoded_reg[2][1]/Q
                         net (fo=8, routed)           0.162     1.816    u_7seg/ct[5]/cathode_reg[6]_0[1]
    SLICE_X5Y77          LUT4 (Prop_lut4_I3_O)        0.051     1.867 r  u_7seg/ct[5]/cathode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    u_7seg/ct[5]/cathode[3]
    SLICE_X5Y77          FDRE                                         r  u_7seg/ct[5]/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.861     2.026    u_7seg/ct[5]/CLK
    SLICE_X5Y77          FDRE                                         r  u_7seg/ct[5]/cathode_reg[3]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.107     1.653    u_7seg/ct[5]/cathode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_7seg/ct[6]/cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.248ns (69.348%)  route 0.110ns (30.652%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.593     1.512    u_7seg/ct[6]/CLK
    SLICE_X5Y77          FDRE                                         r  u_7seg/ct[6]/cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_7seg/ct[6]/cathode_reg[2]/Q
                         net (fo=1, routed)           0.110     1.763    u_7seg/ct[4]/cathode_reg[6]_0[2]
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  u_7seg/ct[4]/cathode[2]_i_2/O
                         net (fo=1, routed)           0.000     1.808    u_7seg/ct[4]/cathode[2]_i_2_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I0_O)      0.062     1.870 r  u_7seg/ct[4]/cathode_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_7seg/segments[2]
    SLICE_X3Y77          FDRE                                         r  u_7seg/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     2.029    u_7seg/CLK
    SLICE_X3Y77          FDRE                                         r  u_7seg/cathode_reg[2]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.654    u_7seg/cathode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[7]/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           0.134     1.789    u_7seg/ct[7]/cathode_reg[6]_0[1]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  u_7seg/ct[7]/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_7seg/ct[7]/cathode[6]
    SLICE_X1Y76          FDRE                                         r  u_7seg/ct[7]/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     2.027    u_7seg/ct[7]/CLK
    SLICE_X1Y76          FDRE                                         r  u_7seg/ct[7]/cathode_reg[6]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092     1.616    u_7seg/ct[7]/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 encoded_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[5]/cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.490%)  route 0.162ns (46.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoded_reg[2][1]/Q
                         net (fo=8, routed)           0.162     1.816    u_7seg/ct[5]/cathode_reg[6]_0[1]
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.045     1.861 r  u_7seg/ct[5]/cathode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    u_7seg/ct[5]/cathode[2]
    SLICE_X5Y77          FDRE                                         r  u_7seg/ct[5]/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.861     2.026    u_7seg/ct[5]/CLK
    SLICE_X5Y77          FDRE                                         r  u_7seg/ct[5]/cathode_reg[2]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.092     1.638    u_7seg/ct[5]/cathode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_7seg/ct[2]/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.258%)  route 0.111ns (30.742%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    u_7seg/ct[2]/CLK
    SLICE_X1Y78          FDRE                                         r  u_7seg/ct[2]/cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_7seg/ct[2]/cathode_reg[6]/Q
                         net (fo=1, routed)           0.111     1.766    u_7seg/ct[0]/cathode_reg[6]_1[6]
    SLICE_X5Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  u_7seg/ct[0]/cathode[6]_i_3/O
                         net (fo=1, routed)           0.000     1.811    u_7seg/ct[4]/cathode_reg[6]_2
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I1_O)      0.065     1.876 r  u_7seg/ct[4]/cathode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_7seg/segments[6]
    SLICE_X5Y78          FDRE                                         r  u_7seg/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     2.027    u_7seg/CLK
    SLICE_X5Y78          FDRE                                         r  u_7seg/cathode_reg[6]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.652    u_7seg/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y78     encoded_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y78     encoded_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y79     encoded_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y75     encoded_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y78     encoded_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y78     encoded_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y75     encoded_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y79     encoded_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77     encoded_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y79     encoded_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y79     encoded_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y75     encoded_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y75     encoded_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y79     encoded_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y79     encoded_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y75     encoded_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y75     encoded_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y78     encoded_reg[1][0]/C



