[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ADD|ADD>io_result",
    "sources":[
      "~ADD|ADD>io_op1",
      "~ADD|ADD>io_op2"
    ]
  }
]