Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: equality_comparator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "equality_comparator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "equality_comparator"
Output Format                      : NGC
Target Device                      : xc6vlx75t-3-ff484

---- Source Options
Top Module Name                    : equality_comparator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/brb/lapo/incRam/equality_comparator.vhd" into library work
Parsing entity <equality_comparator>.
Parsing architecture <Behavioral> of entity <equality_comparator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <equality_comparator> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <equality_comparator>.
    Related source file is "/home/brb/lapo/incRam/equality_comparator.vhd".
        N = 129
    Found 1-bit register for signal <eq_s>.
    Found 129-bit comparator equal for signal <n0002> created at line 32
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <equality_comparator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 1
 129-bit comparator equal                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 129-bit comparator equal                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <equality_comparator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block equality_comparator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : equality_comparator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 91
#      GND                         : 1
#      INV                         : 2
#      LUT5                        : 1
#      LUT6                        : 43
#      MUXCY                       : 43
#      VCC                         : 1
# FlipFlops/Latches                : 1
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 261
#      IBUF                        : 260
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-3 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  93120     0%  
 Number of Slice LUTs:                   46  out of  46560     0%  
    Number used as Logic:                46  out of  46560     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     46
   Number with an unused Flip Flop:      45  out of     46    97%  
   Number with an unused LUT:             0  out of     46     0%  
   Number of fully used LUT-FF pairs:     1  out of     46     2%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         262
 Number of bonded IOBs:                 262  out of    240   109% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmp                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.247ns
   Maximum output required time after clock: 0.912ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cmp'
  Total number of paths / destination ports: 261 / 3
-------------------------------------------------------------------------
Offset:              2.247ns (Levels of Logic = 14)
  Source:            b<0> (PAD)
  Destination:       eq_s (FF)
  Destination Clock: cmp rising

  Data Path: b<0> to eq_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.594  b_0_IBUF (b_0_IBUF)
     LUT6:I0->O            1   0.053   0.000  Mcompar_n0002_lut<0> (Mcompar_n0002_lut<0>)
     MUXCY:S->O            1   0.219   0.000  Mcompar_n0002_cy<0> (Mcompar_n0002_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<1> (Mcompar_n0002_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<2> (Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<3> (Mcompar_n0002_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<4> (Mcompar_n0002_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<5> (Mcompar_n0002_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<6> (Mcompar_n0002_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<7> (Mcompar_n0002_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<8> (Mcompar_n0002_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_n0002_cy<9> (Mcompar_n0002_cy<9>)
     MUXCY:CI->O           1   0.169   0.592  Mcompar_n0002_cy<10> (Mcompar_n0002_cy<10>)
     LUT5:I0->O            1   0.053   0.279  _n0010_inv1 (_n0010_inv)
     FDPE:CE                   0.149          eq_s
    ----------------------------------------
    Total                      2.247ns (0.781ns logic, 1.466ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.912ns (Levels of Logic = 2)
  Source:            eq_s (FF)
  Destination:       eq_n (PAD)
  Source Clock:      cmp rising

  Data Path: eq_s to eq_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.280   0.279  eq_s (eq_s)
     INV:I->O              1   0.070   0.279  eq_n1_INV_0 (eq_n_OBUF)
     OBUF:I->O                 0.003          eq_n_OBUF (eq_n)
    ----------------------------------------
    Total                      0.912ns (0.353ns logic, 0.559ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.64 secs
 
--> 


Total memory usage is 412680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

