

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 20:00:59 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       PRp_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.621 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.800 us | 0.800 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |       18|       18|         4|          1|          1|    16|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     570|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     132|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     156|    -|
|Register         |        0|      -|     226|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     226|     890|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 132|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_284_p2        |     +    |      0|  0|  15|           1|           5|
    |add_ln13_1_fu_504_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln16_fu_490_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln28_fu_472_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_816_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_802_p2        |     +    |      0|  0|  13|           4|           4|
    |c_fu_420_p2               |     +    |      0|  0|  10|           1|           2|
    |f_fu_290_p2               |     +    |      0|  0|  10|           1|           2|
    |i_fu_454_p2               |     +    |      0|  0|  10|           2|           2|
    |mpr_fu_484_p2             |     +    |      0|  0|  10|           1|           2|
    |r_fu_360_p2               |     +    |      0|  0|  10|           1|           2|
    |and_ln25_fu_414_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_680_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_774_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_780_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_342_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_354_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_674_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_278_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln13_fu_296_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln16_fu_348_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_1_fu_794_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_336_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_10_fu_541_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_11_fu_560_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_1_fu_272_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_2_fu_638_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_644_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_656_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_662_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_738_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_744_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_756_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_762_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_260_p2       |   icmp   |      0|  0|   8|           2|           1|
    |or_ln25_1_fu_526_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln25_2_fu_531_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln25_3_fu_408_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln25_fu_366_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln28_1_fu_650_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_668_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_750_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_768_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_518_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_522_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_426_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_432_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_554_p2       |    or    |      0|  0|   2|           2|           1|
    |or_ln28_fu_266_p2         |    or    |      0|  0|   2|           2|           1|
    |select_ln13_fu_510_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln16_1_fu_496_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln16_fu_446_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln25_1_fu_386_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln25_2_fu_394_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln25_fu_372_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln28_10_fu_566_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_786_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_573_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_3_fu_694_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_302_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_5_fu_310_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln28_6_fu_322_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_7_fu_595_p3   |  select  |      0|  0|  32|           1|          24|
    |select_ln28_8_fu_438_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_9_fu_547_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_686_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln25_fu_402_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_330_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 570|         224|         261|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_210_p4    |   9|          2|    2|          4|
    |ap_phi_mux_f_0_phi_fu_166_p4    |   9|          2|    2|          4|
    |ap_phi_mux_max_0_phi_fu_221_p4  |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_233_p4  |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_188_p4    |   9|          2|    2|          4|
    |c_0_reg_206                     |   9|          2|    2|          4|
    |f_0_reg_162                     |   9|          2|    2|          4|
    |indvar_flatten20_reg_173        |   9|          2|    5|         10|
    |indvar_flatten53_reg_151        |   9|          2|    5|         10|
    |indvar_flatten_reg_195          |   9|          2|    4|          8|
    |max_0_reg_217                   |   9|          2|   32|         64|
    |mpr_0_reg_229                   |   9|          2|    2|          4|
    |r_0_reg_184                     |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 156|         34|   97|        196|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln35_1_reg_955                   |   5|   0|    5|          0|
    |and_ln25_reg_869                     |   1|   0|    1|          0|
    |and_ln28_5_reg_857                   |   1|   0|    1|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |c_0_reg_206                          |   2|   0|    2|          0|
    |c_reg_875                            |   2|   0|    2|          0|
    |f_0_reg_162                          |   2|   0|    2|          0|
    |icmp_ln10_reg_836                    |   1|   0|    1|          0|
    |icmp_ln13_reg_845                    |   1|   0|    1|          0|
    |icmp_ln20_1_reg_951                  |   1|   0|    1|          0|
    |icmp_ln28_1_reg_831                  |   1|   0|    1|          0|
    |icmp_ln28_reg_826                    |   1|   0|    1|          0|
    |indvar_flatten20_reg_173             |   5|   0|    5|          0|
    |indvar_flatten53_reg_151             |   5|   0|    5|          0|
    |indvar_flatten_reg_195               |   4|   0|    4|          0|
    |max_0_reg_217                        |  32|   0|   32|          0|
    |mpr_0_reg_229                        |   2|   0|    2|          0|
    |mpr_reg_907                          |   2|   0|    2|          0|
    |mpr_reg_907_pp0_iter1_reg            |   2|   0|    2|          0|
    |or_ln28_8_reg_880                    |   1|   0|    1|          0|
    |or_ln28_8_reg_880_pp0_iter1_reg      |   1|   0|    1|          0|
    |r_0_reg_184                          |   2|   0|    2|          0|
    |select_ln16_reg_885                  |   2|   0|    2|          0|
    |select_ln16_reg_885_pp0_iter1_reg    |   2|   0|    2|          0|
    |select_ln25_2_reg_863                |   2|   0|    2|          0|
    |select_ln25_2_reg_863_pp0_iter1_reg  |   2|   0|    2|          0|
    |select_ln28_10_reg_923               |   1|   0|    1|          0|
    |select_ln28_1_reg_945                |  32|   0|   32|          0|
    |select_ln28_2_reg_938                |  32|   0|   32|          0|
    |select_ln28_5_reg_851                |   2|   0|    2|          0|
    |select_ln28_5_reg_851_pp0_iter1_reg  |   2|   0|    2|          0|
    |zext_ln28_3_reg_891                  |   4|   0|   64|         60|
    |icmp_ln10_reg_836                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 226|  32|  223|         60|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |    3|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |    3|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_2_address0    | out |    3|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_ce0         | out |    1|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_q0          |  in |   32|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_3_address0    | out |    3|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_ce0         | out |    1|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_q0          |  in |   32|  ap_memory |  conv_1_out_3  |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_3), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_2), !map !15"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_1), !map !21"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_0), !map !27"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out), !map !33"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i5 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [pooling.cpp:10]   --->   Operation 14 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_5, %ifFalse ]" [pooling.cpp:28]   --->   Operation 15 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i5 [ 0, %0 ], [ %select_ln13, %ifFalse ]" [pooling.cpp:13]   --->   Operation 16 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln25_2, %ifFalse ]" [pooling.cpp:25]   --->   Operation 17 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln16_1, %ifFalse ]" [pooling.cpp:16]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln16, %ifFalse ]" [pooling.cpp:16]   --->   Operation 19 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %0 ], [ %select_ln28_1, %ifFalse ]" [pooling.cpp:28]   --->   Operation 20 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %mpr, %ifFalse ]"   --->   Operation 21 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 22 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln28 = shl i2 %c_0, 1" [pooling.cpp:28]   --->   Operation 23 'shl' 'shl_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.61ns)   --->   "%icmp_ln28 = icmp eq i2 %shl_ln28, 0" [pooling.cpp:28]   --->   Operation 24 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%or_ln28 = or i2 %shl_ln28, 1" [pooling.cpp:28]   --->   Operation 25 'or' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln28_1 = icmp eq i2 %or_ln28, 1" [pooling.cpp:28]   --->   Operation 26 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i5 %indvar_flatten53, -16" [pooling.cpp:10]   --->   Operation 27 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "%add_ln10 = add i5 1, %indvar_flatten53" [pooling.cpp:10]   --->   Operation 28 'add' 'add_ln10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Pool_Row_Loop" [pooling.cpp:10]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 30 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i5 %indvar_flatten20, 8" [pooling.cpp:13]   --->   Operation 31 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.62ns)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 32 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%select_ln28_5 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 33 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_5 to i4" [pooling.cpp:28]   --->   Operation 34 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln28_6 = select i1 %icmp_ln13, i2 0, i2 %shl_ln25" [pooling.cpp:28]   --->   Operation 35 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pooling.cpp:28]   --->   Operation 36 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pooling.cpp:20]   --->   Operation 37 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%and_ln28_4 = and i1 %icmp_ln20, %xor_ln28" [pooling.cpp:28]   --->   Operation 38 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.12ns)   --->   "%icmp_ln16 = icmp eq i4 %indvar_flatten, 4" [pooling.cpp:16]   --->   Operation 39 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%and_ln28_5 = and i1 %icmp_ln16, %xor_ln28" [pooling.cpp:28]   --->   Operation 40 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28_4" [pooling.cpp:13]   --->   Operation 41 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%or_ln25 = or i1 %and_ln28_5, %icmp_ln13" [pooling.cpp:25]   --->   Operation 42 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.62ns)   --->   "%select_ln25 = select i1 %or_ln25, i2 0, i2 %c_0" [pooling.cpp:25]   --->   Operation 43 'select' 'select_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln25_1 = shl i2 %r, 1" [pooling.cpp:25]   --->   Operation 44 'shl' 'shl_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln25_1 = select i1 %and_ln28_5, i2 %shl_ln25_1, i2 %select_ln28_6" [pooling.cpp:25]   --->   Operation 45 'select' 'select_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.62ns)   --->   "%select_ln25_2 = select i1 %and_ln28_5, i2 %r, i2 %select_ln28_4" [pooling.cpp:25]   --->   Operation 46 'select' 'select_ln25_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln16, true" [pooling.cpp:25]   --->   Operation 47 'xor' 'xor_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%or_ln25_3 = or i1 %icmp_ln13, %xor_ln25" [pooling.cpp:25]   --->   Operation 48 'or' 'or_ln25_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %and_ln28_4, %or_ln25_3" [pooling.cpp:25]   --->   Operation 49 'and' 'and_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.00ns)   --->   "%c = add i2 1, %select_ln25" [pooling.cpp:16]   --->   Operation 50 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln28_8)   --->   "%or_ln28_7 = or i1 %and_ln25, %and_ln28_5" [pooling.cpp:28]   --->   Operation 51 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln28_8 = or i1 %or_ln28_7, %icmp_ln13" [pooling.cpp:28]   --->   Operation 52 'or' 'or_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.62ns)   --->   "%select_ln28_8 = select i1 %or_ln28_8, i2 0, i2 %mpr_0" [pooling.cpp:28]   --->   Operation 53 'select' 'select_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.62ns)   --->   "%select_ln16 = select i1 %and_ln25, i2 %c, i2 %select_ln25" [pooling.cpp:16]   --->   Operation 54 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.00ns) (out node of the LUT)   --->   "%i = add i2 %select_ln28_8, %select_ln25_1" [pooling.cpp:25]   --->   Operation 55 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i, i1 false)" [pooling.cpp:28]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i3 %tmp_s to i4" [pooling.cpp:28]   --->   Operation 57 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.18ns)   --->   "%add_ln28 = add i4 %zext_ln28_2, %zext_ln28_1" [pooling.cpp:28]   --->   Operation 58 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 59 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [8 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 60 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [8 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 61 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 62 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 63 [2/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 63 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (1.00ns)   --->   "%mpr = add i2 1, %select_ln28_8" [pooling.cpp:20]   --->   Operation 64 'add' 'mpr' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.36ns)   --->   "%add_ln16 = add i4 %indvar_flatten, 1" [pooling.cpp:16]   --->   Operation 65 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.65ns)   --->   "%select_ln16_1 = select i1 %or_ln25, i4 1, i4 %add_ln16" [pooling.cpp:16]   --->   Operation 66 'select' 'select_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.36ns)   --->   "%add_ln13_1 = add i5 %indvar_flatten20, 1" [pooling.cpp:13]   --->   Operation 67 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.79ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i5 1, i5 %add_ln13_1" [pooling.cpp:13]   --->   Operation 68 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 69 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_9)   --->   "%or_ln28_5 = or i1 %icmp_ln13, %icmp_ln28" [pooling.cpp:28]   --->   Operation 70 'or' 'or_ln28_5' <Predicate = (!icmp_ln10 & !and_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_10)   --->   "%or_ln28_6 = or i1 %icmp_ln13, %icmp_ln28_1" [pooling.cpp:28]   --->   Operation 71 'or' 'or_ln28_6' <Predicate = (!icmp_ln10 & !and_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_9)   --->   "%or_ln25_1 = or i1 %and_ln28_5, %or_ln28_5" [pooling.cpp:25]   --->   Operation 72 'or' 'or_ln25_1' <Predicate = (!icmp_ln10 & !and_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_10)   --->   "%or_ln25_2 = or i1 %and_ln28_5, %or_ln28_6" [pooling.cpp:25]   --->   Operation 73 'or' 'or_ln25_2' <Predicate = (!icmp_ln10 & !and_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln28_1 = shl i2 %c, 1" [pooling.cpp:28]   --->   Operation 74 'shl' 'shl_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.61ns)   --->   "%icmp_ln28_10 = icmp eq i2 %shl_ln28_1, 0" [pooling.cpp:28]   --->   Operation 75 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10 & and_ln25)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln28_9 = select i1 %and_ln25, i1 %icmp_ln28_10, i1 %or_ln25_1" [pooling.cpp:28]   --->   Operation 76 'select' 'select_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_11)   --->   "%or_ln28_9 = or i2 %shl_ln28_1, 1" [pooling.cpp:28]   --->   Operation 77 'or' 'or_ln28_9' <Predicate = (!icmp_ln10 & and_ln25)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln28_11 = icmp eq i2 %or_ln28_9, 1" [pooling.cpp:28]   --->   Operation 78 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10 & and_ln25)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %and_ln25, i1 %icmp_ln28_11, i1 %or_ln25_2" [pooling.cpp:28]   --->   Operation 79 'select' 'select_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [8 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 80 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr = getelementptr [8 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 81 'getelementptr' 'conv_1_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 82 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 83 [1/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 83 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 84 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %select_ln28_9, float %conv_1_out_0_load, float %conv_1_out_2_load" [pooling.cpp:28]   --->   Operation 84 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [2/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 85 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 86 [2/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 86 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 34.6>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln28_5 to i5" [pooling.cpp:28]   --->   Operation 87 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln25_2, i1 false)" [pooling.cpp:35]   --->   Operation 88 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp to i4" [pooling.cpp:35]   --->   Operation 89 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.61ns)   --->   "%select_ln28_7 = select i1 %or_ln28_8, float 0x3810000000000000, float %max_0" [pooling.cpp:28]   --->   Operation 90 'select' 'select_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %select_ln28_2 to i32" [pooling.cpp:28]   --->   Operation 91 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 92 'partselect' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 93 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %select_ln28_7 to i32" [pooling.cpp:28]   --->   Operation 94 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 95 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 96 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 97 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 98 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 99 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_5, -1" [pooling.cpp:28]   --->   Operation 100 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 101 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 102 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28_1, %or_ln28_2" [pooling.cpp:28]   --->   Operation 103 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (15.7ns)   --->   "%tmp_6 = fcmp ogt float %select_ln28_2, %select_ln28_7" [pooling.cpp:28]   --->   Operation 104 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_6" [pooling.cpp:28]   --->   Operation 105 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %select_ln28_2, float %select_ln28_7" [pooling.cpp:28]   --->   Operation 106 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 107 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 108 [1/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 108 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 109 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %select_ln28_10, float %conv_1_out_1_load, float %conv_1_out_3_load" [pooling.cpp:28]   --->   Operation 109 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28_3 to i32" [pooling.cpp:28]   --->   Operation 110 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 111 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 112 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28 to i32" [pooling.cpp:28]   --->   Operation 113 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 114 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 115 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_7, -1" [pooling.cpp:28]   --->   Operation 116 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 117 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 118 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.12ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 119 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (1.48ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 120 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pooling.cpp:28]   --->   Operation 121 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_3, %or_ln28_4" [pooling.cpp:28]   --->   Operation 122 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (15.7ns)   --->   "%tmp_9 = fcmp ogt float %select_ln28_3, %select_ln28" [pooling.cpp:28]   --->   Operation 123 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_9" [pooling.cpp:28]   --->   Operation 124 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %select_ln28_3, float %select_ln28" [pooling.cpp:28]   --->   Operation 125 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.61ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr, -2" [pooling.cpp:20]   --->   Operation 126 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %ifTrue, label %ifFalse" [pooling.cpp:20]   --->   Operation 127 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i2 %select_ln16 to i4" [pooling.cpp:35]   --->   Operation 128 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln35_1" [pooling.cpp:35]   --->   Operation 129 'add' 'add_ln35' <Predicate = (icmp_ln20_1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_14_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 130 'bitconcatenate' 'tmp_14_cast' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.36ns)   --->   "%add_ln35_1 = add i5 %tmp_14_cast, %zext_ln28" [pooling.cpp:35]   --->   Operation 131 'add' 'add_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 132 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 133 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @Row_Loop_Col_Loop_Po)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 137 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pooling.cpp:22]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_4) nounwind" [pooling.cpp:33]   --->   Operation 139 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %add_ln35_1 to i64" [pooling.cpp:35]   --->   Operation 140 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pooling.cpp:35]   --->   Operation 141 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (1.42ns)   --->   "store float %select_ln28_1, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 142 'store' <Predicate = (icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 143 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 144 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000]
br_ln10             (br               ) [ 0111110]
indvar_flatten53    (phi              ) [ 0011110]
f_0                 (phi              ) [ 0011110]
indvar_flatten20    (phi              ) [ 0011110]
r_0                 (phi              ) [ 0011110]
indvar_flatten      (phi              ) [ 0011110]
c_0                 (phi              ) [ 0011110]
max_0               (phi              ) [ 0011110]
mpr_0               (phi              ) [ 0011110]
shl_ln25            (shl              ) [ 0000000]
shl_ln28            (shl              ) [ 0000000]
icmp_ln28           (icmp             ) [ 0011000]
or_ln28             (or               ) [ 0000000]
icmp_ln28_1         (icmp             ) [ 0011000]
icmp_ln10           (icmp             ) [ 0011110]
add_ln10            (add              ) [ 0111110]
br_ln10             (br               ) [ 0000000]
f                   (add              ) [ 0000000]
icmp_ln13           (icmp             ) [ 0011000]
select_ln28_4       (select           ) [ 0000000]
select_ln28_5       (select           ) [ 0111110]
zext_ln28_1         (zext             ) [ 0000000]
select_ln28_6       (select           ) [ 0000000]
xor_ln28            (xor              ) [ 0000000]
icmp_ln20           (icmp             ) [ 0000000]
and_ln28_4          (and              ) [ 0000000]
icmp_ln16           (icmp             ) [ 0000000]
and_ln28_5          (and              ) [ 0011000]
r                   (add              ) [ 0000000]
or_ln25             (or               ) [ 0000000]
select_ln25         (select           ) [ 0000000]
shl_ln25_1          (shl              ) [ 0000000]
select_ln25_1       (select           ) [ 0000000]
select_ln25_2       (select           ) [ 0111110]
xor_ln25            (xor              ) [ 0000000]
or_ln25_3           (or               ) [ 0000000]
and_ln25            (and              ) [ 0011000]
c                   (add              ) [ 0011000]
or_ln28_7           (or               ) [ 0000000]
or_ln28_8           (or               ) [ 0011100]
select_ln28_8       (select           ) [ 0000000]
select_ln16         (select           ) [ 0111110]
i                   (add              ) [ 0000000]
tmp_s               (bitconcatenate   ) [ 0000000]
zext_ln28_2         (zext             ) [ 0000000]
add_ln28            (add              ) [ 0000000]
zext_ln28_3         (zext             ) [ 0011000]
conv_1_out_0_addr   (getelementptr    ) [ 0011000]
conv_1_out_2_addr   (getelementptr    ) [ 0011000]
mpr                 (add              ) [ 0111110]
add_ln16            (add              ) [ 0000000]
select_ln16_1       (select           ) [ 0111110]
add_ln13_1          (add              ) [ 0000000]
select_ln13         (select           ) [ 0111110]
br_ln0              (br               ) [ 0111110]
or_ln28_5           (or               ) [ 0000000]
or_ln28_6           (or               ) [ 0000000]
or_ln25_1           (or               ) [ 0000000]
or_ln25_2           (or               ) [ 0000000]
shl_ln28_1          (shl              ) [ 0000000]
icmp_ln28_10        (icmp             ) [ 0000000]
select_ln28_9       (select           ) [ 0000000]
or_ln28_9           (or               ) [ 0000000]
icmp_ln28_11        (icmp             ) [ 0000000]
select_ln28_10      (select           ) [ 0010100]
conv_1_out_1_addr   (getelementptr    ) [ 0010100]
conv_1_out_3_addr   (getelementptr    ) [ 0010100]
conv_1_out_0_load   (load             ) [ 0000000]
conv_1_out_2_load   (load             ) [ 0000000]
select_ln28_2       (select           ) [ 0010100]
zext_ln28           (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
zext_ln35           (zext             ) [ 0000000]
select_ln28_7       (select           ) [ 0000000]
bitcast_ln28        (bitcast          ) [ 0000000]
tmp_1               (partselect       ) [ 0000000]
trunc_ln28          (trunc            ) [ 0000000]
bitcast_ln28_1      (bitcast          ) [ 0000000]
tmp_5               (partselect       ) [ 0000000]
trunc_ln28_1        (trunc            ) [ 0000000]
icmp_ln28_2         (icmp             ) [ 0000000]
icmp_ln28_3         (icmp             ) [ 0000000]
or_ln28_1           (or               ) [ 0000000]
icmp_ln28_4         (icmp             ) [ 0000000]
icmp_ln28_5         (icmp             ) [ 0000000]
or_ln28_2           (or               ) [ 0000000]
and_ln28            (and              ) [ 0000000]
tmp_6               (fcmp             ) [ 0000000]
and_ln28_1          (and              ) [ 0000000]
select_ln28         (select           ) [ 0000000]
conv_1_out_1_load   (load             ) [ 0000000]
conv_1_out_3_load   (load             ) [ 0000000]
select_ln28_3       (select           ) [ 0000000]
bitcast_ln28_2      (bitcast          ) [ 0000000]
tmp_7               (partselect       ) [ 0000000]
trunc_ln28_2        (trunc            ) [ 0000000]
bitcast_ln28_3      (bitcast          ) [ 0000000]
tmp_8               (partselect       ) [ 0000000]
trunc_ln28_3        (trunc            ) [ 0000000]
icmp_ln28_6         (icmp             ) [ 0000000]
icmp_ln28_7         (icmp             ) [ 0000000]
or_ln28_3           (or               ) [ 0000000]
icmp_ln28_8         (icmp             ) [ 0000000]
icmp_ln28_9         (icmp             ) [ 0000000]
or_ln28_4           (or               ) [ 0000000]
and_ln28_2          (and              ) [ 0000000]
tmp_9               (fcmp             ) [ 0000000]
and_ln28_3          (and              ) [ 0000000]
select_ln28_1       (select           ) [ 0110010]
icmp_ln20_1         (icmp             ) [ 0011110]
br_ln20             (br               ) [ 0000000]
zext_ln35_1         (zext             ) [ 0000000]
add_ln35            (add              ) [ 0000000]
tmp_14_cast         (bitconcatenate   ) [ 0000000]
add_ln35_1          (add              ) [ 0010010]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
specloopname_ln21   (specloopname     ) [ 0000000]
tmp_4               (specregionbegin  ) [ 0000000]
specpipeline_ln22   (specpipeline     ) [ 0000000]
empty_4             (specregionend    ) [ 0000000]
zext_ln35_2         (zext             ) [ 0000000]
max_pool_1_out_addr (getelementptr    ) [ 0000000]
store_ln35          (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
ret_ln39            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Po"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="conv_1_out_0_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv_1_out_2_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_2_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_2_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv_1_out_1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="1"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv_1_out_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="1"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_3_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_3_load/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="max_pool_1_out_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln35_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten53_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten53 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_flatten53_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten53/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="f_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="1"/>
<pin id="164" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="f_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="2" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="indvar_flatten20_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="1"/>
<pin id="175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten20 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten20_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten20/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="r_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="r_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="c_0_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="1"/>
<pin id="208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="c_0_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="2" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="max_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="max_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="32" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="mpr_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="mpr_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="2" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_9_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shl_ln25_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="shl_ln28_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln28_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln28_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="2" slack="0"/>
<pin id="269" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln28_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="2" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln10_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln10_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="f_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="2" slack="0"/>
<pin id="293" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln13_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln28_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="2" slack="0"/>
<pin id="305" dir="0" index="2" bw="2" slack="0"/>
<pin id="306" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln28_5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="0" index="2" bw="2" slack="0"/>
<pin id="314" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln28_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln28_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="0" index="2" bw="2" slack="0"/>
<pin id="326" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_6/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln28_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln20_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln28_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln16_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln28_5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="r_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln25_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln25_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="0" index="2" bw="2" slack="0"/>
<pin id="376" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln25_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln25_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="0" index="2" bw="2" slack="0"/>
<pin id="390" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln25_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="0" index="2" bw="2" slack="0"/>
<pin id="398" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="xor_ln25_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln25_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_3/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln25_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="c_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln28_7_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln28_8_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln28_8_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="0" index="2" bw="2" slack="0"/>
<pin id="442" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_8/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln16_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="0" index="2" bw="2" slack="0"/>
<pin id="450" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="i_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="2" slack="0"/>
<pin id="457" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln28_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln28_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln28_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mpr_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln16_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln16_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln13_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln13_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="5" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_ln28_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="1" slack="1"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln28_6_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="1" slack="1"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_ln25_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln25_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_2/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="shl_ln28_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28_1/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln28_10_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="2" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln28_9_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_9/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="or_ln28_9_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_9/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln28_11_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="0" index="1" bw="2" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln28_10_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_10/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln28_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln28_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="2"/>
<pin id="583" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="2"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln35_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln28_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="2"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="2"/>
<pin id="599" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_7/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="bitcast_ln28_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="0" index="3" bw="6" slack="0"/>
<pin id="611" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln28_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="bitcast_ln28_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_5_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="6" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln28_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln28_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln28_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="23" slack="0"/>
<pin id="646" dir="0" index="1" bw="23" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln28_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln28_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln28_5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="23" slack="0"/>
<pin id="664" dir="0" index="1" bw="23" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln28_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="and_ln28_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="and_ln28_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln28_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="1"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="select_ln28_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="32" slack="0"/>
<pin id="698" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="bitcast_ln28_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="6" slack="0"/>
<pin id="710" dir="0" index="3" bw="6" slack="0"/>
<pin id="711" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="trunc_ln28_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="bitcast_ln28_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_8_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="0" index="2" bw="6" slack="0"/>
<pin id="728" dir="0" index="3" bw="6" slack="0"/>
<pin id="729" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln28_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln28_6_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="0" index="1" bw="8" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln28_7_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="23" slack="0"/>
<pin id="746" dir="0" index="1" bw="23" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln28_3_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln28_8_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln28_9_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="23" slack="0"/>
<pin id="764" dir="0" index="1" bw="23" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln28_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="and_ln28_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="and_ln28_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="select_ln28_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="0"/>
<pin id="789" dir="0" index="2" bw="32" slack="0"/>
<pin id="790" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="icmp_ln20_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="2"/>
<pin id="796" dir="0" index="1" bw="2" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln35_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="2"/>
<pin id="801" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln35_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="0"/>
<pin id="804" dir="0" index="1" bw="2" slack="0"/>
<pin id="805" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_14_cast_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="0"/>
<pin id="810" dir="0" index="1" bw="4" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_cast/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln35_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="0"/>
<pin id="818" dir="0" index="1" bw="2" slack="0"/>
<pin id="819" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln35_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/5 "/>
</bind>
</comp>

<comp id="826" class="1005" name="icmp_ln28_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="831" class="1005" name="icmp_ln28_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="icmp_ln10_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="840" class="1005" name="add_ln10_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="0"/>
<pin id="842" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="845" class="1005" name="icmp_ln13_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="851" class="1005" name="select_ln28_5_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="2" slack="0"/>
<pin id="853" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_5 "/>
</bind>
</comp>

<comp id="857" class="1005" name="and_ln28_5_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln28_5 "/>
</bind>
</comp>

<comp id="863" class="1005" name="select_ln25_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="0"/>
<pin id="865" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln25_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="and_ln25_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln25 "/>
</bind>
</comp>

<comp id="875" class="1005" name="c_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2" slack="1"/>
<pin id="877" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="880" class="1005" name="or_ln28_8_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="2"/>
<pin id="882" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln28_8 "/>
</bind>
</comp>

<comp id="885" class="1005" name="select_ln16_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="0"/>
<pin id="887" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="891" class="1005" name="zext_ln28_3_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_3 "/>
</bind>
</comp>

<comp id="897" class="1005" name="conv_1_out_0_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="3" slack="1"/>
<pin id="899" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="conv_1_out_2_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="1"/>
<pin id="904" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_2_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="mpr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="0"/>
<pin id="909" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="913" class="1005" name="select_ln16_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="0"/>
<pin id="915" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="select_ln13_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="5" slack="0"/>
<pin id="920" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="923" class="1005" name="select_ln28_10_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_10 "/>
</bind>
</comp>

<comp id="928" class="1005" name="conv_1_out_1_addr_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="1"/>
<pin id="930" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="933" class="1005" name="conv_1_out_3_addr_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="3" slack="1"/>
<pin id="935" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_3_addr "/>
</bind>
</comp>

<comp id="938" class="1005" name="select_ln28_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_2 "/>
</bind>
</comp>

<comp id="945" class="1005" name="select_ln28_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="icmp_ln20_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="add_ln35_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="5" slack="1"/>
<pin id="957" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="93" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="112" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="119" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="252"><net_src comp="188" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="210" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="254" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="155" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="155" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="166" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="177" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="188" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="296" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="290" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="166" pin="4"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="296" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="248" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="296" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="233" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="330" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="199" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="330" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="302" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="354" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="296" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="18" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="210" pin="4"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="360" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="24" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="354" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="322" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="354" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="360" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="302" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="348" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="32" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="296" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="342" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="372" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="414" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="354" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="296" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="233" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="414" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="420" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="372" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="438" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="386" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="38" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="318" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="438" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="199" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="44" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="366" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="44" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="177" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="28" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="296" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="28" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="504" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="24" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="18" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="526" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="536" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="24" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="24" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="531" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="547" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="100" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="106" pin="3"/><net_sink comp="573" pin=2"/></net>

<net id="589"><net_src comp="38" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="40" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="584" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="22" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="217" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="602"><net_src comp="595" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="612"><net_src comp="46" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="603" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="48" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="50" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="619"><net_src comp="603" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="595" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="46" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="48" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="50" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="637"><net_src comp="620" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="606" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="52" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="616" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="638" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="624" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="52" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="634" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="54" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="656" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="650" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="240" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="595" pin="3"/><net_sink comp="686" pin=2"/></net>

<net id="693"><net_src comp="686" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="699"><net_src comp="126" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="132" pin="3"/><net_sink comp="694" pin=2"/></net>

<net id="701"><net_src comp="694" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="705"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="46" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="48" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="50" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="719"><net_src comp="702" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="686" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="730"><net_src comp="46" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="48" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="733"><net_src comp="50" pin="0"/><net_sink comp="724" pin=3"/></net>

<net id="737"><net_src comp="720" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="706" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="52" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="716" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="54" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="738" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="724" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="52" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="734" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="54" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="756" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="750" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="244" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="694" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="686" pin="3"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="34" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="806"><net_src comp="591" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="56" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="40" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="820"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="581" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="829"><net_src comp="260" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="834"><net_src comp="272" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="839"><net_src comp="278" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="284" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="848"><net_src comp="296" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="854"><net_src comp="310" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="860"><net_src comp="354" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="866"><net_src comp="394" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="872"><net_src comp="414" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="878"><net_src comp="420" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="883"><net_src comp="432" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="888"><net_src comp="446" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="894"><net_src comp="478" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="900"><net_src comp="86" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="905"><net_src comp="93" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="910"><net_src comp="484" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="916"><net_src comp="496" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="921"><net_src comp="510" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="926"><net_src comp="566" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="931"><net_src comp="112" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="936"><net_src comp="119" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="941"><net_src comp="573" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="948"><net_src comp="786" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="954"><net_src comp="794" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="816" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="822" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {2 3 }
	Port: max_pool_1 : conv_1_out_1 | {3 4 }
	Port: max_pool_1 : conv_1_out_2 | {2 3 }
	Port: max_pool_1 : conv_1_out_3 | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln25 : 1
		shl_ln28 : 1
		icmp_ln28 : 1
		or_ln28 : 1
		icmp_ln28_1 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_4 : 2
		select_ln28_5 : 2
		zext_ln28_1 : 3
		select_ln28_6 : 1
		xor_ln28 : 2
		icmp_ln20 : 1
		and_ln28_4 : 2
		icmp_ln16 : 1
		and_ln28_5 : 2
		r : 3
		or_ln25 : 2
		select_ln25 : 2
		shl_ln25_1 : 4
		select_ln25_1 : 4
		select_ln25_2 : 2
		xor_ln25 : 2
		or_ln25_3 : 2
		and_ln25 : 2
		c : 3
		or_ln28_7 : 2
		or_ln28_8 : 2
		select_ln28_8 : 2
		select_ln16 : 4
		i : 3
		tmp_s : 4
		zext_ln28_2 : 5
		add_ln28 : 6
		zext_ln28_3 : 7
		conv_1_out_0_addr : 8
		conv_1_out_2_addr : 8
		conv_1_out_0_load : 9
		conv_1_out_2_load : 9
		mpr : 3
		add_ln16 : 1
		select_ln16_1 : 2
		add_ln13_1 : 1
		select_ln13 : 2
	State 3
		select_ln28_9 : 1
		select_ln28_10 : 1
		select_ln28_2 : 2
		conv_1_out_1_load : 1
		conv_1_out_3_load : 1
	State 4
		zext_ln35 : 1
		tmp_1 : 1
		trunc_ln28 : 1
		bitcast_ln28_1 : 1
		tmp_5 : 2
		trunc_ln28_1 : 2
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		and_ln28 : 4
		tmp_6 : 1
		and_ln28_1 : 4
		select_ln28 : 4
		select_ln28_3 : 1
		bitcast_ln28_2 : 2
		tmp_7 : 3
		trunc_ln28_2 : 3
		bitcast_ln28_3 : 5
		tmp_8 : 6
		trunc_ln28_3 : 6
		icmp_ln28_6 : 4
		icmp_ln28_7 : 4
		or_ln28_3 : 5
		icmp_ln28_8 : 7
		icmp_ln28_9 : 7
		or_ln28_4 : 8
		and_ln28_2 : 8
		tmp_9 : 5
		and_ln28_3 : 8
		select_ln28_1 : 8
		br_ln20 : 1
		add_ln35 : 2
		tmp_14_cast : 3
		add_ln35_1 : 4
	State 5
		empty_4 : 1
		max_pool_1_out_addr : 1
		store_ln35 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln28_fu_260   |    0    |    0    |    8    |
|          |   icmp_ln28_1_fu_272  |    0    |    0    |    8    |
|          |    icmp_ln10_fu_278   |    0    |    0    |    11   |
|          |    icmp_ln13_fu_296   |    0    |    0    |    11   |
|          |    icmp_ln20_fu_336   |    0    |    0    |    8    |
|          |    icmp_ln16_fu_348   |    0    |    0    |    9    |
|          |  icmp_ln28_10_fu_541  |    0    |    0    |    8    |
|          |  icmp_ln28_11_fu_560  |    0    |    0    |    8    |
|   icmp   |   icmp_ln28_2_fu_638  |    0    |    0    |    11   |
|          |   icmp_ln28_3_fu_644  |    0    |    0    |    18   |
|          |   icmp_ln28_4_fu_656  |    0    |    0    |    11   |
|          |   icmp_ln28_5_fu_662  |    0    |    0    |    18   |
|          |   icmp_ln28_6_fu_738  |    0    |    0    |    11   |
|          |   icmp_ln28_7_fu_744  |    0    |    0    |    18   |
|          |   icmp_ln28_8_fu_756  |    0    |    0    |    11   |
|          |   icmp_ln28_9_fu_762  |    0    |    0    |    18   |
|          |   icmp_ln20_1_fu_794  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln28_4_fu_302 |    0    |    0    |    2    |
|          |  select_ln28_5_fu_310 |    0    |    0    |    2    |
|          |  select_ln28_6_fu_322 |    0    |    0    |    2    |
|          |   select_ln25_fu_372  |    0    |    0    |    2    |
|          |  select_ln25_1_fu_386 |    0    |    0    |    2    |
|          |  select_ln25_2_fu_394 |    0    |    0    |    2    |
|          |  select_ln28_8_fu_438 |    0    |    0    |    2    |
|          |   select_ln16_fu_446  |    0    |    0    |    2    |
|  select  |  select_ln16_1_fu_496 |    0    |    0    |    4    |
|          |   select_ln13_fu_510  |    0    |    0    |    5    |
|          |  select_ln28_9_fu_547 |    0    |    0    |    2    |
|          | select_ln28_10_fu_566 |    0    |    0    |    2    |
|          |  select_ln28_2_fu_573 |    0    |    0    |    32   |
|          |  select_ln28_7_fu_595 |    0    |    0    |    32   |
|          |   select_ln28_fu_686  |    0    |    0    |    32   |
|          |  select_ln28_3_fu_694 |    0    |    0    |    32   |
|          |  select_ln28_1_fu_786 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |      tmp_6_fu_240     |    0    |    0    |    66   |
|          |      tmp_9_fu_244     |    0    |    0    |    66   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln10_fu_284    |    0    |    0    |    15   |
|          |        f_fu_290       |    0    |    0    |    10   |
|          |        r_fu_360       |    0    |    0    |    10   |
|          |        c_fu_420       |    0    |    0    |    10   |
|          |        i_fu_454       |    0    |    0    |    10   |
|    add   |    add_ln28_fu_472    |    0    |    0    |    12   |
|          |       mpr_fu_484      |    0    |    0    |    10   |
|          |    add_ln16_fu_490    |    0    |    0    |    13   |
|          |   add_ln13_1_fu_504   |    0    |    0    |    15   |
|          |    add_ln35_fu_802    |    0    |    0    |    12   |
|          |   add_ln35_1_fu_816   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln28_fu_266    |    0    |    0    |    0    |
|          |     or_ln25_fu_366    |    0    |    0    |    2    |
|          |    or_ln25_3_fu_408   |    0    |    0    |    2    |
|          |    or_ln28_7_fu_426   |    0    |    0    |    2    |
|          |    or_ln28_8_fu_432   |    0    |    0    |    2    |
|          |    or_ln28_5_fu_518   |    0    |    0    |    2    |
|    or    |    or_ln28_6_fu_522   |    0    |    0    |    2    |
|          |    or_ln25_1_fu_526   |    0    |    0    |    2    |
|          |    or_ln25_2_fu_531   |    0    |    0    |    2    |
|          |    or_ln28_9_fu_554   |    0    |    0    |    0    |
|          |    or_ln28_1_fu_650   |    0    |    0    |    2    |
|          |    or_ln28_2_fu_668   |    0    |    0    |    2    |
|          |    or_ln28_3_fu_750   |    0    |    0    |    2    |
|          |    or_ln28_4_fu_768   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   and_ln28_4_fu_342   |    0    |    0    |    2    |
|          |   and_ln28_5_fu_354   |    0    |    0    |    2    |
|          |    and_ln25_fu_414    |    0    |    0    |    2    |
|    and   |    and_ln28_fu_674    |    0    |    0    |    2    |
|          |   and_ln28_1_fu_680   |    0    |    0    |    2    |
|          |   and_ln28_2_fu_774   |    0    |    0    |    2    |
|          |   and_ln28_3_fu_780   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_330    |    0    |    0    |    2    |
|          |    xor_ln25_fu_402    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    shl_ln25_fu_248    |    0    |    0    |    0    |
|    shl   |    shl_ln28_fu_254    |    0    |    0    |    0    |
|          |   shl_ln25_1_fu_380   |    0    |    0    |    0    |
|          |   shl_ln28_1_fu_536   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln28_1_fu_318  |    0    |    0    |    0    |
|          |   zext_ln28_2_fu_468  |    0    |    0    |    0    |
|          |   zext_ln28_3_fu_478  |    0    |    0    |    0    |
|   zext   |    zext_ln28_fu_581   |    0    |    0    |    0    |
|          |    zext_ln35_fu_591   |    0    |    0    |    0    |
|          |   zext_ln35_1_fu_799  |    0    |    0    |    0    |
|          |   zext_ln35_2_fu_822  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_460     |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_584      |    0    |    0    |    0    |
|          |   tmp_14_cast_fu_808  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_1_fu_606     |    0    |    0    |    0    |
|partselect|      tmp_5_fu_624     |    0    |    0    |    0    |
|          |      tmp_7_fu_706     |    0    |    0    |    0    |
|          |      tmp_8_fu_724     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_616   |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_634  |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_716  |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_734  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   690   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_840    |    5   |
|    add_ln35_1_reg_955   |    5   |
|     and_ln25_reg_869    |    1   |
|    and_ln28_5_reg_857   |    1   |
|       c_0_reg_206       |    2   |
|        c_reg_875        |    2   |
|conv_1_out_0_addr_reg_897|    3   |
|conv_1_out_1_addr_reg_928|    3   |
|conv_1_out_2_addr_reg_902|    3   |
|conv_1_out_3_addr_reg_933|    3   |
|       f_0_reg_162       |    2   |
|    icmp_ln10_reg_836    |    1   |
|    icmp_ln13_reg_845    |    1   |
|   icmp_ln20_1_reg_951   |    1   |
|   icmp_ln28_1_reg_831   |    1   |
|    icmp_ln28_reg_826    |    1   |
| indvar_flatten20_reg_173|    5   |
| indvar_flatten53_reg_151|    5   |
|  indvar_flatten_reg_195 |    4   |
|      max_0_reg_217      |   32   |
|      mpr_0_reg_229      |    2   |
|       mpr_reg_907       |    2   |
|    or_ln28_8_reg_880    |    1   |
|       r_0_reg_184       |    2   |
|   select_ln13_reg_918   |    5   |
|  select_ln16_1_reg_913  |    4   |
|   select_ln16_reg_885   |    2   |
|  select_ln25_2_reg_863  |    2   |
|  select_ln28_10_reg_923 |    1   |
|  select_ln28_1_reg_945  |   32   |
|  select_ln28_2_reg_938  |   32   |
|  select_ln28_5_reg_851  |    2   |
|   zext_ln28_3_reg_891   |   64   |
+-------------------------+--------+
|          Total          |   232  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   3  |    6   ||    9    |
|   max_0_reg_217   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  5.915  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   690  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   232  |   735  |
+-----------+--------+--------+--------+--------+
