INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Class/DSD LAB/decoder_3/decoder_3.srcs/sources_1/new/exp_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Class/DSD LAB/decoder_3/decoder_3.srcs/sim_1/new/decoder_3_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Class/DSD LAB/decoder_3/decoder_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
