
State Machine - |khu_sensor_top|ads1292_controller:ads1292_controller|lstate
Name lstate.ST_SPI_SELECT lstate.ST_SDATAC_INIT lstate.ST_RDATAC_DATA_READY lstate.ST_RDATAC_GET_DATA lstate.ST_RDATAC_INIT lstate.ST_RREG_FINISH lstate.ST_WREG_FINISH lstate.ST_SYSCMD_SEND_CMD lstate.ST_SYSCMD_INIT 
lstate.ST_SYSCMD_INIT 0 0 0 0 0 0 0 0 0 
lstate.ST_SYSCMD_SEND_CMD 0 0 0 0 0 0 0 1 1 
lstate.ST_WREG_FINISH 0 0 0 0 0 0 1 0 1 
lstate.ST_RREG_FINISH 0 0 0 0 0 1 0 0 1 
lstate.ST_RDATAC_INIT 0 0 0 0 1 0 0 0 1 
lstate.ST_RDATAC_GET_DATA 0 0 0 1 0 0 0 0 1 
lstate.ST_RDATAC_DATA_READY 0 0 1 0 0 0 0 0 1 
lstate.ST_SDATAC_INIT 0 1 0 0 0 0 0 0 1 
lstate.ST_SPI_SELECT 1 0 0 0 0 0 0 0 1 

State Machine - |khu_sensor_top|ads1292_controller:ads1292_controller|pstate
Name pstate.ST_SPI_CLK_WAIT pstate.ST_SPI_SELECT pstate.ST_SDATAC_WAIT pstate.ST_SDATAC_INIT pstate.ST_RDATAC_SEND_DUMMY pstate.ST_RDATAC_DATA_READY pstate.ST_RDATAC_GET_DATA pstate.ST_RDATAC_WAIT_DRDY pstate.ST_RDATAC_INIT pstate.ST_RREG_FINISH pstate.ST_RREG_GET_DATA pstate.ST_RREG_SEND_REG_NUM pstate.ST_RREG_SEND_REG_ADDR pstate.ST_RREG_INIT pstate.ST_WREG_FINISH pstate.ST_WREG_SEND_DATA pstate.ST_WREG_SEND_REG_NUM pstate.ST_WREG_SEND_REG_ADDR pstate.ST_WREG_INIT pstate.ST_SYSCMD_SEND_CMD pstate.ST_SYSCMD_INIT pstate.ST_IDLE 
pstate.ST_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
pstate.ST_SYSCMD_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
pstate.ST_SYSCMD_SEND_CMD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
pstate.ST_WREG_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
pstate.ST_WREG_SEND_REG_ADDR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
pstate.ST_WREG_SEND_REG_NUM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
pstate.ST_WREG_SEND_DATA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
pstate.ST_WREG_FINISH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
pstate.ST_RREG_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
pstate.ST_RREG_SEND_REG_ADDR 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
pstate.ST_RREG_SEND_REG_NUM 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
pstate.ST_RREG_GET_DATA 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_RREG_FINISH 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_RDATAC_INIT 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_RDATAC_WAIT_DRDY 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_RDATAC_GET_DATA 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_RDATAC_DATA_READY 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_RDATAC_SEND_DUMMY 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SDATAC_INIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SDATAC_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SPI_SELECT 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SPI_CLK_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|pstate
Name pstate.ST_READ_FINISH pstate.ST_READ_GET_DATA pstate.ST_READ_START_2 pstate.ST_READ_REAPEAT_START pstate.ST_READ_REG_ADDR_WAIT pstate.ST_READ_SEND_REG_ADDR pstate.ST_READ_START pstate.ST_READ_INIT pstate.ST_WRITE_FINISH pstate.ST_WRITE_STOP pstate.ST_WRITE_SEND_DATA_1 pstate.ST_WRITE_SEND_DATA pstate.ST_WRITE_REG_ADDR_WAIT pstate.ST_WRITE_SEND_REG_ADDR pstate.ST_WRITE_START pstate.ST_WRITE_INIT pstate.ST_IDLE 
pstate.ST_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
pstate.ST_WRITE_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
pstate.ST_WRITE_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
pstate.ST_WRITE_SEND_REG_ADDR 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
pstate.ST_WRITE_REG_ADDR_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
pstate.ST_WRITE_SEND_DATA 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
pstate.ST_WRITE_SEND_DATA_1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
pstate.ST_WRITE_STOP 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
pstate.ST_WRITE_FINISH 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
pstate.ST_READ_INIT 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_START 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_SEND_REG_ADDR 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_REG_ADDR_WAIT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_REAPEAT_START 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_START_2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_GET_DATA 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_FINISH 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|phy_state_reg
Name phy_state_reg.PHY_STATE_STOP_3 phy_state_reg.PHY_STATE_STOP_2 phy_state_reg.PHY_STATE_STOP_1 phy_state_reg.PHY_STATE_READ_BIT_4 phy_state_reg.PHY_STATE_READ_BIT_3 phy_state_reg.PHY_STATE_READ_BIT_2 phy_state_reg.PHY_STATE_READ_BIT_1 phy_state_reg.PHY_STATE_WRITE_BIT_3 phy_state_reg.PHY_STATE_WRITE_BIT_2 phy_state_reg.PHY_STATE_WRITE_BIT_1 phy_state_reg.PHY_STATE_START_2 phy_state_reg.PHY_STATE_START_1 phy_state_reg.PHY_STATE_REPEATED_START_2 phy_state_reg.PHY_STATE_REPEATED_START_1 phy_state_reg.PHY_STATE_ACTIVE phy_state_reg.PHY_STATE_IDLE 
phy_state_reg.PHY_STATE_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
phy_state_reg.PHY_STATE_ACTIVE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
phy_state_reg.PHY_STATE_REPEATED_START_1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
phy_state_reg.PHY_STATE_REPEATED_START_2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
phy_state_reg.PHY_STATE_START_1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
phy_state_reg.PHY_STATE_START_2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
phy_state_reg.PHY_STATE_WRITE_BIT_1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_WRITE_BIT_2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_WRITE_BIT_3 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_READ_BIT_1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_READ_BIT_2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_READ_BIT_3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_READ_BIT_4 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_STOP_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_STOP_2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
phy_state_reg.PHY_STATE_STOP_3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master|state_reg
Name state_reg.STATE_STOP state_reg.STATE_READ state_reg.STATE_WRITE_3 state_reg.STATE_WRITE_2 state_reg.STATE_WRITE_1 state_reg.STATE_ADDRESS_2 state_reg.STATE_ADDRESS_1 state_reg.STATE_START state_reg.STATE_START_WAIT state_reg.STATE_ACTIVE_READ state_reg.STATE_ACTIVE_WRITE state_reg.STATE_IDLE 
state_reg.STATE_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 
state_reg.STATE_ACTIVE_WRITE 0 0 0 0 0 0 0 0 0 0 1 1 
state_reg.STATE_ACTIVE_READ 0 0 0 0 0 0 0 0 0 1 0 1 
state_reg.STATE_START_WAIT 0 0 0 0 0 0 0 0 1 0 0 1 
state_reg.STATE_START 0 0 0 0 0 0 0 1 0 0 0 1 
state_reg.STATE_ADDRESS_1 0 0 0 0 0 0 1 0 0 0 0 1 
state_reg.STATE_ADDRESS_2 0 0 0 0 0 1 0 0 0 0 0 1 
state_reg.STATE_WRITE_1 0 0 0 0 1 0 0 0 0 0 0 1 
state_reg.STATE_WRITE_2 0 0 0 1 0 0 0 0 0 0 0 1 
state_reg.STATE_WRITE_3 0 0 1 0 0 0 0 0 0 0 0 1 
state_reg.STATE_READ 0 1 0 0 0 0 0 0 0 0 0 1 
state_reg.STATE_STOP 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |khu_sensor_top|sensor_core:sensor_core|lstate
Name lstate.ST_SEND_PC_MPR lstate.ST_MPR_ERROR_REPORT lstate.ST_READ_MPR_STATUS_CHANGE lstate.ST_MPR_STOP lstate.ST_MPR_RUN lstate.ST_CHIP_SETTING lstate.ST_IDLE lstate.ST_ADS_RDATAC 
lstate.ST_IDLE 0 0 0 0 0 0 0 0 
lstate.ST_CHIP_SETTING 0 0 0 0 0 1 1 0 
lstate.ST_MPR_RUN 0 0 0 0 1 0 1 0 
lstate.ST_MPR_STOP 0 0 0 1 0 0 1 0 
lstate.ST_READ_MPR_STATUS_CHANGE 0 0 1 0 0 0 1 0 
lstate.ST_MPR_ERROR_REPORT 0 1 0 0 0 0 1 0 
lstate.ST_SEND_PC_MPR 1 0 0 0 0 0 1 0 
lstate.ST_ADS_RDATAC 0 0 0 0 0 0 1 1 

State Machine - |khu_sensor_top|sensor_core:sensor_core|pstate
Name pstate.ST_SEND_PC_ADS_FINISH pstate.ST_SEND_PC_ADS_WAIT pstate.ST_SEND_PC_ADS pstate.ST_ADS_RDATAC pstate.ST_ADS_WREG_CONFIRM pstate.ST_ADS_WREG_INIT pstate.ST_ADS_STOP pstate.ST_ADS_RUN pstate.ST_SEND_PC_MPR_FINISH pstate.ST_SEND_PC_MPR_2 pstate.ST_SEND_PC_MPR_1_WAIT pstate.ST_SEND_PC_MPR pstate.ST_MPR_ERROR_REPORT pstate.ST_READ_MPR_STATUS_CHANGE pstate.ST_READ_MPR_STATUS_CONFIRM pstate.ST_READ_MPR_STATUS_EN pstate.ST_READ_MPR_STATUS_INIT pstate.ST_WRITE_MPR_REG_WAIT pstate.ST_WRITE_MPR_REG_CONFIRM pstate.ST_WRITE_MPR_REG_EN pstate.ST_WRITE_MPR_REG_INIT pstate.ST_MPR_STOP pstate.ST_MPR_RUN pstate.ST_SEND_PC_INIT pstate.ST_READ_STANDBY pstate.ST_STANDBY pstate.ST_CHIP_SETTING pstate.ST_START pstate.ST_IDLE 
pstate.ST_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
pstate.ST_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
pstate.ST_CHIP_SETTING 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
pstate.ST_STANDBY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
pstate.ST_READ_STANDBY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
pstate.ST_SEND_PC_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
pstate.ST_MPR_RUN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
pstate.ST_MPR_STOP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
pstate.ST_WRITE_MPR_REG_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
pstate.ST_WRITE_MPR_REG_EN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
pstate.ST_WRITE_MPR_REG_CONFIRM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
pstate.ST_WRITE_MPR_REG_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_MPR_STATUS_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_MPR_STATUS_EN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_MPR_STATUS_CONFIRM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_READ_MPR_STATUS_CHANGE 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_MPR_ERROR_REPORT 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SEND_PC_MPR 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SEND_PC_MPR_1_WAIT 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SEND_PC_MPR_2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SEND_PC_MPR_FINISH 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_ADS_RUN 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_ADS_STOP 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_ADS_WREG_INIT 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_ADS_WREG_CONFIRM 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_ADS_RDATAC 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SEND_PC_ADS 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SEND_PC_ADS_WAIT 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
pstate.ST_SEND_PC_ADS_FINISH 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
