# fpga-vga-verilog
docs/assets/images/Screenshot 2024-12-09 151707.png
