# Automatic loop nest scheduling

## TODO

### Heuristics / Expert-systems

- Schedule Synthesis for Halide Pipelines through
  Reuse Analysis

  _S. Sioutas, 2019_

  http://delivery.acm.org/10.1145/3320000/3310248/a10-sioutas.pdf

- Implementation of a Deep Learning Library in Futhark

  _D. M. Tran_

  https://futhark-lang.org/student-projects/duc-bsc-thesis.pdf

- Design and implementation of the Futhark Programming Language (Revised)

  _T. Henriksen_

  http://hiperfit.dk/pdf/troels-phd-thesis.pdf

- Automatically Scheduling Halide Image Processing Pipelines

  _R.T. Mullapudi, 2016_

  http://graphics.cs.cmu.edu/projects/halidesched/mullapudi16_halidesched.pdf

### Machine Learning

- Learning to Optimize Halide with Tree Search and Random Programs

  _A. Adams, 2019_

  https://halide-lang.org/papers/halide_autoscheduler_2019.pdf

- Loop Transformations Leveraging Hardware Prefetching

  _S. Sioutas, 2018_

  http://www.es.ele.tue.nl/~sander/publications/cgo18.pdf

### Polyhedral approaches

- Stripe: Tensor Compilation via the Nested Polyhedral Model

  _T. Zerell, 2019_

  https://arxiv.org/pdf/1903.06498.pdf
- A Combined Language and Polyhedral Approach for
  Heterogeneous Parallelism

  _J Zhao, thesis, 2019_

  https://tel.archives-ouvertes.fr/tel-01988073/file/thesis.pdf

- TIRAMISU: A Polyhedral Compiler for Expressing
  Fast and Portable Code

  _R. Baghdadi, 2018_

  https://arxiv.org/pdf/1804.10694.pdf
- Extending the Capabilities of Tiramisu

  _M. Ben Romdhane, 2018_

  http://groups.csail.mit.edu/commit/papers/18/thesis_malek.pdf
- A General Purpose Automatic Overlapped Tiling
  Technique in Polyhedral Frameworks

  _J. Zhao, 2018_

  https://www.di.ens.fr/~zhaojie/cgo2018-poster-presentation
- PolyMage: Automatic Optimization
  for Image Processing Pipelines

  _R.T. Mullapudi, 2015_

  http://mcl.csa.iisc.ac.in/polymage/asplos235-mullapudi.pdf
- Automatic Tiling of “Mostly-Tileable” Loop Nests

  _D. Wonnacott, 2015_

  http://impact.gforge.inria.fr/impact2015/papers/impact2015-wonnacott.pdf
- A decoupled approach to high-level loop optimization :
  tile shapes, polyhedral building blocks and low-level
  compilers

  _T. Grosser, thesis, 2015_

  https://tel.archives-ouvertes.fr/tel-01144563/document
- Improving Tiling, Reducing Compilation Time, and
  Extending the Scope of Polyhedral Compilation

  _R. Baghdadi, thesis, 2015_

  https://tel.archives-ouvertes.fr/tel-01270558/document
- Split Tiling for GPUs: Automatic Parallelization Using
  Trapezoidal Tiles to Reconcile Parallelism and Locality,
  avoiding Divergence and Load Imbalance

  _A. Cohen, 2013_

  https://hal.inria.fr/hal-00786812/document
- A Practical Automatic Polyhedral Parallelizer and
  Locality Optimizer

  _U. Bondhugula, 2008_

  http://www.ece.lsu.edu/jxr/Publications-pdf/pldi08.pdf

### Search approaches

- Tensor Comprehensions: Framework-Agnostic
  High-Performance Machine Learning Abstractions

  _N. Vasilache, 2018_

  https://arxiv.org/pdf/1802.04730.pdf

- High Performance Stencil Code Generation with Lift

  _B Hagedorn, 2018_

  http://www.lift-project.org/publications/2018/hagedorn18Stencils.pdf

- Simple, Accurate, Analytical Time Modeling and Optimal
  Tile Size Selection for GPGPU Stencils

  _N. Prajapati, 2017_

  https://www.grosser.es/publications/grosser-2017-Simple-Accurate-Analytical-Time-Modeling-and-Optimal-Tile-Size-Selection-for-GPGPU-Stencils.pdf

- Matrix Multiplication Beyond Auto-tuning:
  Rewrite-based GPU Code Generation

  _M Steuwer, 2016_

  http://www.lift-project.org/publications/2016/steuwer16beyondAutoTuning.pdf

- Performance Portable GPU Code Generation for Matrix Multiplication

  _T Remmelg, 2016_

  http://www.lift-project.org/publications/2016/remmelg16perfport.pdf

- Improving Programmability and Performance Portability on Many-Core Processors

  _M Steuwer, 2015_

  http://www.lift-project.org/publications/2015/steuwer15phdthesis.pdf
