/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkNear_Mem_IO_AXI4.h"


/* String declarations */
static std::string const __str_literal_28("\n", 1u);
static std::string const __str_literal_4("    ", 4u);
static std::string const __str_literal_30("            ", 12u);
static std::string const __str_literal_65("        cur MTIME            = 0x%0h", 36u);
static std::string const __str_literal_69("        new MTIME = 0x%0h", 25u);
static std::string const __str_literal_64("        new MTIMECMP         = 0x%0h", 36u);
static std::string const __str_literal_66("        new MTIMECMP - MTIME = 0x%0h", 36u);
static std::string const __str_literal_68("        old MTIME = 0x%0h", 25u);
static std::string const __str_literal_63("        old MTIMECMP         = 0x%0h", 36u);
static std::string const __str_literal_67("    Writing MTIME", 17u);
static std::string const __str_literal_62("    Writing MTIMECMP", 20u);
static std::string const __str_literal_61("    new MSIP = %0d", 18u);
static std::string const __str_literal_14(" }", 2u);
static std::string const __str_literal_29("%0d: ERROR: Near_Mem_IO_AXI4.rl_process_rd_req: unrecognized addr",
					  65u);
static std::string const __str_literal_60("%0d: ERROR: Near_Mem_IO_AXI4.rl_process_wr_req: unrecognized addr",
					  65u);
static std::string const __str_literal_70("%0d: Near_Mem_IO.AXI4.rl_process_wr_req", 39u);
static std::string const __str_literal_2("%0d: Near_Mem_IO_AXI4.rl_compare: new MTIP = %0d, sim_time = %0d, timecmp = %0d",
					 79u);
static std::string const __str_literal_31("%0d: Near_Mem_IO_AXI4.rl_process_rd_req", 39u);
static std::string const __str_literal_3("%0d: Near_Mem_IO_AXI4.rl_process_rd_req: rg_mtip = %0d",
					 54u);
static std::string const __str_literal_41("%0d: Near_Mem_IO_AXI4.rl_process_wr_req: rg_mtip = %0d",
					  54u);
static std::string const __str_literal_1("%0d: Near_Mem_IO_AXI4.rl_reset", 30u);
static std::string const __str_literal_77("%0d: Near_Mem_IO_AXI4.set_addr_map: addr_base 0x%0h addr_lim 0x%0h",
					  66u);
static std::string const __str_literal_79("%0d: Near_Mem_IO_AXI4: get_sw_interrupt_req: %x", 47u);
static std::string const __str_literal_78("%0d: Near_Mem_IO_AXI4: get_timer_interrupt_req: %x",
					  50u);
static std::string const __str_literal_75("%0d: WARNING: Near_Mem_IO_AXI4.set_addr_map: addr_base 0x%0h is not 4-Byte-aligned",
					  82u);
static std::string const __str_literal_76("%0d: WARNING: Near_Mem_IO_AXI4.set_addr_map: addr_lim 0x%0h is not 4-Byte-aligned",
					  81u);
static std::string const __str_literal_7("'h%h", 4u);
static std::string const __str_literal_8(", ", 2u);
static std::string const __str_literal_5("AXI4_ARFlit { ", 14u);
static std::string const __str_literal_42("AXI4_AWFlit { ", 14u);
static std::string const __str_literal_71("AXI4_BFlit { ", 13u);
static std::string const __str_literal_32("AXI4_RFlit { ", 13u);
static std::string const __str_literal_12("AXI4_Size { ", 12u);
static std::string const __str_literal_54("AXI4_WFlit { ", 13u);
static std::string const __str_literal_37("DECERR", 6u);
static std::string const __str_literal_21("EXCLUSIVE", 9u);
static std::string const __str_literal_16("FIXED", 5u);
static std::string const __str_literal_58("False", 5u);
static std::string const __str_literal_17("INCR", 4u);
static std::string const __str_literal_22("NORMAL", 6u);
static std::string const __str_literal_36("OKAY", 4u);
static std::string const __str_literal_19("Res", 3u);
static std::string const __str_literal_39("True", 4u);
static std::string const __str_literal_18("WRAP", 4u);
static std::string const __str_literal_9("araddr: ", 8u);
static std::string const __str_literal_15("arburst: ", 9u);
static std::string const __str_literal_23("arcache: ", 9u);
static std::string const __str_literal_6("arid: ", 6u);
static std::string const __str_literal_10("arlen: ", 7u);
static std::string const __str_literal_20("arlock: ", 8u);
static std::string const __str_literal_24("arprot: ", 8u);
static std::string const __str_literal_25("arqos: ", 7u);
static std::string const __str_literal_26("arregion: ", 10u);
static std::string const __str_literal_11("arsize: ", 8u);
static std::string const __str_literal_27("aruser: ", 8u);
static std::string const __str_literal_44("awaddr: ", 8u);
static std::string const __str_literal_47("awburst: ", 9u);
static std::string const __str_literal_49("awcache: ", 9u);
static std::string const __str_literal_43("awid: ", 6u);
static std::string const __str_literal_45("awlen: ", 7u);
static std::string const __str_literal_48("awlock: ", 8u);
static std::string const __str_literal_50("awprot: ", 8u);
static std::string const __str_literal_51("awqos: ", 7u);
static std::string const __str_literal_52("awregion: ", 10u);
static std::string const __str_literal_46("awsize: ", 8u);
static std::string const __str_literal_53("awuser: ", 8u);
static std::string const __str_literal_72("bid: ", 5u);
static std::string const __str_literal_73("bresp: ", 7u);
static std::string const __str_literal_74("buser: ", 7u);
static std::string const __str_literal_34("rdata: ", 7u);
static std::string const __str_literal_33("rid: ", 5u);
static std::string const __str_literal_38("rlast: ", 7u);
static std::string const __str_literal_35("rresp: ", 7u);
static std::string const __str_literal_40("ruser: ", 7u);
static std::string const __str_literal_13("val: ", 5u);
static std::string const __str_literal_55("wdata: ", 7u);
static std::string const __str_literal_57("wlast: ", 7u);
static std::string const __str_literal_56("wstrb: ", 7u);
static std::string const __str_literal_59("wuser: ", 7u);


/* Constructor */
MOD_mkNear_Mem_IO_AXI4::MOD_mkNear_Mem_IO_AXI4(tSimStateHdl simHdl,
					       char const *name,
					       Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cfg_verbosity(simHdl, "cfg_verbosity", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_crg_time(simHdl, "crg_time", this, 64u, 1llu, (tUInt8)0u),
    INST_crg_timecmp(simHdl, "crg_timecmp", this, 64u, 0llu, (tUInt8)0u),
    INST_f_reset_reqs(simHdl, "f_reset_reqs", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_f_reset_rsps(simHdl, "f_reset_rsps", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_f_sw_interrupt_req(simHdl, "f_sw_interrupt_req", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_f_timer_interrupt_req(simHdl, "f_timer_interrupt_req", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_rg_addr_base(simHdl, "rg_addr_base", this, 64u),
    INST_rg_addr_lim(simHdl, "rg_addr_lim", this, 64u),
    INST_rg_msip(simHdl, "rg_msip", this, 1u),
    INST_rg_mtip(simHdl, "rg_mtip", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_rg_state(simHdl, "rg_state", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_slavePortShim_arff(simHdl, "slavePortShim_arff", this, 98u, 2u, (tUInt8)1u, 0u),
    INST_slavePortShim_awff(simHdl, "slavePortShim_awff", this, 98u, 2u, (tUInt8)1u, 0u),
    INST_slavePortShim_bff(simHdl, "slavePortShim_bff", this, 7u, 2u, (tUInt8)1u, 0u),
    INST_slavePortShim_rff(simHdl, "slavePortShim_rff", this, 72u, 2u, (tUInt8)1u, 0u),
    INST_slavePortShim_wff(simHdl, "slavePortShim_wff", this, 73u, 2u, (tUInt8)1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_slavePortShim_awff_first____d136(98u),
    DEF_slavePortShim_wff_first____d142(73u),
    DEF_v__h10510(2863311530u),
    DEF_v__h10388(2863311530u),
    DEF_v__h9958(2863311530u),
    DEF_v__h9837(2863311530u),
    DEF_v__h9731(2863311530u),
    DEF_v__h9346(2863311530u),
    DEF_v__h9098(2863311530u),
    DEF_v__h3516(2863311530u),
    DEF_v__h3253(2863311530u),
    DEF_v__h2910(2863311530u),
    DEF_v__h2652(2863311530u),
    DEF_v__h2411(2863311530u),
    DEF_v__h2199(2863311530u),
    DEF_v__h2020(2863311530u),
    DEF_v__h1773(2863311530u),
    DEF_slavePortShim_arff_first____d44(98u),
    DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124(72u)
{
  PORT_axi4_slave_aw_put_val.setSize(98u);
  PORT_axi4_slave_aw_put_val.clear();
  PORT_axi4_slave_w_put_val.setSize(73u);
  PORT_axi4_slave_w_put_val.clear();
  PORT_axi4_slave_ar_put_val.setSize(98u);
  PORT_axi4_slave_ar_put_val.clear();
  PORT_axi4_slave_r_peek.setSize(72u);
  PORT_axi4_slave_r_peek.clear();
  symbol_count = 32u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkNear_Mem_IO_AXI4::init_symbols_0()
{
  init_symbol(&symbols[0u], "axi4_slave_ar_put_val", SYM_PORT, &PORT_axi4_slave_ar_put_val, 98u);
  init_symbol(&symbols[1u], "axi4_slave_aw_put_val", SYM_PORT, &PORT_axi4_slave_aw_put_val, 98u);
  init_symbol(&symbols[2u], "axi4_slave_r_peek", SYM_PORT, &PORT_axi4_slave_r_peek, 72u);
  init_symbol(&symbols[3u], "axi4_slave_w_put_val", SYM_PORT, &PORT_axi4_slave_w_put_val, 73u);
  init_symbol(&symbols[4u], "byte_addr__h3477", SYM_DEF, &DEF_byte_addr__h3477, 64u);
  init_symbol(&symbols[5u], "cfg_verbosity", SYM_MODULE, &INST_cfg_verbosity);
  init_symbol(&symbols[6u], "crg_time", SYM_MODULE, &INST_crg_time);
  init_symbol(&symbols[7u], "crg_timecmp", SYM_MODULE, &INST_crg_timecmp);
  init_symbol(&symbols[8u], "f_reset_reqs", SYM_MODULE, &INST_f_reset_reqs);
  init_symbol(&symbols[9u], "f_reset_rsps", SYM_MODULE, &INST_f_reset_rsps);
  init_symbol(&symbols[10u], "f_sw_interrupt_req", SYM_MODULE, &INST_f_sw_interrupt_req);
  init_symbol(&symbols[11u], "f_timer_interrupt_req", SYM_MODULE, &INST_f_timer_interrupt_req);
  init_symbol(&symbols[12u], "RL_rl_compare", SYM_RULE);
  init_symbol(&symbols[13u], "RL_rl_process_rd_req", SYM_RULE);
  init_symbol(&symbols[14u], "RL_rl_process_wr_req", SYM_RULE);
  init_symbol(&symbols[15u], "RL_rl_reset", SYM_RULE);
  init_symbol(&symbols[16u], "RL_rl_soft_reset", SYM_RULE);
  init_symbol(&symbols[17u], "RL_rl_tick_timer", SYM_RULE);
  init_symbol(&symbols[18u], "rdata___1__h2849", SYM_DEF, &DEF_rdata___1__h2849, 64u);
  init_symbol(&symbols[19u], "rdata___1__h2861", SYM_DEF, &DEF_rdata___1__h2861, 64u);
  init_symbol(&symbols[20u], "rg_addr_base", SYM_MODULE, &INST_rg_addr_base);
  init_symbol(&symbols[21u], "rg_addr_lim", SYM_MODULE, &INST_rg_addr_lim);
  init_symbol(&symbols[22u], "rg_msip", SYM_MODULE, &INST_rg_msip);
  init_symbol(&symbols[23u], "rg_msip__h2826", SYM_DEF, &DEF_rg_msip__h2826, 1u);
  init_symbol(&symbols[24u], "rg_mtip", SYM_MODULE, &INST_rg_mtip);
  init_symbol(&symbols[25u], "rg_state", SYM_MODULE, &INST_rg_state);
  init_symbol(&symbols[26u], "slavePortShim_arff", SYM_MODULE, &INST_slavePortShim_arff);
  init_symbol(&symbols[27u], "slavePortShim_awff", SYM_MODULE, &INST_slavePortShim_awff);
  init_symbol(&symbols[28u], "slavePortShim_bff", SYM_MODULE, &INST_slavePortShim_bff);
  init_symbol(&symbols[29u], "slavePortShim_rff", SYM_MODULE, &INST_slavePortShim_rff);
  init_symbol(&symbols[30u], "slavePortShim_wff", SYM_MODULE, &INST_slavePortShim_wff);
  init_symbol(&symbols[31u], "y__h3486", SYM_DEF, &DEF_y__h3486, 64u);
}


/* Rule actions */

void MOD_mkNear_Mem_IO_AXI4::RL_rl_reset()
{
  tUInt32 DEF_v__h1767;
  tUInt8 DEF_NOT_cfg_verbosity_read_EQ_0___d9;
  DEF_x__h9318 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read_EQ_0___d9 = !(DEF_x__h9318 == (tUInt8)0u);
  INST_f_reset_reqs.METH_deq();
  INST_slavePortShim_awff.METH_clear();
  INST_slavePortShim_wff.METH_clear();
  INST_slavePortShim_arff.METH_clear();
  INST_slavePortShim_bff.METH_clear();
  INST_slavePortShim_rff.METH_clear();
  INST_f_timer_interrupt_req.METH_clear();
  INST_f_sw_interrupt_req.METH_clear();
  INST_rg_state.METH_write((tUInt8)1u);
  INST_crg_time.METH_port1__write(1llu);
  INST_crg_timecmp.METH_port1__write(0llu);
  INST_rg_mtip.METH_write((tUInt8)1u);
  INST_rg_msip.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_EQ_0___d9)
      DEF_v__h1773 = dollar_stime(sim_hdl);
    else
      DEF_v__h1773 = 2863311530u;
  DEF_v__h1767 = DEF_v__h1773 / 10u;
  INST_f_reset_rsps.METH_enq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_EQ_0___d9)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_v__h1767);
}

void MOD_mkNear_Mem_IO_AXI4::RL_rl_soft_reset()
{
  INST_rg_state.METH_write((tUInt8)0u);
}

void MOD_mkNear_Mem_IO_AXI4::RL_rl_tick_timer()
{
  tUInt64 DEF_x1__h1855;
  DEF_rdata___1__h2861 = INST_crg_time.METH_port0__read();
  DEF_x1__h1855 = DEF_rdata___1__h2861 + 1llu;
  INST_crg_time.METH_port0__write(DEF_x1__h1855);
}

void MOD_mkNear_Mem_IO_AXI4::RL_rl_compare()
{
  tUInt32 DEF_v__h2014;
  DEF_rdata___1__h2849 = INST_crg_timecmp.METH_port0__read();
  DEF_rdata___1__h2861 = INST_crg_time.METH_port0__read();
  DEF_x__h9318 = INST_cfg_verbosity.METH_read();
  DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25 = !(DEF_rdata___1__h2861 < DEF_rdata___1__h2849);
  DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 = !(DEF_x__h9318 <= (tUInt8)1u);
  INST_rg_mtip.METH_write(DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25);
  INST_f_timer_interrupt_req.METH_enq(DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      DEF_v__h2020 = dollar_stime(sim_hdl);
    else
      DEF_v__h2020 = 2863311530u;
  DEF_v__h2014 = DEF_v__h2020 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_display(sim_hdl,
		     this,
		     "s,32,1,64,64",
		     &__str_literal_2,
		     DEF_v__h2014,
		     DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25,
		     DEF_rdata___1__h2861,
		     DEF_rdata___1__h2849);
}

void MOD_mkNear_Mem_IO_AXI4::RL_rl_process_rd_req()
{
  tUInt32 DEF_v__h2904;
  tUInt32 DEF_v__h2193;
  tUInt32 DEF_v__h2405;
  tUInt32 DEF_v__h2646;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d53;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d51;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d55;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d61;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d63;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d65;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d130;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d129;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d75;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d74;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d76;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d77;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d78;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d79;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d102;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d101;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d103;
  tUInt8 DEF_NOT_slavePortShim_arff_first__4_BITS_17_TO_16__ETC___d60;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d104;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d105;
  tUInt8 DEF_NOT_slavePortShim_arff_first__4_BIT_15_2___d64;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d106;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_0___d50;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_1___d52;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_2___d54;
  tUInt64 DEF_byte_addr__h2362;
  tUInt8 DEF_IF_slavePortShim_arff_first__4_BITS_92_TO_29_6_ETC___d121;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71;
  tUInt64 DEF_x__h2789;
  tUInt64 DEF_rdata___1__h2569;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d81;
  tUInt64 DEF__theResult___fst__h2573;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d83;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d85;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d87;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d89;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d91;
  tUInt8 DEF_slavePortShim_arff_first__4_BIT_15___d62;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_17_TO_16___d49;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_10_TO_8___d67;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_20_TO_18___d48;
  tUInt8 DEF_value__h2339;
  tUInt8 DEF_value__h2335;
  tUInt8 DEF_value__h2327;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_97_TO_93___d45;
  tUInt8 DEF_slavePortShim_arff_first__4_BITS_28_TO_21___d47;
  tUInt64 DEF_slavePortShim_arff_first__4_BITS_92_TO_29___d46;
  DEF_slavePortShim_arff_first____d44 = INST_slavePortShim_arff.METH_first();
  DEF_rdata___1__h2849 = INST_crg_timecmp.METH_port0__read();
  DEF_rdata___1__h2861 = INST_crg_time.METH_port0__read();
  DEF_y__h3486 = INST_rg_addr_base.METH_read();
  DEF_x__h9318 = INST_cfg_verbosity.METH_read();
  DEF_rg_msip__h2826 = INST_rg_msip.METH_read();
  DEF_rg_mtip_read____d22 = INST_rg_mtip.METH_read();
  DEF_slavePortShim_arff_first__4_BITS_28_TO_21___d47 = DEF_slavePortShim_arff_first____d44.get_bits_in_word8(0u,
													      21u,
													      8u);
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29___d46 = primExtract64(64u,
								      98u,
								      DEF_slavePortShim_arff_first____d44,
								      32u,
								      92u,
								      32u,
								      29u);
  DEF_slavePortShim_arff_first__4_BITS_97_TO_93___d45 = primExtract8(5u,
								     98u,
								     DEF_slavePortShim_arff_first____d44,
								     32u,
								     97u,
								     32u,
								     93u);
  DEF_value__h2327 = DEF_slavePortShim_arff_first____d44.get_bits_in_word8(0u, 11u, 4u);
  DEF_value__h2335 = DEF_slavePortShim_arff_first____d44.get_bits_in_word8(0u, 4u, 4u);
  DEF_value__h2339 = DEF_slavePortShim_arff_first____d44.get_bits_in_word8(0u, 0u, 4u);
  DEF_slavePortShim_arff_first__4_BIT_15___d62 = DEF_slavePortShim_arff_first____d44.get_bits_in_word8(0u,
												       15u,
												       1u);
  DEF_slavePortShim_arff_first__4_BITS_20_TO_18___d48 = DEF_slavePortShim_arff_first____d44.get_bits_in_word8(0u,
													      18u,
													      3u);
  DEF_slavePortShim_arff_first__4_BITS_10_TO_8___d67 = DEF_slavePortShim_arff_first____d44.get_bits_in_word8(0u,
													     8u,
													     3u);
  DEF_slavePortShim_arff_first__4_BITS_17_TO_16___d49 = DEF_slavePortShim_arff_first____d44.get_bits_in_word8(0u,
													      16u,
													      2u);
  DEF_rdata___1__h2569 = (tUInt64)(DEF_rg_msip__h2826);
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29___d46 < DEF_y__h3486;
  DEF_byte_addr__h2362 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29___d46 - DEF_y__h3486;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d91 = DEF_byte_addr__h2362 == 49148llu;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d89 = DEF_byte_addr__h2362 == 16388llu;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d87 = DEF_byte_addr__h2362 == 4llu;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d85 = DEF_byte_addr__h2362 == 49144llu;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d83 = DEF_byte_addr__h2362 == 16384llu;
  switch (DEF_byte_addr__h2362) {
  case 0llu:
    DEF__theResult___fst__h2573 = DEF_rdata___1__h2569;
    break;
  case 16384llu:
  case 16388llu:
    DEF__theResult___fst__h2573 = DEF_rdata___1__h2849;
    break;
  case 49144llu:
  case 49148llu:
    DEF__theResult___fst__h2573 = DEF_rdata___1__h2861;
    break;
  default:
    DEF__theResult___fst__h2573 = 0llu;
  }
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d81 = DEF_byte_addr__h2362 == 0llu;
  DEF_x__h2789 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 ? 0llu : DEF__theResult___fst__h2573;
  switch (DEF_byte_addr__h2362) {
  case 0llu:
  case 4llu:
  case 16384llu:
  case 16388llu:
  case 49144llu:
  case 49148llu:
    DEF_IF_slavePortShim_arff_first__4_BITS_92_TO_29_6_ETC___d121 = (tUInt8)0u;
    break;
  default:
    DEF_IF_slavePortShim_arff_first__4_BITS_92_TO_29_6_ETC___d121 = (tUInt8)3u;
  }
  DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_2___d54 = DEF_slavePortShim_arff_first__4_BITS_17_TO_16___d49 == (tUInt8)2u;
  DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_1___d52 = DEF_slavePortShim_arff_first__4_BITS_17_TO_16___d49 == (tUInt8)1u;
  DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_0___d50 = DEF_slavePortShim_arff_first__4_BITS_17_TO_16___d49 == (tUInt8)0u;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 || (!DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d81 && (!DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d83 && (!DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d85 && (!DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d87 && (!DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d89 && !DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d91)))));
  DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 = !(DEF_x__h9318 <= (tUInt8)1u);
  DEF_NOT_slavePortShim_arff_first__4_BIT_15_2___d64 = !DEF_slavePortShim_arff_first__4_BIT_15___d62;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d106 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98 && DEF_NOT_slavePortShim_arff_first__4_BIT_15_2___d64;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d105 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98 && DEF_slavePortShim_arff_first__4_BIT_15___d62;
  DEF_NOT_slavePortShim_arff_first__4_BITS_17_TO_16__ETC___d60 = !DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_0___d50 && (!DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_1___d52 && !DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_2___d54);
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d104 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98 && DEF_NOT_slavePortShim_arff_first__4_BITS_17_TO_16__ETC___d60;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d103 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_2___d54;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d101 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_0___d50;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d78 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 && DEF_slavePortShim_arff_first__4_BIT_15___d62;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d102 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_1___d52;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d79 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 && DEF_NOT_slavePortShim_arff_first__4_BIT_15_2___d64;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d77 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 && DEF_NOT_slavePortShim_arff_first__4_BITS_17_TO_16__ETC___d60;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d76 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_2___d54;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d74 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_0___d50;
  DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d75 = DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_1___d52;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d129 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && (!DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 && (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d81 || (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d83 || (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d85 || (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d87 || (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d89 || DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_MI_ETC___d91))))));
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d130 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d65 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_NOT_slavePortShim_arff_first__4_BIT_15_2___d64;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d51 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_0___d50;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d63 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_arff_first__4_BIT_15___d62;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d61 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_NOT_slavePortShim_arff_first__4_BITS_17_TO_16__ETC___d60;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d55 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_2___d54;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d53 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_arff_first__4_BITS_17_TO_16_9_EQ_1___d52;
  DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124.set_bits_in_word((tUInt8)255u & ((DEF_slavePortShim_arff_first__4_BITS_97_TO_93___d45 << 3u) | (tUInt8)(DEF_x__h2789 >> 61u)),
										 2u,
										 0u,
										 8u).set_whole_word((tUInt32)(DEF_x__h2789 >> 29u),
												    1u).set_whole_word(((((tUInt32)(536870911u & DEF_x__h2789)) << 3u) | (((tUInt32)(DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71 ? (tUInt8)3u : DEF_IF_slavePortShim_arff_first__4_BITS_92_TO_29_6_ETC___d121)) << 1u)) | (tUInt32)((tUInt8)1u),
														       0u);
  INST_slavePortShim_arff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      DEF_v__h2199 = dollar_stime(sim_hdl);
    else
      DEF_v__h2199 = 2863311530u;
  DEF_v__h2193 = DEF_v__h2199 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_display(sim_hdl, this, "s,32,1", &__str_literal_3, DEF_v__h2193, DEF_rg_mtip_read____d22);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_97_TO_93___d45);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_9);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_92_TO_29___d46);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_10);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_28_TO_21___d47);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_11);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_20_TO_18___d48,
		   &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_15);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d51)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d53)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d61)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d63)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d65)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_23);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2327);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_24);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_10_TO_8___d67);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_25);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2335);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_26);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2339);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_27);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      DEF_v__h2411 = dollar_stime(sim_hdl);
    else
      DEF_v__h2411 = 2863311530u;
  }
  DEF_v__h2405 = DEF_v__h2411 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_29, DEF_v__h2405);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_97_TO_93___d45);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_9);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_92_TO_29___d46);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_10);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_28_TO_21___d47);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_11);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_20_TO_18___d48,
		   &__str_literal_14);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_15);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d74)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d75)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d76)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_20);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d79)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_23);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2327);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_24);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_10_TO_8___d67);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_25);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2335);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_26);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2339);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_27);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d71)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      DEF_v__h2652 = dollar_stime(sim_hdl);
    else
      DEF_v__h2652 = 2863311530u;
  }
  DEF_v__h2646 = DEF_v__h2652 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_29, DEF_v__h2646);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_97_TO_93___d45);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_9);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_92_TO_29___d46);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_10);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_28_TO_21___d47);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_11);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_20_TO_18___d48,
		   &__str_literal_14);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_15);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d101)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d102)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d103)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_20);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d105)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d106)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_23);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2327);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_24);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_10_TO_8___d67);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_25);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2335);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_26);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2339);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_27);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_slavePortShim_arff_first__4_BITS_92_TO_29_6_UL_ETC___d98)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
  }
  INST_slavePortShim_rff.METH_enq(DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      DEF_v__h2910 = dollar_stime(sim_hdl);
    else
      DEF_v__h2910 = 2863311530u;
  DEF_v__h2904 = DEF_v__h2910 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_31, DEF_v__h2904);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_97_TO_93___d45);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_9);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_92_TO_29___d46);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_10);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_28_TO_21___d47);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_11);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_20_TO_18___d48,
		   &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_15);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d51)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d53)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d61)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d63)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d65)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_23);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2327);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_24);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_10_TO_8___d67);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_25);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2335);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_26);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h2339);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_27);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_32, &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_arff_first__4_BITS_97_TO_93___d45);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_7, DEF_x__h2789);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_35);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d129)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d130)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_38);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_40);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
  }
}

void MOD_mkNear_Mem_IO_AXI4::RL_rl_process_wr_req()
{
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_97_TO_93_57__ETC___d292;
  tUInt64 DEF_crg_timecmp_port1__read__09_AND_INV_SEXT_slave_ETC___d248;
  tUInt64 DEF_mask__h3943;
  tUInt64 DEF_y__h3956;
  tUInt64 DEF_x__h3954;
  tUInt64 DEF_new_timecmp__h3918;
  tUInt64 DEF_y__h3955;
  tUInt64 DEF_x__h5255;
  tUInt64 DEF_new_time__h5219;
  tUInt32 DEF_v__h3247;
  tUInt32 DEF_v__h3510;
  tUInt32 DEF_v__h9092;
  tUInt32 DEF_v__h9340;
  tUInt8 DEF_SEXT_slavePortShim_wff_first__42_BIT_7_13___d214;
  tUInt8 DEF_SEXT_slavePortShim_wff_first__42_BIT_8_10___d211;
  tUInt8 DEF_SEXT_slavePortShim_wff_first__42_BIT_6_17___d218;
  tUInt8 DEF_SEXT_slavePortShim_wff_first__42_BIT_5_20___d221;
  tUInt8 DEF_SEXT_slavePortShim_wff_first__42_BIT_4_24___d225;
  tUInt8 DEF_SEXT_slavePortShim_wff_first__42_BIT_3_27___d228;
  tUInt8 DEF_SEXT_slavePortShim_wff_first__42_BIT_2_31___d232;
  tUInt8 DEF_SEXT_slavePortShim_wff_first__42_BIT_1_34___d235;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d162;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d164;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d166;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d172;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d174;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d176;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d184;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d186;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d297;
  tUInt8 DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d296;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d189;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d190;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d191;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d192;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d193;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d194;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d195;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d196;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d200;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d203;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d208;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d246;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d255;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d259;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d261;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d263;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197;
  tUInt8 DEF_NOT_rg_msip_07_EQ_slavePortShim_wff_first__42__ETC___d198;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d249;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d277;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d278;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d279;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BITS_17_TO_16_ETC___d171;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d280;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d281;
  tUInt8 DEF_NOT_slavePortShim_awff_first__36_BIT_15_73___d175;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d282;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d283;
  tUInt8 DEF_NOT_slavePortShim_wff_first__42_BIT_0_83___d185;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d284;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d161;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d163;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d165;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d265;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d204;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d205;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d250;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d251;
  tUInt8 DEF_IF_slavePortShim_awff_first__36_BITS_92_TO_29__ETC___d290;
  tUInt8 DEF_slavePortShim_wff_first__42_BIT_0___d183;
  tUInt8 DEF_x__h4954;
  tUInt8 DEF_x__h4890;
  tUInt8 DEF_x__h4826;
  tUInt8 DEF_x__h4762;
  tUInt8 DEF_x__h4698;
  tUInt8 DEF_x__h4634;
  tUInt8 DEF_x__h4570;
  tUInt8 DEF_x__h4501;
  tUInt8 DEF_slavePortShim_awff_first__36_BIT_15___d173;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_17_TO_16___d160;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_10_TO_8___d178;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_20_TO_18___d159;
  tUInt8 DEF_value__h3393;
  tUInt8 DEF_value__h3389;
  tUInt8 DEF_value__h3381;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_97_TO_93___d157;
  tUInt8 DEF_slavePortShim_wff_first__42_BITS_8_TO_1___d182;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_28_TO_21___d158;
  tUInt64 DEF_slavePortShim_wff_first__42_BITS_72_TO_9___d181;
  tUInt64 DEF_old_time__h7786;
  tUInt64 DEF_old_timecmp__h6487;
  tUInt8 DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274;
  DEF_slavePortShim_awff_first____d136 = INST_slavePortShim_awff.METH_first();
  DEF_slavePortShim_wff_first____d142 = INST_slavePortShim_wff.METH_first();
  DEF_old_timecmp__h6487 = INST_crg_timecmp.METH_port1__read();
  DEF_old_time__h7786 = INST_crg_time.METH_port1__read();
  DEF_y__h3486 = INST_rg_addr_base.METH_read();
  DEF_x__h9318 = INST_cfg_verbosity.METH_read();
  DEF_rg_msip__h2826 = INST_rg_msip.METH_read();
  DEF_rg_mtip_read____d22 = INST_rg_mtip.METH_read();
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137 = primExtract64(64u,
									98u,
									DEF_slavePortShim_awff_first____d136,
									32u,
									92u,
									32u,
									29u);
  DEF_byte_addr__h3477 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137 - DEF_y__h3486;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137 < DEF_y__h3486;
  DEF_slavePortShim_wff_first__42_BITS_72_TO_9___d181 = primExtract64(64u,
								      73u,
								      DEF_slavePortShim_wff_first____d142,
								      32u,
								      72u,
								      32u,
								      9u);
  DEF_slavePortShim_awff_first__36_BITS_28_TO_21___d158 = DEF_slavePortShim_awff_first____d136.get_bits_in_word8(0u,
														 21u,
														 8u);
  DEF_slavePortShim_wff_first__42_BITS_8_TO_1___d182 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u,
													     1u,
													     8u);
  DEF_slavePortShim_awff_first__36_BITS_97_TO_93___d157 = primExtract8(5u,
								       98u,
								       DEF_slavePortShim_awff_first____d136,
								       32u,
								       97u,
								       32u,
								       93u);
  DEF_value__h3381 = DEF_slavePortShim_awff_first____d136.get_bits_in_word8(0u, 11u, 4u);
  DEF_value__h3389 = DEF_slavePortShim_awff_first____d136.get_bits_in_word8(0u, 4u, 4u);
  DEF_value__h3393 = DEF_slavePortShim_awff_first____d136.get_bits_in_word8(0u, 0u, 4u);
  DEF_slavePortShim_awff_first__36_BITS_20_TO_18___d159 = DEF_slavePortShim_awff_first____d136.get_bits_in_word8(0u,
														 18u,
														 3u);
  DEF_slavePortShim_awff_first__36_BITS_10_TO_8___d178 = DEF_slavePortShim_awff_first____d136.get_bits_in_word8(0u,
														8u,
														3u);
  DEF_slavePortShim_awff_first__36_BITS_17_TO_16___d160 = DEF_slavePortShim_awff_first____d136.get_bits_in_word8(0u,
														 16u,
														 2u);
  DEF_slavePortShim_awff_first__36_BIT_15___d173 = DEF_slavePortShim_awff_first____d136.get_bits_in_word8(0u,
													  15u,
													  1u);
  DEF_slavePortShim_wff_first__42_BIT_9___d143 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u,
												       9u,
												       1u);
  DEF_x__h4501 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u, 8u, 1u);
  DEF_x__h4570 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u, 7u, 1u);
  DEF_x__h4634 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u, 6u, 1u);
  DEF_x__h4698 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u, 5u, 1u);
  DEF_x__h4762 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u, 4u, 1u);
  DEF_x__h4826 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u, 3u, 1u);
  DEF_x__h4890 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u, 2u, 1u);
  DEF_x__h4954 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u, 1u, 1u);
  DEF_slavePortShim_wff_first__42_BIT_0___d183 = DEF_slavePortShim_wff_first____d142.get_bits_in_word8(0u,
												       0u,
												       1u);
  switch (DEF_byte_addr__h3477) {
  case 0llu:
  case 4llu:
  case 16384llu:
  case 16388llu:
  case 49144llu:
  case 49148llu:
    DEF_IF_slavePortShim_awff_first__36_BITS_92_TO_29__ETC___d290 = (tUInt8)0u;
    break;
  default:
    DEF_IF_slavePortShim_awff_first__36_BITS_92_TO_29__ETC___d290 = (tUInt8)3u;
  }
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d251 = DEF_byte_addr__h3477 == 49148llu;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d250 = DEF_byte_addr__h3477 == 49144llu;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d205 = DEF_byte_addr__h3477 == 16388llu;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d204 = DEF_byte_addr__h3477 == 16384llu;
  DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d165 = DEF_slavePortShim_awff_first__36_BITS_17_TO_16___d160 == (tUInt8)2u;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d265 = DEF_byte_addr__h3477 == 4llu;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140 = DEF_byte_addr__h3477 == 0llu;
  DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d163 = DEF_slavePortShim_awff_first__36_BITS_17_TO_16___d160 == (tUInt8)1u;
  DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d161 = DEF_slavePortShim_awff_first__36_BITS_17_TO_16___d160 == (tUInt8)0u;
  DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144 = DEF_rg_msip__h2826 == DEF_slavePortShim_wff_first__42_BIT_9___d143;
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141 = !DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140;
  DEF_NOT_slavePortShim_wff_first__42_BIT_0_83___d185 = !DEF_slavePortShim_wff_first__42_BIT_0___d183;
  DEF_NOT_slavePortShim_awff_first__36_BITS_17_TO_16_ETC___d171 = !DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d161 && (!DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d163 && !DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d165);
  DEF_NOT_slavePortShim_awff_first__36_BIT_15_73___d175 = !DEF_slavePortShim_awff_first__36_BIT_15___d173;
  DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 = !(DEF_x__h9318 <= (tUInt8)1u);
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d249 = !DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d204;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 || (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141 && (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d249 && (!DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d250 && (!DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d265 && (!DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d205 && !DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d251)))));
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d284 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 && DEF_NOT_slavePortShim_wff_first__42_BIT_0_83___d185;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d283 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 && DEF_slavePortShim_wff_first__42_BIT_0___d183;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d282 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 && DEF_NOT_slavePortShim_awff_first__36_BIT_15_73___d175;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d281 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 && DEF_slavePortShim_awff_first__36_BIT_15___d173;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d280 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 && DEF_NOT_slavePortShim_awff_first__36_BITS_17_TO_16_ETC___d171;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d279 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d165;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d278 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d163;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d277 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d161;
  DEF_NOT_rg_msip_07_EQ_slavePortShim_wff_first__42__ETC___d198 = !DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144;
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 = !DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138;
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d263 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d251 && DEF_NOT_cfg_verbosity_read_ULE_1_1___d32);
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d261 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d205 && DEF_NOT_cfg_verbosity_read_ULE_1_1___d32);
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d259 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d250 && DEF_NOT_cfg_verbosity_read_ULE_1_1___d32);
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d255 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141 && (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d249 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d250 || DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d251)));
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d246 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d204 && DEF_NOT_cfg_verbosity_read_ULE_1_1___d32);
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d208 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d204 || DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d205));
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d203 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140 && (DEF_NOT_rg_msip_07_EQ_slavePortShim_wff_first__42__ETC___d198 && DEF_NOT_cfg_verbosity_read_ULE_1_1___d32));
  DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d200 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140 && DEF_NOT_rg_msip_07_EQ_slavePortShim_wff_first__42__ETC___d198);
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d194 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 && DEF_NOT_slavePortShim_awff_first__36_BIT_15_73___d175;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d196 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 && DEF_NOT_slavePortShim_wff_first__42_BIT_0_83___d185;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d195 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 && DEF_slavePortShim_wff_first__42_BIT_0___d183;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d193 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 && DEF_slavePortShim_awff_first__36_BIT_15___d173;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d192 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 && DEF_NOT_slavePortShim_awff_first__36_BITS_17_TO_16_ETC___d171;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d191 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d165;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d190 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d163;
  DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d189 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d161;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d296 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d197 && (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140 || (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d204 || (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d250 || (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d265 || (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d205 || DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d251))))));
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d297 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d186 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_NOT_slavePortShim_wff_first__42_BIT_0_83___d185;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d184 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_wff_first__42_BIT_0___d183;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d176 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_NOT_slavePortShim_awff_first__36_BIT_15_73___d175;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d174 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_awff_first__36_BIT_15___d173;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d172 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_NOT_slavePortShim_awff_first__36_BITS_17_TO_16_ETC___d171;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d166 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d165;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d164 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d163;
  DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d162 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 && DEF_slavePortShim_awff_first__36_BITS_17_TO_16_60__ETC___d161;
  DEF_SEXT_slavePortShim_wff_first__42_BIT_1_34___d235 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h4954));
  DEF_SEXT_slavePortShim_wff_first__42_BIT_4_24___d225 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h4762));
  DEF_SEXT_slavePortShim_wff_first__42_BIT_2_31___d232 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h4890));
  DEF_SEXT_slavePortShim_wff_first__42_BIT_3_27___d228 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h4826));
  DEF_SEXT_slavePortShim_wff_first__42_BIT_5_20___d221 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h4698));
  DEF_SEXT_slavePortShim_wff_first__42_BIT_6_17___d218 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h4634));
  DEF_SEXT_slavePortShim_wff_first__42_BIT_8_10___d211 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h4501));
  DEF_SEXT_slavePortShim_wff_first__42_BIT_7_13___d214 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h4570));
  DEF_y__h3956 = (((((((((tUInt64)((tUInt8)255u & ~DEF_SEXT_slavePortShim_wff_first__42_BIT_8_10___d211)) << 56u) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_slavePortShim_wff_first__42_BIT_7_13___d214)) << 48u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_slavePortShim_wff_first__42_BIT_6_17___d218)) << 40u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_slavePortShim_wff_first__42_BIT_5_20___d221)) << 32u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_slavePortShim_wff_first__42_BIT_4_24___d225)) << 24u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_slavePortShim_wff_first__42_BIT_3_27___d228)) << 16u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_slavePortShim_wff_first__42_BIT_2_31___d232)) << 8u)) | (tUInt64)((tUInt8)255u & ~DEF_SEXT_slavePortShim_wff_first__42_BIT_1_34___d235);
  DEF_x__h5255 = DEF_old_time__h7786 & DEF_y__h3956;
  DEF_x__h3954 = DEF_old_timecmp__h6487 & DEF_y__h3956;
  DEF_mask__h3943 = (((((((((tUInt64)(DEF_SEXT_slavePortShim_wff_first__42_BIT_8_10___d211)) << 56u) | (((tUInt64)(DEF_SEXT_slavePortShim_wff_first__42_BIT_7_13___d214)) << 48u)) | (((tUInt64)(DEF_SEXT_slavePortShim_wff_first__42_BIT_6_17___d218)) << 40u)) | (((tUInt64)(DEF_SEXT_slavePortShim_wff_first__42_BIT_5_20___d221)) << 32u)) | (((tUInt64)(DEF_SEXT_slavePortShim_wff_first__42_BIT_4_24___d225)) << 24u)) | (((tUInt64)(DEF_SEXT_slavePortShim_wff_first__42_BIT_3_27___d228)) << 16u)) | (((tUInt64)(DEF_SEXT_slavePortShim_wff_first__42_BIT_2_31___d232)) << 8u)) | (tUInt64)(DEF_SEXT_slavePortShim_wff_first__42_BIT_1_34___d235);
  DEF_y__h3955 = DEF_slavePortShim_wff_first__42_BITS_72_TO_9___d181 & DEF_mask__h3943;
  DEF_new_time__h5219 = DEF_x__h5255 | DEF_y__h3955;
  DEF_new_timecmp__h3918 = DEF_x__h3954 | DEF_y__h3955;
  DEF_crg_timecmp_port1__read__09_AND_INV_SEXT_slave_ETC___d248 = DEF_new_timecmp__h3918 - DEF_old_time__h7786;
  DEF_slavePortShim_awff_first__36_BITS_97_TO_93_57__ETC___d292 = (tUInt8)127u & ((DEF_slavePortShim_awff_first__36_BITS_97_TO_93___d157 << 2u) | (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 ? (tUInt8)3u : DEF_IF_slavePortShim_awff_first__36_BITS_92_TO_29__ETC___d290));
  INST_slavePortShim_awff.METH_deq();
  INST_slavePortShim_wff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      DEF_v__h3253 = dollar_stime(sim_hdl);
    else
      DEF_v__h3253 = 2863311530u;
  DEF_v__h3247 = DEF_v__h3253 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_display(sim_hdl, this, "s,32,1", &__str_literal_41, DEF_v__h3247, DEF_rg_mtip_read____d22);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_42, &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_97_TO_93___d157);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_44);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_45);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_28_TO_21___d158);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_46);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_20_TO_18___d159,
		   &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_47);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d162)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d164)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d166)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d172)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_48);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d174)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d176)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_49);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3381);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_50);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_10_TO_8___d178);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_51);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3389);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_52);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3393);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_53);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_54, &__str_literal_55);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_wff_first__42_BITS_72_TO_9___d181);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_56);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_wff_first__42_BITS_8_TO_1___d182);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_57);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d184)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d186)
      dollar_write(sim_hdl, this, "s", &__str_literal_58);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_59);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      DEF_v__h3516 = dollar_stime(sim_hdl);
    else
      DEF_v__h3516 = 2863311530u;
  }
  DEF_v__h3510 = DEF_v__h3516 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_60, DEF_v__h3510);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_42, &__str_literal_43);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_97_TO_93___d157);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_44);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_45);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_28_TO_21___d158);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_46);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_20_TO_18___d159,
		   &__str_literal_14);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_47);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d189)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d190)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d191)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d192)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_48);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d193)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d194)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_49);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3381);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_50);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_10_TO_8___d178);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_51);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3389);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_52);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3393);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_53);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_54, &__str_literal_55);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_wff_first__42_BITS_72_TO_9___d181);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_56);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_wff_first__42_BITS_8_TO_1___d182);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_57);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d195)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d196)
      dollar_write(sim_hdl, this, "s", &__str_literal_58);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_59);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
  }
  if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d200)
    INST_rg_msip.METH_write(DEF_slavePortShim_wff_first__42_BIT_9___d143);
  if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d200)
    INST_f_sw_interrupt_req.METH_enq(DEF_slavePortShim_wff_first__42_BIT_9___d143);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d203)
      dollar_display(sim_hdl,
		     this,
		     "s,1",
		     &__str_literal_61,
		     DEF_slavePortShim_wff_first__42_BIT_9___d143);
  if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d208)
    INST_crg_timecmp.METH_port1__write(DEF_new_timecmp__h3918);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d246)
      dollar_display(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d246)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_63, DEF_old_timecmp__h6487);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d246)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_64, DEF_new_timecmp__h3918);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d246)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_65, DEF_old_time__h7786);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d246)
      dollar_display(sim_hdl,
		     this,
		     "s,64",
		     &__str_literal_66,
		     DEF_crg_timecmp_port1__read__09_AND_INV_SEXT_slave_ETC___d248);
  }
  if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d255)
    INST_crg_time.METH_port1__write(DEF_new_time__h5219);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d259)
      dollar_display(sim_hdl, this, "s", &__str_literal_67);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d259)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_68, DEF_old_time__h7786);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d259)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_69, DEF_new_time__h5219);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d261)
      dollar_display(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d261)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_63, DEF_old_timecmp__h6487);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d261)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_64, DEF_new_timecmp__h3918);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d261)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_65, DEF_old_time__h7786);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d261)
      dollar_display(sim_hdl,
		     this,
		     "s,64",
		     &__str_literal_66,
		     DEF_crg_timecmp_port1__read__09_AND_INV_SEXT_slave_ETC___d248);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d263)
      dollar_display(sim_hdl, this, "s", &__str_literal_67);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d263)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_68, DEF_old_time__h7786);
    if (DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d263)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_69, DEF_new_time__h5219);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      DEF_v__h9098 = dollar_stime(sim_hdl);
    else
      DEF_v__h9098 = 2863311530u;
  }
  DEF_v__h9092 = DEF_v__h9098 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_60, DEF_v__h9092);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_42, &__str_literal_43);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_97_TO_93___d157);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_44);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_45);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_28_TO_21___d158);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_46);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_20_TO_18___d159,
		   &__str_literal_14);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_47);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d277)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d278)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d279)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_48);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d281)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d282)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_49);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3381);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_50);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_10_TO_8___d178);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_51);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3389);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_52);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3393);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_53);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_54, &__str_literal_55);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_wff_first__42_BITS_72_TO_9___d181);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_56);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_wff_first__42_BITS_8_TO_1___d182);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_57);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d283)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d284)
      dollar_write(sim_hdl, this, "s", &__str_literal_58);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_59);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d274)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
  }
  INST_slavePortShim_bff.METH_enq(DEF_slavePortShim_awff_first__36_BITS_97_TO_93_57__ETC___d292);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      DEF_v__h9346 = dollar_stime(sim_hdl);
    else
      DEF_v__h9346 = 2863311530u;
  DEF_v__h9340 = DEF_v__h9346 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_70, DEF_v__h9340);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_42, &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_97_TO_93___d157);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_44);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_45);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_28_TO_21___d158);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_46);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_20_TO_18___d159,
		   &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_47);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d162)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d164)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d166)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d172)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_48);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d174)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d176)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_49);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3381);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_50);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_10_TO_8___d178);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_51);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3389);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_52);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_7, DEF_value__h3393);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_53);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_54, &__str_literal_55);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_7,
		   DEF_slavePortShim_wff_first__42_BITS_72_TO_9___d181);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_56);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_7,
		   DEF_slavePortShim_wff_first__42_BITS_8_TO_1___d182);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_57);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d184)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d186)
      dollar_write(sim_hdl, this, "s", &__str_literal_58);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_59);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_71, &__str_literal_72);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_7,
		   DEF_slavePortShim_awff_first__36_BITS_97_TO_93___d157);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_73);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_NOT_slave_ETC___d296)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1_2_AND_slavePort_ETC___d297)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_8, &__str_literal_74);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_7, (tUInt8)0u, &__str_literal_14);
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
  }
}


/* Methods */

void MOD_mkNear_Mem_IO_AXI4::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_f_reset_reqs.METH_enq();
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_CAN_FIRE_server_reset_request_put = INST_f_reset_reqs.METH_i_notFull();
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkNear_Mem_IO_AXI4::METH_server_reset_response_get()
{
  INST_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_CAN_FIRE_server_reset_response_get = INST_f_reset_rsps.METH_i_notEmpty();
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

void MOD_mkNear_Mem_IO_AXI4::METH_set_addr_map(tUInt64 ARG_set_addr_map_addr_base,
					       tUInt64 ARG_set_addr_map_addr_lim)
{
  tUInt32 DEF_v__h9725;
  tUInt32 DEF_v__h9831;
  tUInt32 DEF_v__h9952;
  tUInt8 DEF_NOT_set_addr_map_addr_base_BITS_1_TO_0_98_EQ_0_99___d300;
  tUInt8 DEF_NOT_set_addr_map_addr_lim_BITS_1_TO_0_03_EQ_0_04___d305;
  tUInt8 DEF_x__h9680;
  tUInt8 DEF_x__h9790;
  DEF_x__h9790 = (tUInt8)((tUInt8)3u & ARG_set_addr_map_addr_lim);
  DEF_x__h9680 = (tUInt8)((tUInt8)3u & ARG_set_addr_map_addr_base);
  DEF_NOT_set_addr_map_addr_lim_BITS_1_TO_0_03_EQ_0_04___d305 = !(DEF_x__h9790 == (tUInt8)0u);
  DEF_NOT_set_addr_map_addr_base_BITS_1_TO_0_98_EQ_0_99___d300 = !(DEF_x__h9680 == (tUInt8)0u);
  if (DEF_NOT_set_addr_map_addr_base_BITS_1_TO_0_98_EQ_0_99___d300)
    DEF_v__h9731 = dollar_stime(sim_hdl);
  else
    DEF_v__h9731 = 2863311530u;
  DEF_v__h9725 = DEF_v__h9731 / 10u;
  if (DEF_NOT_set_addr_map_addr_base_BITS_1_TO_0_98_EQ_0_99___d300)
    dollar_display(sim_hdl,
		   this,
		   "s,32,64",
		   &__str_literal_75,
		   DEF_v__h9725,
		   ARG_set_addr_map_addr_base);
  if (DEF_NOT_set_addr_map_addr_lim_BITS_1_TO_0_03_EQ_0_04___d305)
    DEF_v__h9837 = dollar_stime(sim_hdl);
  else
    DEF_v__h9837 = 2863311530u;
  DEF_v__h9831 = DEF_v__h9837 / 10u;
  if (DEF_NOT_set_addr_map_addr_lim_BITS_1_TO_0_03_EQ_0_04___d305)
    dollar_display(sim_hdl,
		   this,
		   "s,32,64",
		   &__str_literal_76,
		   DEF_v__h9831,
		   ARG_set_addr_map_addr_lim);
  INST_rg_addr_base.METH_write(ARG_set_addr_map_addr_base);
  INST_rg_addr_lim.METH_write(ARG_set_addr_map_addr_lim);
  DEF_v__h9958 = dollar_stime(sim_hdl);
  DEF_v__h9952 = DEF_v__h9958 / 10u;
  dollar_display(sim_hdl,
		 this,
		 "s,32,64,64",
		 &__str_literal_77,
		 DEF_v__h9952,
		 ARG_set_addr_map_addr_base,
		 ARG_set_addr_map_addr_lim);
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_set_addr_map()
{
  tUInt8 DEF_CAN_FIRE_set_addr_map;
  tUInt8 PORT_RDY_set_addr_map;
  DEF_CAN_FIRE_set_addr_map = (tUInt8)1u;
  PORT_RDY_set_addr_map = DEF_CAN_FIRE_set_addr_map;
  return PORT_RDY_set_addr_map;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_aw_canPut()
{
  tUInt8 PORT_axi4_slave_aw_canPut;
  PORT_axi4_slave_aw_canPut = INST_slavePortShim_awff.METH_notFull();
  return PORT_axi4_slave_aw_canPut;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_aw_canPut()
{
  tUInt8 PORT_RDY_axi4_slave_aw_canPut;
  tUInt8 DEF_CAN_FIRE_axi4_slave_aw_canPut;
  DEF_CAN_FIRE_axi4_slave_aw_canPut = (tUInt8)1u;
  PORT_RDY_axi4_slave_aw_canPut = DEF_CAN_FIRE_axi4_slave_aw_canPut;
  return PORT_RDY_axi4_slave_aw_canPut;
}

void MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_aw_put(tUWide ARG_axi4_slave_aw_put_val)
{
  PORT_axi4_slave_aw_put_val = ARG_axi4_slave_aw_put_val;
  INST_slavePortShim_awff.METH_enq(ARG_axi4_slave_aw_put_val);
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_aw_put()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_aw_put;
  tUInt8 PORT_RDY_axi4_slave_aw_put;
  DEF_CAN_FIRE_axi4_slave_aw_put = INST_slavePortShim_awff.METH_i_notFull();
  PORT_RDY_axi4_slave_aw_put = DEF_CAN_FIRE_axi4_slave_aw_put;
  return PORT_RDY_axi4_slave_aw_put;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_w_canPut()
{
  tUInt8 PORT_axi4_slave_w_canPut;
  PORT_axi4_slave_w_canPut = INST_slavePortShim_wff.METH_notFull();
  return PORT_axi4_slave_w_canPut;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_w_canPut()
{
  tUInt8 PORT_RDY_axi4_slave_w_canPut;
  tUInt8 DEF_CAN_FIRE_axi4_slave_w_canPut;
  DEF_CAN_FIRE_axi4_slave_w_canPut = (tUInt8)1u;
  PORT_RDY_axi4_slave_w_canPut = DEF_CAN_FIRE_axi4_slave_w_canPut;
  return PORT_RDY_axi4_slave_w_canPut;
}

void MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_w_put(tUWide ARG_axi4_slave_w_put_val)
{
  PORT_axi4_slave_w_put_val = ARG_axi4_slave_w_put_val;
  INST_slavePortShim_wff.METH_enq(ARG_axi4_slave_w_put_val);
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_w_put()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_w_put;
  tUInt8 PORT_RDY_axi4_slave_w_put;
  DEF_CAN_FIRE_axi4_slave_w_put = INST_slavePortShim_wff.METH_i_notFull();
  PORT_RDY_axi4_slave_w_put = DEF_CAN_FIRE_axi4_slave_w_put;
  return PORT_RDY_axi4_slave_w_put;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_b_canPeek()
{
  tUInt8 PORT_axi4_slave_b_canPeek;
  PORT_axi4_slave_b_canPeek = INST_slavePortShim_bff.METH_notEmpty();
  return PORT_axi4_slave_b_canPeek;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_b_canPeek()
{
  tUInt8 PORT_RDY_axi4_slave_b_canPeek;
  tUInt8 DEF_CAN_FIRE_axi4_slave_b_canPeek;
  DEF_CAN_FIRE_axi4_slave_b_canPeek = (tUInt8)1u;
  PORT_RDY_axi4_slave_b_canPeek = DEF_CAN_FIRE_axi4_slave_b_canPeek;
  return PORT_RDY_axi4_slave_b_canPeek;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_b_peek()
{
  tUInt8 PORT_axi4_slave_b_peek;
  PORT_axi4_slave_b_peek = INST_slavePortShim_bff.METH_first();
  return PORT_axi4_slave_b_peek;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_b_peek()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_b_peek;
  tUInt8 PORT_RDY_axi4_slave_b_peek;
  DEF_slavePortShim_bff_i_notEmpty____d310 = INST_slavePortShim_bff.METH_i_notEmpty();
  DEF_CAN_FIRE_axi4_slave_b_peek = DEF_slavePortShim_bff_i_notEmpty____d310;
  PORT_RDY_axi4_slave_b_peek = DEF_CAN_FIRE_axi4_slave_b_peek;
  return PORT_RDY_axi4_slave_b_peek;
}

void MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_b_drop()
{
  INST_slavePortShim_bff.METH_deq();
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_b_drop()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_b_drop;
  tUInt8 PORT_RDY_axi4_slave_b_drop;
  DEF_slavePortShim_bff_i_notEmpty____d310 = INST_slavePortShim_bff.METH_i_notEmpty();
  DEF_CAN_FIRE_axi4_slave_b_drop = DEF_slavePortShim_bff_i_notEmpty____d310;
  PORT_RDY_axi4_slave_b_drop = DEF_CAN_FIRE_axi4_slave_b_drop;
  return PORT_RDY_axi4_slave_b_drop;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_ar_canPut()
{
  tUInt8 PORT_axi4_slave_ar_canPut;
  PORT_axi4_slave_ar_canPut = INST_slavePortShim_arff.METH_notFull();
  return PORT_axi4_slave_ar_canPut;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_ar_canPut()
{
  tUInt8 PORT_RDY_axi4_slave_ar_canPut;
  tUInt8 DEF_CAN_FIRE_axi4_slave_ar_canPut;
  DEF_CAN_FIRE_axi4_slave_ar_canPut = (tUInt8)1u;
  PORT_RDY_axi4_slave_ar_canPut = DEF_CAN_FIRE_axi4_slave_ar_canPut;
  return PORT_RDY_axi4_slave_ar_canPut;
}

void MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_ar_put(tUWide ARG_axi4_slave_ar_put_val)
{
  PORT_axi4_slave_ar_put_val = ARG_axi4_slave_ar_put_val;
  INST_slavePortShim_arff.METH_enq(ARG_axi4_slave_ar_put_val);
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_ar_put()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_ar_put;
  tUInt8 PORT_RDY_axi4_slave_ar_put;
  DEF_CAN_FIRE_axi4_slave_ar_put = INST_slavePortShim_arff.METH_i_notFull();
  PORT_RDY_axi4_slave_ar_put = DEF_CAN_FIRE_axi4_slave_ar_put;
  return PORT_RDY_axi4_slave_ar_put;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_r_canPeek()
{
  tUInt8 PORT_axi4_slave_r_canPeek;
  PORT_axi4_slave_r_canPeek = INST_slavePortShim_rff.METH_notEmpty();
  return PORT_axi4_slave_r_canPeek;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_r_canPeek()
{
  tUInt8 PORT_RDY_axi4_slave_r_canPeek;
  tUInt8 DEF_CAN_FIRE_axi4_slave_r_canPeek;
  DEF_CAN_FIRE_axi4_slave_r_canPeek = (tUInt8)1u;
  PORT_RDY_axi4_slave_r_canPeek = DEF_CAN_FIRE_axi4_slave_r_canPeek;
  return PORT_RDY_axi4_slave_r_canPeek;
}

tUWide MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_r_peek()
{
  PORT_axi4_slave_r_peek = INST_slavePortShim_rff.METH_first();
  return PORT_axi4_slave_r_peek;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_r_peek()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_r_peek;
  tUInt8 PORT_RDY_axi4_slave_r_peek;
  DEF_slavePortShim_rff_i_notEmpty____d311 = INST_slavePortShim_rff.METH_i_notEmpty();
  DEF_CAN_FIRE_axi4_slave_r_peek = DEF_slavePortShim_rff_i_notEmpty____d311;
  PORT_RDY_axi4_slave_r_peek = DEF_CAN_FIRE_axi4_slave_r_peek;
  return PORT_RDY_axi4_slave_r_peek;
}

void MOD_mkNear_Mem_IO_AXI4::METH_axi4_slave_r_drop()
{
  INST_slavePortShim_rff.METH_deq();
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_axi4_slave_r_drop()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_r_drop;
  tUInt8 PORT_RDY_axi4_slave_r_drop;
  DEF_slavePortShim_rff_i_notEmpty____d311 = INST_slavePortShim_rff.METH_i_notEmpty();
  DEF_CAN_FIRE_axi4_slave_r_drop = DEF_slavePortShim_rff_i_notEmpty____d311;
  PORT_RDY_axi4_slave_r_drop = DEF_CAN_FIRE_axi4_slave_r_drop;
  return PORT_RDY_axi4_slave_r_drop;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_get_timer_interrupt_req_get()
{
  tUInt32 DEF_v__h10382;
  tUInt8 DEF_f_timer_interrupt_req_first____d314;
  tUInt8 PORT_get_timer_interrupt_req_get;
  DEF_x__h9318 = INST_cfg_verbosity.METH_read();
  DEF_f_timer_interrupt_req_first____d314 = INST_f_timer_interrupt_req.METH_first();
  PORT_get_timer_interrupt_req_get = DEF_f_timer_interrupt_req_first____d314;
  DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 = !(DEF_x__h9318 <= (tUInt8)1u);
  INST_f_timer_interrupt_req.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      DEF_v__h10388 = dollar_stime(sim_hdl);
    else
      DEF_v__h10388 = 2863311530u;
  DEF_v__h10382 = DEF_v__h10388 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_display(sim_hdl,
		     this,
		     "s,32,1",
		     &__str_literal_78,
		     DEF_v__h10382,
		     DEF_f_timer_interrupt_req_first____d314);
  return PORT_get_timer_interrupt_req_get;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_get_timer_interrupt_req_get()
{
  tUInt8 DEF_CAN_FIRE_get_timer_interrupt_req_get;
  tUInt8 PORT_RDY_get_timer_interrupt_req_get;
  DEF_CAN_FIRE_get_timer_interrupt_req_get = INST_f_timer_interrupt_req.METH_i_notEmpty();
  PORT_RDY_get_timer_interrupt_req_get = DEF_CAN_FIRE_get_timer_interrupt_req_get;
  return PORT_RDY_get_timer_interrupt_req_get;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_get_sw_interrupt_req_get()
{
  tUInt32 DEF_v__h10504;
  tUInt8 DEF_f_sw_interrupt_req_first____d317;
  tUInt8 PORT_get_sw_interrupt_req_get;
  DEF_x__h9318 = INST_cfg_verbosity.METH_read();
  DEF_f_sw_interrupt_req_first____d317 = INST_f_sw_interrupt_req.METH_first();
  PORT_get_sw_interrupt_req_get = DEF_f_sw_interrupt_req_first____d317;
  DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 = !(DEF_x__h9318 <= (tUInt8)1u);
  INST_f_sw_interrupt_req.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      DEF_v__h10510 = dollar_stime(sim_hdl);
    else
      DEF_v__h10510 = 2863311530u;
  DEF_v__h10504 = DEF_v__h10510 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      dollar_display(sim_hdl,
		     this,
		     "s,32,1",
		     &__str_literal_79,
		     DEF_v__h10504,
		     DEF_f_sw_interrupt_req_first____d317);
  return PORT_get_sw_interrupt_req_get;
}

tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_RDY_get_sw_interrupt_req_get()
{
  tUInt8 DEF_CAN_FIRE_get_sw_interrupt_req_get;
  tUInt8 PORT_RDY_get_sw_interrupt_req_get;
  DEF_CAN_FIRE_get_sw_interrupt_req_get = INST_f_sw_interrupt_req.METH_i_notEmpty();
  PORT_RDY_get_sw_interrupt_req_get = DEF_CAN_FIRE_get_sw_interrupt_req_get;
  return PORT_RDY_get_sw_interrupt_req_get;
}


/* Reset routines */

void MOD_mkNear_Mem_IO_AXI4::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_slavePortShim_wff.reset_RST(ARG_rst_in);
  INST_slavePortShim_rff.reset_RST(ARG_rst_in);
  INST_slavePortShim_bff.reset_RST(ARG_rst_in);
  INST_slavePortShim_awff.reset_RST(ARG_rst_in);
  INST_slavePortShim_arff.reset_RST(ARG_rst_in);
  INST_rg_state.reset_RST(ARG_rst_in);
  INST_rg_mtip.reset_RST(ARG_rst_in);
  INST_f_timer_interrupt_req.reset_RST(ARG_rst_in);
  INST_f_sw_interrupt_req.reset_RST(ARG_rst_in);
  INST_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_f_reset_reqs.reset_RST(ARG_rst_in);
  INST_crg_timecmp.reset_RST(ARG_rst_in);
  INST_crg_time.reset_RST(ARG_rst_in);
  INST_cfg_verbosity.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkNear_Mem_IO_AXI4::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkNear_Mem_IO_AXI4::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cfg_verbosity.dump_state(indent + 2u);
  INST_crg_time.dump_state(indent + 2u);
  INST_crg_timecmp.dump_state(indent + 2u);
  INST_f_reset_reqs.dump_state(indent + 2u);
  INST_f_reset_rsps.dump_state(indent + 2u);
  INST_f_sw_interrupt_req.dump_state(indent + 2u);
  INST_f_timer_interrupt_req.dump_state(indent + 2u);
  INST_rg_addr_base.dump_state(indent + 2u);
  INST_rg_addr_lim.dump_state(indent + 2u);
  INST_rg_msip.dump_state(indent + 2u);
  INST_rg_mtip.dump_state(indent + 2u);
  INST_rg_state.dump_state(indent + 2u);
  INST_slavePortShim_arff.dump_state(indent + 2u);
  INST_slavePortShim_awff.dump_state(indent + 2u);
  INST_slavePortShim_bff.dump_state(indent + 2u);
  INST_slavePortShim_rff.dump_state(indent + 2u);
  INST_slavePortShim_wff.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkNear_Mem_IO_AXI4::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 58u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cfg_verbosity_read_ULE_1_1___d32", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "byte_addr__h3477", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rdata___1__h2849", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rdata___1__h2861", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_msip__h2826", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtip_read____d22", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_arff_first____d44", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_awff_first__36_BITS_92_TO_29___d137", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_awff_first____d136", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_bff_i_notEmpty____d310", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_rff_i_notEmpty____d311", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_wff_first__42_BIT_9___d143", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slavePortShim_wff_first____d142", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h10388", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h10510", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1773", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2020", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2199", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2411", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2652", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2910", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3253", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3516", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9098", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9346", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9731", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9837", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9958", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9318", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h3486", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "axi4_slave_ar_put_val", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "axi4_slave_aw_put_val", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "axi4_slave_r_peek", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "axi4_slave_w_put_val", 73u);
  num = INST_cfg_verbosity.dump_VCD_defs(num);
  num = INST_crg_time.dump_VCD_defs(num);
  num = INST_crg_timecmp.dump_VCD_defs(num);
  num = INST_f_reset_reqs.dump_VCD_defs(num);
  num = INST_f_reset_rsps.dump_VCD_defs(num);
  num = INST_f_sw_interrupt_req.dump_VCD_defs(num);
  num = INST_f_timer_interrupt_req.dump_VCD_defs(num);
  num = INST_rg_addr_base.dump_VCD_defs(num);
  num = INST_rg_addr_lim.dump_VCD_defs(num);
  num = INST_rg_msip.dump_VCD_defs(num);
  num = INST_rg_mtip.dump_VCD_defs(num);
  num = INST_rg_state.dump_VCD_defs(num);
  num = INST_slavePortShim_arff.dump_VCD_defs(num);
  num = INST_slavePortShim_awff.dump_VCD_defs(num);
  num = INST_slavePortShim_bff.dump_VCD_defs(num);
  num = INST_slavePortShim_rff.dump_VCD_defs(num);
  num = INST_slavePortShim_wff.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkNear_Mem_IO_AXI4::dump_VCD(tVCDDumpType dt,
				      unsigned int levels,
				      MOD_mkNear_Mem_IO_AXI4 &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkNear_Mem_IO_AXI4::vcd_defs(tVCDDumpType dt, MOD_mkNear_Mem_IO_AXI4 &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 73u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_cfg_verbosity_read_ULE_1_1___d32) != DEF_NOT_cfg_verbosity_read_ULE_1_1___d32)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cfg_verbosity_read_ULE_1_1___d32, 1u);
	backing.DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32;
      }
      ++num;
      if ((backing.DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25) != DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25, 1u);
	backing.DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25 = DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25;
      }
      ++num;
      if ((backing.DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141) != DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141, 1u);
	backing.DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_byte_addr__h3477) != DEF_byte_addr__h3477)
      {
	vcd_write_val(sim_hdl, num, DEF_byte_addr__h3477, 64u);
	backing.DEF_byte_addr__h3477 = DEF_byte_addr__h3477;
      }
      ++num;
      if ((backing.DEF_rdata___1__h2849) != DEF_rdata___1__h2849)
      {
	vcd_write_val(sim_hdl, num, DEF_rdata___1__h2849, 64u);
	backing.DEF_rdata___1__h2849 = DEF_rdata___1__h2849;
      }
      ++num;
      if ((backing.DEF_rdata___1__h2861) != DEF_rdata___1__h2861)
      {
	vcd_write_val(sim_hdl, num, DEF_rdata___1__h2861, 64u);
	backing.DEF_rdata___1__h2861 = DEF_rdata___1__h2861;
      }
      ++num;
      if ((backing.DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144) != DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144, 1u);
	backing.DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144 = DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144;
      }
      ++num;
      if ((backing.DEF_rg_msip__h2826) != DEF_rg_msip__h2826)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_msip__h2826, 1u);
	backing.DEF_rg_msip__h2826 = DEF_rg_msip__h2826;
      }
      ++num;
      if ((backing.DEF_rg_mtip_read____d22) != DEF_rg_mtip_read____d22)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtip_read____d22, 1u);
	backing.DEF_rg_mtip_read____d22 = DEF_rg_mtip_read____d22;
      }
      ++num;
      if ((backing.DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124) != DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124, 72u);
	backing.DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124 = DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124;
      }
      ++num;
      if ((backing.DEF_slavePortShim_arff_first____d44) != DEF_slavePortShim_arff_first____d44)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_arff_first____d44, 98u);
	backing.DEF_slavePortShim_arff_first____d44 = DEF_slavePortShim_arff_first____d44;
      }
      ++num;
      if ((backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138) != DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138, 1u);
	backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138;
      }
      ++num;
      if ((backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140) != DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140, 1u);
	backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140;
      }
      ++num;
      if ((backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137) != DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137, 64u);
	backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137;
      }
      ++num;
      if ((backing.DEF_slavePortShim_awff_first____d136) != DEF_slavePortShim_awff_first____d136)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_awff_first____d136, 98u);
	backing.DEF_slavePortShim_awff_first____d136 = DEF_slavePortShim_awff_first____d136;
      }
      ++num;
      if ((backing.DEF_slavePortShim_bff_i_notEmpty____d310) != DEF_slavePortShim_bff_i_notEmpty____d310)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_bff_i_notEmpty____d310, 1u);
	backing.DEF_slavePortShim_bff_i_notEmpty____d310 = DEF_slavePortShim_bff_i_notEmpty____d310;
      }
      ++num;
      if ((backing.DEF_slavePortShim_rff_i_notEmpty____d311) != DEF_slavePortShim_rff_i_notEmpty____d311)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_rff_i_notEmpty____d311, 1u);
	backing.DEF_slavePortShim_rff_i_notEmpty____d311 = DEF_slavePortShim_rff_i_notEmpty____d311;
      }
      ++num;
      if ((backing.DEF_slavePortShim_wff_first__42_BIT_9___d143) != DEF_slavePortShim_wff_first__42_BIT_9___d143)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_wff_first__42_BIT_9___d143, 1u);
	backing.DEF_slavePortShim_wff_first__42_BIT_9___d143 = DEF_slavePortShim_wff_first__42_BIT_9___d143;
      }
      ++num;
      if ((backing.DEF_slavePortShim_wff_first____d142) != DEF_slavePortShim_wff_first____d142)
      {
	vcd_write_val(sim_hdl, num, DEF_slavePortShim_wff_first____d142, 73u);
	backing.DEF_slavePortShim_wff_first____d142 = DEF_slavePortShim_wff_first____d142;
      }
      ++num;
      if ((backing.DEF_v__h10388) != DEF_v__h10388)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h10388, 32u);
	backing.DEF_v__h10388 = DEF_v__h10388;
      }
      ++num;
      if ((backing.DEF_v__h10510) != DEF_v__h10510)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h10510, 32u);
	backing.DEF_v__h10510 = DEF_v__h10510;
      }
      ++num;
      if ((backing.DEF_v__h1773) != DEF_v__h1773)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1773, 32u);
	backing.DEF_v__h1773 = DEF_v__h1773;
      }
      ++num;
      if ((backing.DEF_v__h2020) != DEF_v__h2020)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2020, 32u);
	backing.DEF_v__h2020 = DEF_v__h2020;
      }
      ++num;
      if ((backing.DEF_v__h2199) != DEF_v__h2199)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2199, 32u);
	backing.DEF_v__h2199 = DEF_v__h2199;
      }
      ++num;
      if ((backing.DEF_v__h2411) != DEF_v__h2411)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2411, 32u);
	backing.DEF_v__h2411 = DEF_v__h2411;
      }
      ++num;
      if ((backing.DEF_v__h2652) != DEF_v__h2652)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2652, 32u);
	backing.DEF_v__h2652 = DEF_v__h2652;
      }
      ++num;
      if ((backing.DEF_v__h2910) != DEF_v__h2910)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2910, 32u);
	backing.DEF_v__h2910 = DEF_v__h2910;
      }
      ++num;
      if ((backing.DEF_v__h3253) != DEF_v__h3253)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3253, 32u);
	backing.DEF_v__h3253 = DEF_v__h3253;
      }
      ++num;
      if ((backing.DEF_v__h3516) != DEF_v__h3516)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3516, 32u);
	backing.DEF_v__h3516 = DEF_v__h3516;
      }
      ++num;
      if ((backing.DEF_v__h9098) != DEF_v__h9098)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9098, 32u);
	backing.DEF_v__h9098 = DEF_v__h9098;
      }
      ++num;
      if ((backing.DEF_v__h9346) != DEF_v__h9346)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9346, 32u);
	backing.DEF_v__h9346 = DEF_v__h9346;
      }
      ++num;
      if ((backing.DEF_v__h9731) != DEF_v__h9731)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9731, 32u);
	backing.DEF_v__h9731 = DEF_v__h9731;
      }
      ++num;
      if ((backing.DEF_v__h9837) != DEF_v__h9837)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9837, 32u);
	backing.DEF_v__h9837 = DEF_v__h9837;
      }
      ++num;
      if ((backing.DEF_v__h9958) != DEF_v__h9958)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9958, 32u);
	backing.DEF_v__h9958 = DEF_v__h9958;
      }
      ++num;
      if ((backing.DEF_x__h9318) != DEF_x__h9318)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9318, 4u);
	backing.DEF_x__h9318 = DEF_x__h9318;
      }
      ++num;
      if ((backing.DEF_y__h3486) != DEF_y__h3486)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h3486, 64u);
	backing.DEF_y__h3486 = DEF_y__h3486;
      }
      ++num;
      if ((backing.PORT_axi4_slave_ar_put_val) != PORT_axi4_slave_ar_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_axi4_slave_ar_put_val, 98u);
	backing.PORT_axi4_slave_ar_put_val = PORT_axi4_slave_ar_put_val;
      }
      ++num;
      if ((backing.PORT_axi4_slave_aw_put_val) != PORT_axi4_slave_aw_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_axi4_slave_aw_put_val, 98u);
	backing.PORT_axi4_slave_aw_put_val = PORT_axi4_slave_aw_put_val;
      }
      ++num;
      if ((backing.PORT_axi4_slave_r_peek) != PORT_axi4_slave_r_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_axi4_slave_r_peek, 72u);
	backing.PORT_axi4_slave_r_peek = PORT_axi4_slave_r_peek;
      }
      ++num;
      if ((backing.PORT_axi4_slave_w_put_val) != PORT_axi4_slave_w_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_axi4_slave_w_put_val, 73u);
	backing.PORT_axi4_slave_w_put_val = PORT_axi4_slave_w_put_val;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_cfg_verbosity_read_ULE_1_1___d32, 1u);
      backing.DEF_NOT_cfg_verbosity_read_ULE_1_1___d32 = DEF_NOT_cfg_verbosity_read_ULE_1_1___d32;
      vcd_write_val(sim_hdl, num++, DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25, 1u);
      backing.DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25 = DEF_NOT_crg_time_port0__read__4_ULT_crg_timecmp_po_ETC___d25;
      vcd_write_val(sim_hdl, num++, DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141, 1u);
      backing.DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141 = DEF_NOT_slavePortShim_awff_first__36_BITS_92_TO_29_ETC___d141;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_byte_addr__h3477, 64u);
      backing.DEF_byte_addr__h3477 = DEF_byte_addr__h3477;
      vcd_write_val(sim_hdl, num++, DEF_rdata___1__h2849, 64u);
      backing.DEF_rdata___1__h2849 = DEF_rdata___1__h2849;
      vcd_write_val(sim_hdl, num++, DEF_rdata___1__h2861, 64u);
      backing.DEF_rdata___1__h2861 = DEF_rdata___1__h2861;
      vcd_write_val(sim_hdl, num++, DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144, 1u);
      backing.DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144 = DEF_rg_msip_07_EQ_slavePortShim_wff_first__42_BIT__ETC___d144;
      vcd_write_val(sim_hdl, num++, DEF_rg_msip__h2826, 1u);
      backing.DEF_rg_msip__h2826 = DEF_rg_msip__h2826;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtip_read____d22, 1u);
      backing.DEF_rg_mtip_read____d22 = DEF_rg_mtip_read____d22;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124, 72u);
      backing.DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124 = DEF_slavePortShim_arff_first__4_BITS_97_TO_93_5_CO_ETC___d124;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_arff_first____d44, 98u);
      backing.DEF_slavePortShim_arff_first____d44 = DEF_slavePortShim_arff_first____d44;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138, 1u);
      backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d138;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140, 1u);
      backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29_37__ETC___d140;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137, 64u);
      backing.DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137 = DEF_slavePortShim_awff_first__36_BITS_92_TO_29___d137;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_awff_first____d136, 98u);
      backing.DEF_slavePortShim_awff_first____d136 = DEF_slavePortShim_awff_first____d136;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_bff_i_notEmpty____d310, 1u);
      backing.DEF_slavePortShim_bff_i_notEmpty____d310 = DEF_slavePortShim_bff_i_notEmpty____d310;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_rff_i_notEmpty____d311, 1u);
      backing.DEF_slavePortShim_rff_i_notEmpty____d311 = DEF_slavePortShim_rff_i_notEmpty____d311;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_wff_first__42_BIT_9___d143, 1u);
      backing.DEF_slavePortShim_wff_first__42_BIT_9___d143 = DEF_slavePortShim_wff_first__42_BIT_9___d143;
      vcd_write_val(sim_hdl, num++, DEF_slavePortShim_wff_first____d142, 73u);
      backing.DEF_slavePortShim_wff_first____d142 = DEF_slavePortShim_wff_first____d142;
      vcd_write_val(sim_hdl, num++, DEF_v__h10388, 32u);
      backing.DEF_v__h10388 = DEF_v__h10388;
      vcd_write_val(sim_hdl, num++, DEF_v__h10510, 32u);
      backing.DEF_v__h10510 = DEF_v__h10510;
      vcd_write_val(sim_hdl, num++, DEF_v__h1773, 32u);
      backing.DEF_v__h1773 = DEF_v__h1773;
      vcd_write_val(sim_hdl, num++, DEF_v__h2020, 32u);
      backing.DEF_v__h2020 = DEF_v__h2020;
      vcd_write_val(sim_hdl, num++, DEF_v__h2199, 32u);
      backing.DEF_v__h2199 = DEF_v__h2199;
      vcd_write_val(sim_hdl, num++, DEF_v__h2411, 32u);
      backing.DEF_v__h2411 = DEF_v__h2411;
      vcd_write_val(sim_hdl, num++, DEF_v__h2652, 32u);
      backing.DEF_v__h2652 = DEF_v__h2652;
      vcd_write_val(sim_hdl, num++, DEF_v__h2910, 32u);
      backing.DEF_v__h2910 = DEF_v__h2910;
      vcd_write_val(sim_hdl, num++, DEF_v__h3253, 32u);
      backing.DEF_v__h3253 = DEF_v__h3253;
      vcd_write_val(sim_hdl, num++, DEF_v__h3516, 32u);
      backing.DEF_v__h3516 = DEF_v__h3516;
      vcd_write_val(sim_hdl, num++, DEF_v__h9098, 32u);
      backing.DEF_v__h9098 = DEF_v__h9098;
      vcd_write_val(sim_hdl, num++, DEF_v__h9346, 32u);
      backing.DEF_v__h9346 = DEF_v__h9346;
      vcd_write_val(sim_hdl, num++, DEF_v__h9731, 32u);
      backing.DEF_v__h9731 = DEF_v__h9731;
      vcd_write_val(sim_hdl, num++, DEF_v__h9837, 32u);
      backing.DEF_v__h9837 = DEF_v__h9837;
      vcd_write_val(sim_hdl, num++, DEF_v__h9958, 32u);
      backing.DEF_v__h9958 = DEF_v__h9958;
      vcd_write_val(sim_hdl, num++, DEF_x__h9318, 4u);
      backing.DEF_x__h9318 = DEF_x__h9318;
      vcd_write_val(sim_hdl, num++, DEF_y__h3486, 64u);
      backing.DEF_y__h3486 = DEF_y__h3486;
      vcd_write_val(sim_hdl, num++, PORT_axi4_slave_ar_put_val, 98u);
      backing.PORT_axi4_slave_ar_put_val = PORT_axi4_slave_ar_put_val;
      vcd_write_val(sim_hdl, num++, PORT_axi4_slave_aw_put_val, 98u);
      backing.PORT_axi4_slave_aw_put_val = PORT_axi4_slave_aw_put_val;
      vcd_write_val(sim_hdl, num++, PORT_axi4_slave_r_peek, 72u);
      backing.PORT_axi4_slave_r_peek = PORT_axi4_slave_r_peek;
      vcd_write_val(sim_hdl, num++, PORT_axi4_slave_w_put_val, 73u);
      backing.PORT_axi4_slave_w_put_val = PORT_axi4_slave_w_put_val;
    }
}

void MOD_mkNear_Mem_IO_AXI4::vcd_prims(tVCDDumpType dt, MOD_mkNear_Mem_IO_AXI4 &backing)
{
  INST_cfg_verbosity.dump_VCD(dt, backing.INST_cfg_verbosity);
  INST_crg_time.dump_VCD(dt, backing.INST_crg_time);
  INST_crg_timecmp.dump_VCD(dt, backing.INST_crg_timecmp);
  INST_f_reset_reqs.dump_VCD(dt, backing.INST_f_reset_reqs);
  INST_f_reset_rsps.dump_VCD(dt, backing.INST_f_reset_rsps);
  INST_f_sw_interrupt_req.dump_VCD(dt, backing.INST_f_sw_interrupt_req);
  INST_f_timer_interrupt_req.dump_VCD(dt, backing.INST_f_timer_interrupt_req);
  INST_rg_addr_base.dump_VCD(dt, backing.INST_rg_addr_base);
  INST_rg_addr_lim.dump_VCD(dt, backing.INST_rg_addr_lim);
  INST_rg_msip.dump_VCD(dt, backing.INST_rg_msip);
  INST_rg_mtip.dump_VCD(dt, backing.INST_rg_mtip);
  INST_rg_state.dump_VCD(dt, backing.INST_rg_state);
  INST_slavePortShim_arff.dump_VCD(dt, backing.INST_slavePortShim_arff);
  INST_slavePortShim_awff.dump_VCD(dt, backing.INST_slavePortShim_awff);
  INST_slavePortShim_bff.dump_VCD(dt, backing.INST_slavePortShim_bff);
  INST_slavePortShim_rff.dump_VCD(dt, backing.INST_slavePortShim_rff);
  INST_slavePortShim_wff.dump_VCD(dt, backing.INST_slavePortShim_wff);
}
