<table width="700">
<tr><td>
<h3>Spectrum 3 ASIC</h3>
<p>
<b>Introduced March 2020</b>
<p>
<a href="https://web.archive.org/web/20260106010737/https://people.ucsc.edu/~warner/Bufs/PB_Spectrum-3.pdf">Data sheet</a>. A revised datasheet
was issued in Sept 2020 to reflect that what was <i>mellanox</i> is now
<i>Nvidia/Mellanox</i>. No substantive changes were made to the content
of the datasheet.
<p>
From March 2020 Nextplatform.com:
<ul>
With the Spectrum-3, Mellanox is not just moving to 16 nanometer processes from TSMC, but it is also moving from monolithic designs to chiplet designs, just as Intelâ€™s Barefoot Networks division is doing with its Tofino-2 switch ASIC. Specifically, the Spectrum-3 design has a large digital switch surrounded by eight analog SerDes blocks that interface with the ports and therefore the outside world. Mellanox has an ultra-short, high bandwidth interconnect that links the SerDes to the digital switch. The chiplet approach allows Mellanox to design the digital and analog components separately and to push the aggregate switch ASIC beyond the reticle limits of a monolithic design to scale up ASIC bandwidth and functions.
</ul>