diff -drupN a/drivers/video/fbdev/sunxi/disp2/disp/de/lowlevel_sun8iw8/de_gsu_type.h b/drivers/video/fbdev/sunxi/disp2/disp/de/lowlevel_sun8iw8/de_gsu_type.h
--- a/drivers/video/fbdev/sunxi/disp2/disp/de/lowlevel_sun8iw8/de_gsu_type.h	1970-01-01 03:00:00.000000000 +0300
+++ b/drivers/video/fbdev/sunxi/disp2/disp/de/lowlevel_sun8iw8/de_gsu_type.h	2022-06-12 05:28:14.000000000 +0300
@@ -0,0 +1,161 @@
+/*
+ * Allwinner SoCs display driver.
+ *
+ * Copyright (C) 2016 Allwinner.
+ *
+ * This file is licensed under the terms of the GNU General Public
+ * License version 2.  This program is licensed "as is" without any
+ * warranty of any kind, whether express or implied.
+ */
+
+#ifndef __DE_GSU_TYPE_H__
+#define __DE_GSU_TYPE_H__
+
+//////////////////////////////////////////////////////////////////////////
+//////////////////////////////////////////////////////////////////////////
+//////                      __gsu_reg_t                          /////////
+//////////////////////////////////////////////////////////////////////////
+//////////////////////////////////////////////////////////////////////////
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int en:1;	// Default: 0x0;
+		unsigned int res0:3;	// Default: ;
+		unsigned int coef_switch_rdy:1;	// Default: 0x0;
+		unsigned int res1:25;	// Default: ;
+		unsigned int reset:1;	// Default: 0x0;
+		unsigned int res2:1;	// Default: 0x0;
+	} bits;
+} GSU_CTRL_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int res0:4;	// Default: ;
+		unsigned int busy:1;	// Default: 0x0;
+		unsigned int res1:11;	// Default: ;
+		unsigned int line_cnt:12;	// Default: 0x0;
+		unsigned int res2:4;	// Default: ;
+	} bits;
+} GSU_STATUS_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int vphase_sel_en:1;	// Default: 0x0;
+		unsigned int res0:31;	// Default: ;
+	} bits;
+} GSU_FIELD_CTRL_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int bist_en:1;	// Default: 0x0;
+		unsigned int res0:15;	// Default: ;
+		unsigned int bist_sel:5;	// Default: 0x0;
+		unsigned int res1:11;	// Default: ;
+	} bits;
+} GSU_BIST_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int width:13;	// Default: 0x0;
+		unsigned int res0:3;	// Default: ;
+		unsigned int height:13;	// Default: 0x0;
+		unsigned int res1:3;	// Default: ;
+	} bits;
+} GSU_OUTSIZE_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int width:13;	// Default: 0x0;
+		unsigned int res0:3;	// Default: ;
+		unsigned int height:13;	// Default: 0x0;
+		unsigned int res1:3;	// Default: ;
+	} bits;
+} GSU_INSIZE_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int res0:2;	// Default: ;
+		unsigned int frac:18;	// Default: 0x0;
+		unsigned int integer:5;	// Default: 0x0;
+		unsigned int res1:7;	// Default: ;
+	} bits;
+} GSU_HSTEP_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int res0:2;	// Default: ;
+		unsigned int frac:18;	// Default: 0x0;
+		unsigned int integer:5;	// Default: 0x0;
+		unsigned int res1:7;	// Default: ;
+	} bits;
+} GSU_VSTEP_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int res0:2;	// Default: ;
+		unsigned int frac:18;	// Default: 0x0;
+		unsigned int integer:5;	// Default: 0x0;
+		unsigned int res1:7;	// Default: ;
+	} bits;
+} GSU_HPHASE_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int res0:2;	// Default: ;
+		unsigned int frac:18;	// Default: 0x0;
+		unsigned int integer:5;	// Default: 0x0;
+		unsigned int res1:7;	// Default: ;
+	} bits;
+} GSU_VPHASE0_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int res0:2;	// Default: ;
+		unsigned int frac:18;	// Default: 0x0;
+		unsigned int integer:4;	// Default: 0x0;
+		unsigned int res1:8;	// Default: ;
+	} bits;
+} GSU_VPHASE1_REG;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int coef0:8;	// Default: 0x0;
+		unsigned int coef1:8;	// Default: 0x0;
+		unsigned int coef2:8;	// Default: 0x0;
+		unsigned int coef3:8;	// Default: 0x0;
+	} bits;
+} GSU_HCOEFF_REG;
+
+typedef struct {
+	GSU_CTRL_REG ctrl;	//0x0000
+	unsigned int res0;	//0x0004
+	GSU_STATUS_REG status;	//0x0008
+	GSU_FIELD_CTRL_REG field;	//0x000c
+	GSU_BIST_REG bist;	//0x0010
+	unsigned int res1[11];	//0x0014-3c
+	GSU_OUTSIZE_REG outsize;	//0x0040
+	unsigned int res5[15];	//0x0044-0x07c
+	GSU_INSIZE_REG insize;	//0x0080
+	unsigned int res2;	//0x0084
+	GSU_HSTEP_REG hstep;	//0x0088
+	GSU_VSTEP_REG vstep;	//0x008C
+	GSU_HPHASE_REG hphase;	//0x0090
+	unsigned int res3;	//0x0094
+	GSU_VPHASE0_REG vphase0;	//0x0098
+	GSU_VPHASE1_REG vphase1;	//0x009c
+	unsigned int res4[88];	//0x00a0-1fc
+	GSU_HCOEFF_REG hcoeff[16];	//0x0200-0x23c
+} __gsu_reg_t;
+
+#endif
