
mcu-test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b804  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000348  0800b98c  0800b98c  0001b98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcd4  0800bcd4  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcd4  0800bcd4  0001bcd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcdc  0800bcdc  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcdc  0800bcdc  0001bcdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bce0  0800bce0  0001bce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800bce4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00003a28  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003ab8  20003ab8  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024a9e  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f62  00000000  00000000  00044b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001240  00000000  00000000  00049ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001070  00000000  00000000  0004ad00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026272  00000000  00000000  0004bd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b795  00000000  00000000  00071fe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb485  00000000  00000000  0008d777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00158bfc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b98  00000000  00000000  00158c50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b974 	.word	0x0800b974

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	0800b974 	.word	0x0800b974

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <write_register>:

//(1): Functions definitions
//-------------- Static Functions ---------------//
// Function(1): Write to register
static void write_register(uint8_t reg, uint8_t *data)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af02      	add	r7, sp, #8
 80004c6:	4603      	mov	r3, r0
 80004c8:	6039      	str	r1, [r7, #0]
 80004ca:	71fb      	strb	r3, [r7, #7]
	iData[0] = reg;
 80004cc:	4a09      	ldr	r2, [pc, #36]	; (80004f4 <write_register+0x34>)
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	7013      	strb	r3, [r2, #0]
	iData[1] = data[0];
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	781a      	ldrb	r2, [r3, #0]
 80004d6:	4b07      	ldr	r3, [pc, #28]	; (80004f4 <write_register+0x34>)
 80004d8:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 2, 100);
 80004da:	2364      	movs	r3, #100	; 0x64
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	2302      	movs	r3, #2
 80004e0:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <write_register+0x34>)
 80004e2:	2194      	movs	r1, #148	; 0x94
 80004e4:	4804      	ldr	r0, [pc, #16]	; (80004f8 <write_register+0x38>)
 80004e6:	f004 fb69 	bl	8004bbc <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, data, size, 100);
}
 80004ea:	bf00      	nop
 80004ec:	3708      	adds	r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	200000ac 	.word	0x200000ac
 80004f8:	200000b0 	.word	0x200000b0

080004fc <read_register>:
// Function(2): Read from register
static void read_register(uint8_t reg, uint8_t *data)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af02      	add	r7, sp, #8
 8000502:	4603      	mov	r3, r0
 8000504:	6039      	str	r1, [r7, #0]
 8000506:	71fb      	strb	r3, [r7, #7]
	iData[0] = reg;
 8000508:	4a0b      	ldr	r2, [pc, #44]	; (8000538 <read_register+0x3c>)
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 1, 100);
 800050e:	2364      	movs	r3, #100	; 0x64
 8000510:	9300      	str	r3, [sp, #0]
 8000512:	2301      	movs	r3, #1
 8000514:	4a08      	ldr	r2, [pc, #32]	; (8000538 <read_register+0x3c>)
 8000516:	2194      	movs	r1, #148	; 0x94
 8000518:	4808      	ldr	r0, [pc, #32]	; (800053c <read_register+0x40>)
 800051a:	f004 fb4f 	bl	8004bbc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2cx, DAC_I2C_ADDR, data, 1, 100);
 800051e:	2364      	movs	r3, #100	; 0x64
 8000520:	9300      	str	r3, [sp, #0]
 8000522:	2301      	movs	r3, #1
 8000524:	683a      	ldr	r2, [r7, #0]
 8000526:	2194      	movs	r1, #148	; 0x94
 8000528:	4804      	ldr	r0, [pc, #16]	; (800053c <read_register+0x40>)
 800052a:	f004 fc45 	bl	8004db8 <HAL_I2C_Master_Receive>
}
 800052e:	bf00      	nop
 8000530:	3708      	adds	r7, #8
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	200000ac 	.word	0x200000ac
 800053c:	200000b0 	.word	0x200000b0

08000540 <CS43_Init>:

//-------------- Public Functions ----------------//
// Function(1): Initialisation
void CS43_Init(I2C_HandleTypeDef i2c_handle, CS43_MODE outputMode)
{
 8000540:	b084      	sub	sp, #16
 8000542:	b580      	push	{r7, lr}
 8000544:	af00      	add	r7, sp, #0
 8000546:	f107 0c08 	add.w	ip, r7, #8
 800054a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	__HAL_UNLOCK(&hi2s3);     // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 800054e:	4b81      	ldr	r3, [pc, #516]	; (8000754 <CS43_Init+0x214>)
 8000550:	2200      	movs	r2, #0
 8000552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	__HAL_I2S_ENABLE(&hi2s3); // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 8000556:	4b7f      	ldr	r3, [pc, #508]	; (8000754 <CS43_Init+0x214>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	69da      	ldr	r2, [r3, #28]
 800055c:	4b7d      	ldr	r3, [pc, #500]	; (8000754 <CS43_Init+0x214>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000564:	61da      	str	r2, [r3, #28]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8000566:	2201      	movs	r2, #1
 8000568:	2110      	movs	r1, #16
 800056a:	487b      	ldr	r0, [pc, #492]	; (8000758 <CS43_Init+0x218>)
 800056c:	f002 fc58 	bl	8002e20 <HAL_GPIO_WritePin>
	//(1): Get the I2C handle
	i2cx = i2c_handle;
 8000570:	4b7a      	ldr	r3, [pc, #488]	; (800075c <CS43_Init+0x21c>)
 8000572:	4618      	mov	r0, r3
 8000574:	f107 0308 	add.w	r3, r7, #8
 8000578:	2254      	movs	r2, #84	; 0x54
 800057a:	4619      	mov	r1, r3
 800057c:	f00b f91c 	bl	800b7b8 <memcpy>
	//(2): Power down
	iData[1] = 0x01;
 8000580:	4b77      	ldr	r3, [pc, #476]	; (8000760 <CS43_Init+0x220>)
 8000582:	2201      	movs	r2, #1
 8000584:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL1,iData);
 8000586:	4976      	ldr	r1, [pc, #472]	; (8000760 <CS43_Init+0x220>)
 8000588:	2002      	movs	r0, #2
 800058a:	f7ff ff99 	bl	80004c0 <write_register>
	//(3): Enable Right and Left headphones
	iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 800058e:	4b74      	ldr	r3, [pc, #464]	; (8000760 <CS43_Init+0x220>)
 8000590:	2280      	movs	r2, #128	; 0x80
 8000592:	705a      	strb	r2, [r3, #1]
	iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8000594:	4b72      	ldr	r3, [pc, #456]	; (8000760 <CS43_Init+0x220>)
 8000596:	785b      	ldrb	r3, [r3, #1]
 8000598:	f043 0320 	orr.w	r3, r3, #32
 800059c:	b2da      	uxtb	r2, r3
 800059e:	4b70      	ldr	r3, [pc, #448]	; (8000760 <CS43_Init+0x220>)
 80005a0:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 80005a2:	4b6f      	ldr	r3, [pc, #444]	; (8000760 <CS43_Init+0x220>)
 80005a4:	785b      	ldrb	r3, [r3, #1]
 80005a6:	f043 030c 	orr.w	r3, r3, #12
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	4b6c      	ldr	r3, [pc, #432]	; (8000760 <CS43_Init+0x220>)
 80005ae:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 80005b0:	4b6b      	ldr	r3, [pc, #428]	; (8000760 <CS43_Init+0x220>)
 80005b2:	785b      	ldrb	r3, [r3, #1]
 80005b4:	f043 0303 	orr.w	r3, r3, #3
 80005b8:	b2da      	uxtb	r2, r3
 80005ba:	4b69      	ldr	r3, [pc, #420]	; (8000760 <CS43_Init+0x220>)
 80005bc:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL2,&iData[1]);
 80005be:	4969      	ldr	r1, [pc, #420]	; (8000764 <CS43_Init+0x224>)
 80005c0:	2004      	movs	r0, #4
 80005c2:	f7ff ff7d 	bl	80004c0 <write_register>
	//(4): Automatic clock detection
	iData[1] = (1 << 7);
 80005c6:	4b66      	ldr	r3, [pc, #408]	; (8000760 <CS43_Init+0x220>)
 80005c8:	2280      	movs	r2, #128	; 0x80
 80005ca:	705a      	strb	r2, [r3, #1]
	write_register(CLOCKING_CONTROL,&iData[1]);
 80005cc:	4965      	ldr	r1, [pc, #404]	; (8000764 <CS43_Init+0x224>)
 80005ce:	2005      	movs	r0, #5
 80005d0:	f7ff ff76 	bl	80004c0 <write_register>
	//(5): Interface control 1
	read_register(INTERFACE_CONTROL1, iData);
 80005d4:	4962      	ldr	r1, [pc, #392]	; (8000760 <CS43_Init+0x220>)
 80005d6:	2006      	movs	r0, #6
 80005d8:	f7ff ff90 	bl	80004fc <read_register>
	iData[1] &= (1 << 5); // Clear all bits except bit 5 which is reserved
 80005dc:	4b60      	ldr	r3, [pc, #384]	; (8000760 <CS43_Init+0x220>)
 80005de:	785b      	ldrb	r3, [r3, #1]
 80005e0:	f003 0320 	and.w	r3, r3, #32
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	4b5e      	ldr	r3, [pc, #376]	; (8000760 <CS43_Init+0x220>)
 80005e8:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 7);  // Slave
 80005ea:	4b5d      	ldr	r3, [pc, #372]	; (8000760 <CS43_Init+0x220>)
 80005ec:	785b      	ldrb	r3, [r3, #1]
 80005ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005f2:	b2da      	uxtb	r2, r3
 80005f4:	4b5a      	ldr	r3, [pc, #360]	; (8000760 <CS43_Init+0x220>)
 80005f6:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 6);  // Clock polarity: Not inverted
 80005f8:	4b59      	ldr	r3, [pc, #356]	; (8000760 <CS43_Init+0x220>)
 80005fa:	785b      	ldrb	r3, [r3, #1]
 80005fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000600:	b2da      	uxtb	r2, r3
 8000602:	4b57      	ldr	r3, [pc, #348]	; (8000760 <CS43_Init+0x220>)
 8000604:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 4);  // No DSP mode
 8000606:	4b56      	ldr	r3, [pc, #344]	; (8000760 <CS43_Init+0x220>)
 8000608:	785b      	ldrb	r3, [r3, #1]
 800060a:	f023 0310 	bic.w	r3, r3, #16
 800060e:	b2da      	uxtb	r2, r3
 8000610:	4b53      	ldr	r3, [pc, #332]	; (8000760 <CS43_Init+0x220>)
 8000612:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 2);  // Left justified, up to 24 bit (default)
 8000614:	4b52      	ldr	r3, [pc, #328]	; (8000760 <CS43_Init+0x220>)
 8000616:	785b      	ldrb	r3, [r3, #1]
 8000618:	f023 0304 	bic.w	r3, r3, #4
 800061c:	b2da      	uxtb	r2, r3
 800061e:	4b50      	ldr	r3, [pc, #320]	; (8000760 <CS43_Init+0x220>)
 8000620:	705a      	strb	r2, [r3, #1]
	iData[1] |= (1 << 2);
 8000622:	4b4f      	ldr	r3, [pc, #316]	; (8000760 <CS43_Init+0x220>)
 8000624:	785b      	ldrb	r3, [r3, #1]
 8000626:	f043 0304 	orr.w	r3, r3, #4
 800062a:	b2da      	uxtb	r2, r3
 800062c:	4b4c      	ldr	r3, [pc, #304]	; (8000760 <CS43_Init+0x220>)
 800062e:	705a      	strb	r2, [r3, #1]

	iData[1] |=  (3 << 0);  // 16-bit audio word length for I2S interface
 8000630:	4b4b      	ldr	r3, [pc, #300]	; (8000760 <CS43_Init+0x220>)
 8000632:	785b      	ldrb	r3, [r3, #1]
 8000634:	f043 0303 	orr.w	r3, r3, #3
 8000638:	b2da      	uxtb	r2, r3
 800063a:	4b49      	ldr	r3, [pc, #292]	; (8000760 <CS43_Init+0x220>)
 800063c:	705a      	strb	r2, [r3, #1]
	write_register(INTERFACE_CONTROL1,&iData[1]);
 800063e:	4949      	ldr	r1, [pc, #292]	; (8000764 <CS43_Init+0x224>)
 8000640:	2006      	movs	r0, #6
 8000642:	f7ff ff3d 	bl	80004c0 <write_register>
	//(6): Passthrough A settings
	read_register(PASSTHROUGH_A, &iData[1]);
 8000646:	4947      	ldr	r1, [pc, #284]	; (8000764 <CS43_Init+0x224>)
 8000648:	2008      	movs	r0, #8
 800064a:	f7ff ff57 	bl	80004fc <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 800064e:	4b44      	ldr	r3, [pc, #272]	; (8000760 <CS43_Init+0x220>)
 8000650:	785b      	ldrb	r3, [r3, #1]
 8000652:	f023 030f 	bic.w	r3, r3, #15
 8000656:	b2da      	uxtb	r2, r3
 8000658:	4b41      	ldr	r3, [pc, #260]	; (8000760 <CS43_Init+0x220>)
 800065a:	705a      	strb	r2, [r3, #1]
	iData[1] |=  (1 << 0); // Use AIN1A as source for passthrough
 800065c:	4b40      	ldr	r3, [pc, #256]	; (8000760 <CS43_Init+0x220>)
 800065e:	785b      	ldrb	r3, [r3, #1]
 8000660:	f043 0301 	orr.w	r3, r3, #1
 8000664:	b2da      	uxtb	r2, r3
 8000666:	4b3e      	ldr	r3, [pc, #248]	; (8000760 <CS43_Init+0x220>)
 8000668:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_A,&iData[1]);
 800066a:	493e      	ldr	r1, [pc, #248]	; (8000764 <CS43_Init+0x224>)
 800066c:	2008      	movs	r0, #8
 800066e:	f7ff ff27 	bl	80004c0 <write_register>
	//(7): Passthrough B settings
	read_register(PASSTHROUGH_B, &iData[1]);
 8000672:	493c      	ldr	r1, [pc, #240]	; (8000764 <CS43_Init+0x224>)
 8000674:	2009      	movs	r0, #9
 8000676:	f7ff ff41 	bl	80004fc <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 800067a:	4b39      	ldr	r3, [pc, #228]	; (8000760 <CS43_Init+0x220>)
 800067c:	785b      	ldrb	r3, [r3, #1]
 800067e:	f023 030f 	bic.w	r3, r3, #15
 8000682:	b2da      	uxtb	r2, r3
 8000684:	4b36      	ldr	r3, [pc, #216]	; (8000760 <CS43_Init+0x220>)
 8000686:	705a      	strb	r2, [r3, #1]
	iData[1] |=  (1 << 0); // Use AIN1B as source for passthrough
 8000688:	4b35      	ldr	r3, [pc, #212]	; (8000760 <CS43_Init+0x220>)
 800068a:	785b      	ldrb	r3, [r3, #1]
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	b2da      	uxtb	r2, r3
 8000692:	4b33      	ldr	r3, [pc, #204]	; (8000760 <CS43_Init+0x220>)
 8000694:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_B,&iData[1]);
 8000696:	4933      	ldr	r1, [pc, #204]	; (8000764 <CS43_Init+0x224>)
 8000698:	2009      	movs	r0, #9
 800069a:	f7ff ff11 	bl	80004c0 <write_register>
	//(8): Miscellaneous register settings
	read_register(MISCELLANEOUS_CONTRLS, &iData[1]);
 800069e:	4931      	ldr	r1, [pc, #196]	; (8000764 <CS43_Init+0x224>)
 80006a0:	200e      	movs	r0, #14
 80006a2:	f7ff ff2b 	bl	80004fc <read_register>
	if(outputMode == MODE_ANAL)
 80006a6:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d123      	bne.n	80006f6 <CS43_Init+0x1b6>
	{
		iData[1] |=  (1 << 7);   // Enable passthrough for AIN-A
 80006ae:	4b2c      	ldr	r3, [pc, #176]	; (8000760 <CS43_Init+0x220>)
 80006b0:	785b      	ldrb	r3, [r3, #1]
 80006b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80006b6:	b2da      	uxtb	r2, r3
 80006b8:	4b29      	ldr	r3, [pc, #164]	; (8000760 <CS43_Init+0x220>)
 80006ba:	705a      	strb	r2, [r3, #1]
		iData[1] |=  (1 << 6);   // Enable passthrough for AIN-B
 80006bc:	4b28      	ldr	r3, [pc, #160]	; (8000760 <CS43_Init+0x220>)
 80006be:	785b      	ldrb	r3, [r3, #1]
 80006c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006c4:	b2da      	uxtb	r2, r3
 80006c6:	4b26      	ldr	r3, [pc, #152]	; (8000760 <CS43_Init+0x220>)
 80006c8:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 5);   // Unmute passthrough on AIN-A
 80006ca:	4b25      	ldr	r3, [pc, #148]	; (8000760 <CS43_Init+0x220>)
 80006cc:	785b      	ldrb	r3, [r3, #1]
 80006ce:	f023 0320 	bic.w	r3, r3, #32
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	4b22      	ldr	r3, [pc, #136]	; (8000760 <CS43_Init+0x220>)
 80006d6:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 4);   // Unmute passthrough on AIN-B
 80006d8:	4b21      	ldr	r3, [pc, #132]	; (8000760 <CS43_Init+0x220>)
 80006da:	785b      	ldrb	r3, [r3, #1]
 80006dc:	f023 0310 	bic.w	r3, r3, #16
 80006e0:	b2da      	uxtb	r2, r3
 80006e2:	4b1f      	ldr	r3, [pc, #124]	; (8000760 <CS43_Init+0x220>)
 80006e4:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 3);   // Changed settings take affect immediately
 80006e6:	4b1e      	ldr	r3, [pc, #120]	; (8000760 <CS43_Init+0x220>)
 80006e8:	785b      	ldrb	r3, [r3, #1]
 80006ea:	f023 0308 	bic.w	r3, r3, #8
 80006ee:	b2da      	uxtb	r2, r3
 80006f0:	4b1b      	ldr	r3, [pc, #108]	; (8000760 <CS43_Init+0x220>)
 80006f2:	705a      	strb	r2, [r3, #1]
 80006f4:	e006      	b.n	8000704 <CS43_Init+0x1c4>
	}
	else if(outputMode == MODE_I2S)
 80006f6:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d102      	bne.n	8000704 <CS43_Init+0x1c4>
	{
		iData[1] = 0x02;
 80006fe:	4b18      	ldr	r3, [pc, #96]	; (8000760 <CS43_Init+0x220>)
 8000700:	2202      	movs	r2, #2
 8000702:	705a      	strb	r2, [r3, #1]
	}
	write_register(MISCELLANEOUS_CONTRLS,&iData[1]);
 8000704:	4917      	ldr	r1, [pc, #92]	; (8000764 <CS43_Init+0x224>)
 8000706:	200e      	movs	r0, #14
 8000708:	f7ff feda 	bl	80004c0 <write_register>
	//(9): Unmute headphone and speaker
	read_register(PLAYBACK_CONTROL, &iData[1]);
 800070c:	4915      	ldr	r1, [pc, #84]	; (8000764 <CS43_Init+0x224>)
 800070e:	200f      	movs	r0, #15
 8000710:	f7ff fef4 	bl	80004fc <read_register>
	iData[1] = 0x00;
 8000714:	4b12      	ldr	r3, [pc, #72]	; (8000760 <CS43_Init+0x220>)
 8000716:	2200      	movs	r2, #0
 8000718:	705a      	strb	r2, [r3, #1]
	write_register(PLAYBACK_CONTROL,&iData[1]);
 800071a:	4912      	ldr	r1, [pc, #72]	; (8000764 <CS43_Init+0x224>)
 800071c:	200f      	movs	r0, #15
 800071e:	f7ff fecf 	bl	80004c0 <write_register>
	//(10): Set volume to default (0dB)
	iData[1] = 0x00;
 8000722:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <CS43_Init+0x220>)
 8000724:	2200      	movs	r2, #0
 8000726:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_VOLUME_A,&iData[1]);
 8000728:	490e      	ldr	r1, [pc, #56]	; (8000764 <CS43_Init+0x224>)
 800072a:	2014      	movs	r0, #20
 800072c:	f7ff fec8 	bl	80004c0 <write_register>
	write_register(PASSTHROUGH_VOLUME_B,&iData[1]);
 8000730:	490c      	ldr	r1, [pc, #48]	; (8000764 <CS43_Init+0x224>)
 8000732:	2015      	movs	r0, #21
 8000734:	f7ff fec4 	bl	80004c0 <write_register>
	write_register(PCM_VOLUME_A,&iData[1]);
 8000738:	490a      	ldr	r1, [pc, #40]	; (8000764 <CS43_Init+0x224>)
 800073a:	201a      	movs	r0, #26
 800073c:	f7ff fec0 	bl	80004c0 <write_register>
	write_register(PCM_VOLUME_B,&iData[1]);
 8000740:	4908      	ldr	r1, [pc, #32]	; (8000764 <CS43_Init+0x224>)
 8000742:	201b      	movs	r0, #27
 8000744:	f7ff febc 	bl	80004c0 <write_register>
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000750:	b004      	add	sp, #16
 8000752:	4770      	bx	lr
 8000754:	20001314 	.word	0x20001314
 8000758:	40020c00 	.word	0x40020c00
 800075c:	200000b0 	.word	0x200000b0
 8000760:	200000ac 	.word	0x200000ac
 8000764:	200000ad 	.word	0x200000ad

08000768 <CS43_Enable_RightLeft>:

// Function(2): Enable Right and Left headphones
void CS43_Enable_RightLeft(uint8_t side)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
	switch (side)
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2b03      	cmp	r3, #3
 8000776:	d837      	bhi.n	80007e8 <CS43_Enable_RightLeft+0x80>
 8000778:	a201      	add	r2, pc, #4	; (adr r2, 8000780 <CS43_Enable_RightLeft+0x18>)
 800077a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800077e:	bf00      	nop
 8000780:	08000791 	.word	0x08000791
 8000784:	080007a7 	.word	0x080007a7
 8000788:	080007bd 	.word	0x080007bd
 800078c:	080007d3 	.word	0x080007d3
	{
		case 0:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000790:	4b21      	ldr	r3, [pc, #132]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 8000792:	22c0      	movs	r2, #192	; 0xc0
 8000794:	705a      	strb	r2, [r3, #1]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8000796:	4b20      	ldr	r3, [pc, #128]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 8000798:	785b      	ldrb	r3, [r3, #1]
 800079a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	4b1d      	ldr	r3, [pc, #116]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007a2:	705a      	strb	r2, [r3, #1]
			break;
 80007a4:	e021      	b.n	80007ea <CS43_Enable_RightLeft+0x82>
		case 1:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 80007a6:	4b1c      	ldr	r3, [pc, #112]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007a8:	2280      	movs	r2, #128	; 0x80
 80007aa:	705a      	strb	r2, [r3, #1]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 80007ac:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007ae:	785b      	ldrb	r3, [r3, #1]
 80007b0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	4b18      	ldr	r3, [pc, #96]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007b8:	705a      	strb	r2, [r3, #1]
			break;
 80007ba:	e016      	b.n	80007ea <CS43_Enable_RightLeft+0x82>
		case 2:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 80007bc:	4b16      	ldr	r3, [pc, #88]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007be:	22c0      	movs	r2, #192	; 0xc0
 80007c0:	705a      	strb	r2, [r3, #1]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 80007c2:	4b15      	ldr	r3, [pc, #84]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007c4:	785b      	ldrb	r3, [r3, #1]
 80007c6:	f043 0320 	orr.w	r3, r3, #32
 80007ca:	b2da      	uxtb	r2, r3
 80007cc:	4b12      	ldr	r3, [pc, #72]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007ce:	705a      	strb	r2, [r3, #1]
			break;
 80007d0:	e00b      	b.n	80007ea <CS43_Enable_RightLeft+0x82>
		case 3:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007d4:	2280      	movs	r2, #128	; 0x80
 80007d6:	705a      	strb	r2, [r3, #1]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 80007d8:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007da:	785b      	ldrb	r3, [r3, #1]
 80007dc:	f043 0320 	orr.w	r3, r3, #32
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	4b0d      	ldr	r3, [pc, #52]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007e4:	705a      	strb	r2, [r3, #1]
			break;
 80007e6:	e000      	b.n	80007ea <CS43_Enable_RightLeft+0x82>
		default:
			break;
 80007e8:	bf00      	nop
	}
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 80007ea:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007ec:	785b      	ldrb	r3, [r3, #1]
 80007ee:	f043 030c 	orr.w	r3, r3, #12
 80007f2:	b2da      	uxtb	r2, r3
 80007f4:	4b08      	ldr	r3, [pc, #32]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007f6:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 80007f8:	4b07      	ldr	r3, [pc, #28]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 80007fa:	785b      	ldrb	r3, [r3, #1]
 80007fc:	f043 0303 	orr.w	r3, r3, #3
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <CS43_Enable_RightLeft+0xb0>)
 8000804:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL2,&iData[1]);
 8000806:	4905      	ldr	r1, [pc, #20]	; (800081c <CS43_Enable_RightLeft+0xb4>)
 8000808:	2004      	movs	r0, #4
 800080a:	f7ff fe59 	bl	80004c0 <write_register>
}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	200000ac 	.word	0x200000ac
 800081c:	200000ad 	.word	0x200000ad

08000820 <CS43_SetVolume>:

// Function(3): Set Volume Level
void CS43_SetVolume(uint8_t volume)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
	int8_t tempVol = volume - 50;
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	3b32      	subs	r3, #50	; 0x32
 800082e:	b2db      	uxtb	r3, r3
 8000830:	73fb      	strb	r3, [r7, #15]
	tempVol = tempVol*(127/50);
 8000832:	7bfb      	ldrb	r3, [r7, #15]
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	b2db      	uxtb	r3, r3
 8000838:	73fb      	strb	r3, [r7, #15]
	uint8_t myVolume =  (uint8_t )tempVol;
 800083a:	7bfb      	ldrb	r3, [r7, #15]
 800083c:	73bb      	strb	r3, [r7, #14]
	iData[1] = myVolume;
 800083e:	4a16      	ldr	r2, [pc, #88]	; (8000898 <CS43_SetVolume+0x78>)
 8000840:	7bbb      	ldrb	r3, [r7, #14]
 8000842:	7053      	strb	r3, [r2, #1]
	write_register(PASSTHROUGH_VOLUME_A,&iData[1]);
 8000844:	4915      	ldr	r1, [pc, #84]	; (800089c <CS43_SetVolume+0x7c>)
 8000846:	2014      	movs	r0, #20
 8000848:	f7ff fe3a 	bl	80004c0 <write_register>
	write_register(PASSTHROUGH_VOLUME_B,&iData[1]);
 800084c:	4913      	ldr	r1, [pc, #76]	; (800089c <CS43_SetVolume+0x7c>)
 800084e:	2015      	movs	r0, #21
 8000850:	f7ff fe36 	bl	80004c0 <write_register>

	iData[1] = VOLUME_CONVERT_D(volume);
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	2b64      	cmp	r3, #100	; 0x64
 8000858:	d80e      	bhi.n	8000878 <CS43_SetVolume+0x58>
 800085a:	79fa      	ldrb	r2, [r7, #7]
 800085c:	4613      	mov	r3, r2
 800085e:	005b      	lsls	r3, r3, #1
 8000860:	4413      	add	r3, r2
 8000862:	011b      	lsls	r3, r3, #4
 8000864:	4a0e      	ldr	r2, [pc, #56]	; (80008a0 <CS43_SetVolume+0x80>)
 8000866:	fb82 1203 	smull	r1, r2, r2, r3
 800086a:	1152      	asrs	r2, r2, #5
 800086c:	17db      	asrs	r3, r3, #31
 800086e:	1ad3      	subs	r3, r2, r3
 8000870:	b2db      	uxtb	r3, r3
 8000872:	3b18      	subs	r3, #24
 8000874:	b2db      	uxtb	r3, r3
 8000876:	e000      	b.n	800087a <CS43_SetVolume+0x5a>
 8000878:	2318      	movs	r3, #24
 800087a:	4a07      	ldr	r2, [pc, #28]	; (8000898 <CS43_SetVolume+0x78>)
 800087c:	7053      	strb	r3, [r2, #1]

	/* Set the Master volume */
	write_register(CS43L22_REG_MASTER_A_VOL,&iData[1]);
 800087e:	4907      	ldr	r1, [pc, #28]	; (800089c <CS43_SetVolume+0x7c>)
 8000880:	2020      	movs	r0, #32
 8000882:	f7ff fe1d 	bl	80004c0 <write_register>
	write_register(CS43L22_REG_MASTER_B_VOL,&iData[1]);
 8000886:	4905      	ldr	r1, [pc, #20]	; (800089c <CS43_SetVolume+0x7c>)
 8000888:	2021      	movs	r0, #33	; 0x21
 800088a:	f7ff fe19 	bl	80004c0 <write_register>
}
 800088e:	bf00      	nop
 8000890:	3710      	adds	r7, #16
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200000ac 	.word	0x200000ac
 800089c:	200000ad 	.word	0x200000ad
 80008a0:	51eb851f 	.word	0x51eb851f

080008a4 <CS43_Start>:

// Function(4): Start the Audio DAC
void CS43_Start(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
	// Write 0x99 to register 0x00.
	iData[1] = 0x99;
 80008a8:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <CS43_Start+0x7c>)
 80008aa:	2299      	movs	r2, #153	; 0x99
 80008ac:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_00,&iData[1]);
 80008ae:	491d      	ldr	r1, [pc, #116]	; (8000924 <CS43_Start+0x80>)
 80008b0:	2000      	movs	r0, #0
 80008b2:	f7ff fe05 	bl	80004c0 <write_register>
	// Write 0x80 to register 0x47.
	iData[1] = 0x80;
 80008b6:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <CS43_Start+0x7c>)
 80008b8:	2280      	movs	r2, #128	; 0x80
 80008ba:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_47,&iData[1]);
 80008bc:	4919      	ldr	r1, [pc, #100]	; (8000924 <CS43_Start+0x80>)
 80008be:	2047      	movs	r0, #71	; 0x47
 80008c0:	f7ff fdfe 	bl	80004c0 <write_register>
	// Write '1'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 80008c4:	4917      	ldr	r1, [pc, #92]	; (8000924 <CS43_Start+0x80>)
 80008c6:	2032      	movs	r0, #50	; 0x32
 80008c8:	f7ff fe18 	bl	80004fc <read_register>
	iData[1] |= 0x80;
 80008cc:	4b14      	ldr	r3, [pc, #80]	; (8000920 <CS43_Start+0x7c>)
 80008ce:	785b      	ldrb	r3, [r3, #1]
 80008d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008d4:	b2da      	uxtb	r2, r3
 80008d6:	4b12      	ldr	r3, [pc, #72]	; (8000920 <CS43_Start+0x7c>)
 80008d8:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_32,&iData[1]);
 80008da:	4912      	ldr	r1, [pc, #72]	; (8000924 <CS43_Start+0x80>)
 80008dc:	2032      	movs	r0, #50	; 0x32
 80008de:	f7ff fdef 	bl	80004c0 <write_register>
	// Write '0'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 80008e2:	4910      	ldr	r1, [pc, #64]	; (8000924 <CS43_Start+0x80>)
 80008e4:	2032      	movs	r0, #50	; 0x32
 80008e6:	f7ff fe09 	bl	80004fc <read_register>
	iData[1] &= ~(0x80);
 80008ea:	4b0d      	ldr	r3, [pc, #52]	; (8000920 <CS43_Start+0x7c>)
 80008ec:	785b      	ldrb	r3, [r3, #1]
 80008ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008f2:	b2da      	uxtb	r2, r3
 80008f4:	4b0a      	ldr	r3, [pc, #40]	; (8000920 <CS43_Start+0x7c>)
 80008f6:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_32,&iData[1]);
 80008f8:	490a      	ldr	r1, [pc, #40]	; (8000924 <CS43_Start+0x80>)
 80008fa:	2032      	movs	r0, #50	; 0x32
 80008fc:	f7ff fde0 	bl	80004c0 <write_register>
	// Write 0x00 to register 0x00.
	iData[1] = 0x00;
 8000900:	4b07      	ldr	r3, [pc, #28]	; (8000920 <CS43_Start+0x7c>)
 8000902:	2200      	movs	r2, #0
 8000904:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_00,&iData[1]);
 8000906:	4907      	ldr	r1, [pc, #28]	; (8000924 <CS43_Start+0x80>)
 8000908:	2000      	movs	r0, #0
 800090a:	f7ff fdd9 	bl	80004c0 <write_register>
	//Set the "Power Ctl 1" register (0x02) to 0x9E
	iData[1] = 0x9E;
 800090e:	4b04      	ldr	r3, [pc, #16]	; (8000920 <CS43_Start+0x7c>)
 8000910:	229e      	movs	r2, #158	; 0x9e
 8000912:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL1,&iData[1]);
 8000914:	4903      	ldr	r1, [pc, #12]	; (8000924 <CS43_Start+0x80>)
 8000916:	2002      	movs	r0, #2
 8000918:	f7ff fdd2 	bl	80004c0 <write_register>
}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	200000ac 	.word	0x200000ac
 8000924:	200000ad 	.word	0x200000ad

08000928 <HAL_I2S_RxHalfCpltCallback>:
int16_t DAC_BUFF[16];
int16_t IN_SAMPLES[2];
uint32_t C = 0;

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]

	UNUSED(hi2s);
	if (hi2s->Instance == SPI2) {
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a0d      	ldr	r2, [pc, #52]	; (800096c <HAL_I2S_RxHalfCpltCallback+0x44>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d114      	bne.n	8000964 <HAL_I2S_RxHalfCpltCallback+0x3c>
		//LEFT
		int32_t temp = ADC_BUFF[__HAL_DMA_GET_COUNTER(hi2s->hdmarx)];
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	4a0b      	ldr	r2, [pc, #44]	; (8000970 <HAL_I2S_RxHalfCpltCallback+0x48>)
 8000944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000948:	60fb      	str	r3, [r7, #12]
		temp >>= 16;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	141b      	asrs	r3, r3, #16
 800094e:	60fb      	str	r3, [r7, #12]
		IN_SAMPLES[0] = temp;
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	b21a      	sxth	r2, r3
 8000954:	4b07      	ldr	r3, [pc, #28]	; (8000974 <HAL_I2S_RxHalfCpltCallback+0x4c>)
 8000956:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(Led2_GPIO_Port, Led2_Pin, GPIO_PIN_SET);
 8000958:	2201      	movs	r2, #1
 800095a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800095e:	4806      	ldr	r0, [pc, #24]	; (8000978 <HAL_I2S_RxHalfCpltCallback+0x50>)
 8000960:	f002 fa5e 	bl	8002e20 <HAL_GPIO_WritePin>

		//IN_SAMPLES[0] = wave_gen('s', C, 1720.0F) * 15000;
	}
}
 8000964:	bf00      	nop
 8000966:	3710      	adds	r7, #16
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40003800 	.word	0x40003800
 8000970:	2000128c 	.word	0x2000128c
 8000974:	20000120 	.word	0x20000120
 8000978:	40020c00 	.word	0x40020c00

0800097c <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
	UNUSED(hi2s);
	if (hi2s->Instance == SPI2) {
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a0d      	ldr	r2, [pc, #52]	; (80009c0 <HAL_I2S_RxCpltCallback+0x44>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d114      	bne.n	80009b8 <HAL_I2S_RxCpltCallback+0x3c>
		//RIGHT
		int32_t temp = ADC_BUFF[__HAL_DMA_GET_COUNTER(hi2s->hdmarx)];
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	4a0b      	ldr	r2, [pc, #44]	; (80009c4 <HAL_I2S_RxCpltCallback+0x48>)
 8000998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800099c:	60fb      	str	r3, [r7, #12]
		temp >>= 16;
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	141b      	asrs	r3, r3, #16
 80009a2:	60fb      	str	r3, [r7, #12]
		IN_SAMPLES[1] = temp;
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	b21a      	sxth	r2, r3
 80009a8:	4b07      	ldr	r3, [pc, #28]	; (80009c8 <HAL_I2S_RxCpltCallback+0x4c>)
 80009aa:	805a      	strh	r2, [r3, #2]
		HAL_GPIO_WritePin(Led3_GPIO_Port, Led3_Pin, GPIO_PIN_SET);
 80009ac:	2201      	movs	r2, #1
 80009ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b2:	4806      	ldr	r0, [pc, #24]	; (80009cc <HAL_I2S_RxCpltCallback+0x50>)
 80009b4:	f002 fa34 	bl	8002e20 <HAL_GPIO_WritePin>

		//IN_SAMPLES[1] = wave_gen('s', C++, 1720.0F) * 15000;
	}
}
 80009b8:	bf00      	nop
 80009ba:	3710      	adds	r7, #16
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40003800 	.word	0x40003800
 80009c4:	2000128c 	.word	0x2000128c
 80009c8:	20000120 	.word	0x20000120
 80009cc:	40020c00 	.word	0x40020c00

080009d0 <HAL_I2S_TxHalfCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  if (hi2s->Instance == SPI3) {
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a09      	ldr	r2, [pc, #36]	; (8000a04 <HAL_I2S_TxHalfCpltCallback+0x34>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d109      	bne.n	80009f6 <HAL_I2S_TxHalfCpltCallback+0x26>
	  DAC_BUFF[__HAL_DMA_GET_COUNTER(hi2s->hdmatx)] = IN_SAMPLES[0];
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	4a07      	ldr	r2, [pc, #28]	; (8000a08 <HAL_I2S_TxHalfCpltCallback+0x38>)
 80009ec:	f9b2 1000 	ldrsh.w	r1, [r2]
 80009f0:	4a06      	ldr	r2, [pc, #24]	; (8000a0c <HAL_I2S_TxHalfCpltCallback+0x3c>)
 80009f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  }
}
 80009f6:	bf00      	nop
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40003c00 	.word	0x40003c00
 8000a08:	20000120 	.word	0x20000120
 8000a0c:	2000126c 	.word	0x2000126c

08000a10 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  if (hi2s->Instance == SPI3) {
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a09      	ldr	r2, [pc, #36]	; (8000a44 <HAL_I2S_TxCpltCallback+0x34>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d109      	bne.n	8000a36 <HAL_I2S_TxCpltCallback+0x26>
  	  DAC_BUFF[__HAL_DMA_GET_COUNTER(hi2s->hdmatx)] = IN_SAMPLES[1];
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	4a07      	ldr	r2, [pc, #28]	; (8000a48 <HAL_I2S_TxCpltCallback+0x38>)
 8000a2c:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 8000a30:	4a06      	ldr	r2, [pc, #24]	; (8000a4c <HAL_I2S_TxCpltCallback+0x3c>)
 8000a32:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  }
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40003c00 	.word	0x40003c00
 8000a48:	20000120 	.word	0x20000120
 8000a4c:	2000126c 	.word	0x2000126c

08000a50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a50:	b590      	push	{r4, r7, lr}
 8000a52:	f2ad 6d9c 	subw	sp, sp, #1692	; 0x69c
 8000a56:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a58:	f001 fb16 	bl	8002088 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a5c:	f000 f8b4 	bl	8000bc8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000a60:	f000 f91c 	bl	8000c9c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a64:	f000 f9e8 	bl	8000e38 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a68:	f000 f9be 	bl	8000de8 <MX_DMA_Init>
  MX_I2C1_Init();
 8000a6c:	f000 f932 	bl	8000cd4 <MX_I2C1_Init>
  MX_I2S2_Init();
 8000a70:	f000 f95e 	bl	8000d30 <MX_I2S2_Init>
  MX_I2S3_Init();
 8000a74:	f000 f98a 	bl	8000d8c <MX_I2S3_Init>
  MX_USB_HOST_Init();
 8000a78:	f00a fb2c 	bl	800b0d4 <MX_USB_HOST_Init>
  MX_FATFS_Init();
 8000a7c:	f007 fac8 	bl	8008010 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
	pedalboard_t pedalboard;
	pedalboard.active_pedals = 0;
 8000a80:	f107 0308 	add.w	r3, r7, #8
 8000a84:	2200      	movs	r2, #0
 8000a86:	701a      	strb	r2, [r3, #0]
	pedalboard_append(&pedalboard, OVERDRIVE_SQRT);
 8000a88:	f107 0308 	add.w	r3, r7, #8
 8000a8c:	2107      	movs	r1, #7
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f000 ff82 	bl	8001998 <pedalboard_append>

	CS43_Init(hi2c1, MODE_I2S);
 8000a94:	4c43      	ldr	r4, [pc, #268]	; (8000ba4 <main+0x154>)
 8000a96:	2300      	movs	r3, #0
 8000a98:	9311      	str	r3, [sp, #68]	; 0x44
 8000a9a:	4668      	mov	r0, sp
 8000a9c:	f104 0310 	add.w	r3, r4, #16
 8000aa0:	2244      	movs	r2, #68	; 0x44
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	f00a fe88 	bl	800b7b8 <memcpy>
 8000aa8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000aac:	f7ff fd48 	bl	8000540 <CS43_Init>
	CS43_SetVolume(0);
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f7ff feb5 	bl	8000820 <CS43_SetVolume>
	CS43_Enable_RightLeft(CS43_RIGHT_LEFT);
 8000ab6:	2003      	movs	r0, #3
 8000ab8:	f7ff fe56 	bl	8000768 <CS43_Enable_RightLeft>
	CS43_Start();
 8000abc:	f7ff fef2 	bl	80008a4 <CS43_Start>

//	for (int i = 0; i < 400; i++) {
//		DAC_BUFF[i] = wave_gen('s', i, 440.0F) * 20000;
//	}

	for (int i = 0; i < 16; i++) ADC_BUFF[i] = 17;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f8c7 364c 	str.w	r3, [r7, #1612]	; 0x64c
 8000ac6:	e00a      	b.n	8000ade <main+0x8e>
 8000ac8:	4a37      	ldr	r2, [pc, #220]	; (8000ba8 <main+0x158>)
 8000aca:	f8d7 364c 	ldr.w	r3, [r7, #1612]	; 0x64c
 8000ace:	2111      	movs	r1, #17
 8000ad0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000ad4:	f8d7 364c 	ldr.w	r3, [r7, #1612]	; 0x64c
 8000ad8:	3301      	adds	r3, #1
 8000ada:	f8c7 364c 	str.w	r3, [r7, #1612]	; 0x64c
 8000ade:	f8d7 364c 	ldr.w	r3, [r7, #1612]	; 0x64c
 8000ae2:	2b0f      	cmp	r3, #15
 8000ae4:	ddf0      	ble.n	8000ac8 <main+0x78>
	HAL_I2S_Receive_DMA(&hi2s2, (uint16_t *)ADC_BUFF, 2);
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	492f      	ldr	r1, [pc, #188]	; (8000ba8 <main+0x158>)
 8000aea:	4830      	ldr	r0, [pc, #192]	; (8000bac <main+0x15c>)
 8000aec:	f005 f8a0 	bl	8005c30 <HAL_I2S_Receive_DMA>
	HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t *)DAC_BUFF, 4);
 8000af0:	2204      	movs	r2, #4
 8000af2:	492f      	ldr	r1, [pc, #188]	; (8000bb0 <main+0x160>)
 8000af4:	482f      	ldr	r0, [pc, #188]	; (8000bb4 <main+0x164>)
 8000af6:	f004 fff3 	bl	8005ae0 <HAL_I2S_Transmit_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000afa:	f00a fb11 	bl	800b120 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
		HAL_GPIO_WritePin(OtgPower_GPIO_Port, OtgPower_Pin, GPIO_PIN_RESET);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2101      	movs	r1, #1
 8000b02:	482d      	ldr	r0, [pc, #180]	; (8000bb8 <main+0x168>)
 8000b04:	f002 f98c 	bl	8002e20 <HAL_GPIO_WritePin>

		GPIO_PinState btn_states[4];
		btn_states[0] = HAL_GPIO_ReadPin(Btn0_GPIO_Port, Btn0_Pin);
 8000b08:	2101      	movs	r1, #1
 8000b0a:	482c      	ldr	r0, [pc, #176]	; (8000bbc <main+0x16c>)
 8000b0c:	f002 f970 	bl	8002df0 <HAL_GPIO_ReadPin>
 8000b10:	4603      	mov	r3, r0
 8000b12:	461a      	mov	r2, r3
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	701a      	strb	r2, [r3, #0]
		btn_states[1] = !HAL_GPIO_ReadPin(Btn1_GPIO_Port, Btn1_Pin);
 8000b18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b1c:	4828      	ldr	r0, [pc, #160]	; (8000bc0 <main+0x170>)
 8000b1e:	f002 f967 	bl	8002df0 <HAL_GPIO_ReadPin>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	bf0c      	ite	eq
 8000b28:	2301      	moveq	r3, #1
 8000b2a:	2300      	movne	r3, #0
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	461a      	mov	r2, r3
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	705a      	strb	r2, [r3, #1]
		btn_states[2] = !HAL_GPIO_ReadPin(Btn2_GPIO_Port, Btn2_Pin);
 8000b34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b38:	4822      	ldr	r0, [pc, #136]	; (8000bc4 <main+0x174>)
 8000b3a:	f002 f959 	bl	8002df0 <HAL_GPIO_ReadPin>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	bf0c      	ite	eq
 8000b44:	2301      	moveq	r3, #1
 8000b46:	2300      	movne	r3, #0
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	709a      	strb	r2, [r3, #2]
		btn_states[3] = !HAL_GPIO_ReadPin(Btn3_GPIO_Port, Btn3_Pin);
 8000b50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b54:	481b      	ldr	r0, [pc, #108]	; (8000bc4 <main+0x174>)
 8000b56:	f002 f94b 	bl	8002df0 <HAL_GPIO_ReadPin>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	bf0c      	ite	eq
 8000b60:	2301      	moveq	r3, #1
 8000b62:	2300      	movne	r3, #0
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	461a      	mov	r2, r3
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	70da      	strb	r2, [r3, #3]

		HAL_GPIO_WritePin(Led1_GPIO_Port, Led1_Pin, btn_states[0] || btn_states[1] || btn_states[2] || btn_states[3]);
 8000b6c:	1d3b      	adds	r3, r7, #4
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d10b      	bne.n	8000b8c <main+0x13c>
 8000b74:	1d3b      	adds	r3, r7, #4
 8000b76:	785b      	ldrb	r3, [r3, #1]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d107      	bne.n	8000b8c <main+0x13c>
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	789b      	ldrb	r3, [r3, #2]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d103      	bne.n	8000b8c <main+0x13c>
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	78db      	ldrb	r3, [r3, #3]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <main+0x140>
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	e000      	b.n	8000b92 <main+0x142>
 8000b90:	2300      	movs	r3, #0
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	461a      	mov	r2, r3
 8000b96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b9a:	4809      	ldr	r0, [pc, #36]	; (8000bc0 <main+0x170>)
 8000b9c:	f002 f940 	bl	8002e20 <HAL_GPIO_WritePin>
	{
 8000ba0:	e7ab      	b.n	8000afa <main+0xaa>
 8000ba2:	bf00      	nop
 8000ba4:	20000124 	.word	0x20000124
 8000ba8:	2000128c 	.word	0x2000128c
 8000bac:	200012cc 	.word	0x200012cc
 8000bb0:	2000126c 	.word	0x2000126c
 8000bb4:	20001314 	.word	0x20001314
 8000bb8:	40020800 	.word	0x40020800
 8000bbc:	40020000 	.word	0x40020000
 8000bc0:	40020c00 	.word	0x40020c00
 8000bc4:	40020400 	.word	0x40020400

08000bc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b094      	sub	sp, #80	; 0x50
 8000bcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bce:	f107 0320 	add.w	r3, r7, #32
 8000bd2:	2230      	movs	r2, #48	; 0x30
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f00a fdfc 	bl	800b7d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bdc:	f107 030c 	add.w	r3, r7, #12
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bec:	2300      	movs	r3, #0
 8000bee:	60bb      	str	r3, [r7, #8]
 8000bf0:	4b28      	ldr	r3, [pc, #160]	; (8000c94 <SystemClock_Config+0xcc>)
 8000bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf4:	4a27      	ldr	r2, [pc, #156]	; (8000c94 <SystemClock_Config+0xcc>)
 8000bf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bfa:	6413      	str	r3, [r2, #64]	; 0x40
 8000bfc:	4b25      	ldr	r3, [pc, #148]	; (8000c94 <SystemClock_Config+0xcc>)
 8000bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c04:	60bb      	str	r3, [r7, #8]
 8000c06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c08:	2300      	movs	r3, #0
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	4b22      	ldr	r3, [pc, #136]	; (8000c98 <SystemClock_Config+0xd0>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a21      	ldr	r2, [pc, #132]	; (8000c98 <SystemClock_Config+0xd0>)
 8000c12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c16:	6013      	str	r3, [r2, #0]
 8000c18:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <SystemClock_Config+0xd0>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c24:	2301      	movs	r3, #1
 8000c26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c2c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c38:	2308      	movs	r3, #8
 8000c3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c3c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000c40:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c42:	2302      	movs	r3, #2
 8000c44:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c46:	2307      	movs	r3, #7
 8000c48:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c4a:	f107 0320 	add.w	r3, r7, #32
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f005 fc86 	bl	8006560 <HAL_RCC_OscConfig>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000c5a:	f000 f99f 	bl	8000f9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c5e:	230f      	movs	r3, #15
 8000c60:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c62:	2302      	movs	r3, #2
 8000c64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c6a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c6e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c74:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c76:	f107 030c 	add.w	r3, r7, #12
 8000c7a:	2105      	movs	r1, #5
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f005 fee7 	bl	8006a50 <HAL_RCC_ClockConfig>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000c88:	f000 f988 	bl	8000f9c <Error_Handler>
  }
}
 8000c8c:	bf00      	nop
 8000c8e:	3750      	adds	r7, #80	; 0x50
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40007000 	.word	0x40007000

08000c9c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 181;
 8000cb2:	23b5      	movs	r3, #181	; 0xb5
 8000cb4:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cba:	463b      	mov	r3, r7
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f006 f8af 	bl	8006e20 <HAL_RCCEx_PeriphCLKConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 8000cc8:	f000 f968 	bl	8000f9c <Error_Handler>
  }
}
 8000ccc:	bf00      	nop
 8000cce:	3710      	adds	r7, #16
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cd8:	4b12      	ldr	r3, [pc, #72]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000cda:	4a13      	ldr	r2, [pc, #76]	; (8000d28 <MX_I2C1_Init+0x54>)
 8000cdc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cde:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000ce0:	4a12      	ldr	r2, [pc, #72]	; (8000d2c <MX_I2C1_Init+0x58>)
 8000ce2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cea:	4b0e      	ldr	r3, [pc, #56]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000cf2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cf6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cf8:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000cfe:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d04:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d10:	4804      	ldr	r0, [pc, #16]	; (8000d24 <MX_I2C1_Init+0x50>)
 8000d12:	f003 fe0f 	bl	8004934 <HAL_I2C_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d1c:	f000 f93e 	bl	8000f9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20000124 	.word	0x20000124
 8000d28:	40005400 	.word	0x40005400
 8000d2c:	000186a0 	.word	0x000186a0

08000d30 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000d34:	4b13      	ldr	r3, [pc, #76]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d36:	4a14      	ldr	r2, [pc, #80]	; (8000d88 <MX_I2S2_Init+0x58>)
 8000d38:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000d3a:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d3c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d40:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000d42:	4b10      	ldr	r3, [pc, #64]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000d48:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d4a:	2203      	movs	r2, #3
 8000d4c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000d4e:	4b0d      	ldr	r3, [pc, #52]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d54:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000d56:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d58:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000d5c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000d5e:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000d64:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000d6a:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000d70:	4804      	ldr	r0, [pc, #16]	; (8000d84 <MX_I2S2_Init+0x54>)
 8000d72:	f004 fd75 	bl	8005860 <HAL_I2S_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8000d7c:	f000 f90e 	bl	8000f9c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	200012cc 	.word	0x200012cc
 8000d88:	40003800 	.word	0x40003800

08000d8c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000d90:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000d92:	4a14      	ldr	r2, [pc, #80]	; (8000de4 <MX_I2S3_Init+0x58>)
 8000d94:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000d96:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000d98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d9c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000d9e:	4b10      	ldr	r3, [pc, #64]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000da4:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000daa:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000dac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000db0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000db2:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000db4:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000db8:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000dba:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000dc6:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000dcc:	4804      	ldr	r0, [pc, #16]	; (8000de0 <MX_I2S3_Init+0x54>)
 8000dce:	f004 fd47 	bl	8005860 <HAL_I2S_Init>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000dd8:	f000 f8e0 	bl	8000f9c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000ddc:	bf00      	nop
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20001314 	.word	0x20001314
 8000de4:	40003c00 	.word	0x40003c00

08000de8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dee:	2300      	movs	r3, #0
 8000df0:	607b      	str	r3, [r7, #4]
 8000df2:	4b10      	ldr	r3, [pc, #64]	; (8000e34 <MX_DMA_Init+0x4c>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	4a0f      	ldr	r2, [pc, #60]	; (8000e34 <MX_DMA_Init+0x4c>)
 8000df8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	; (8000e34 <MX_DMA_Init+0x4c>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	200e      	movs	r0, #14
 8000e10:	f001 faab 	bl	800236a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e14:	200e      	movs	r0, #14
 8000e16:	f001 fac4 	bl	80023a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	2010      	movs	r0, #16
 8000e20:	f001 faa3 	bl	800236a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000e24:	2010      	movs	r0, #16
 8000e26:	f001 fabc 	bl	80023a2 <HAL_NVIC_EnableIRQ>

}
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40023800 	.word	0x40023800

08000e38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08a      	sub	sp, #40	; 0x28
 8000e3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	613b      	str	r3, [r7, #16]
 8000e52:	4b4d      	ldr	r3, [pc, #308]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	4a4c      	ldr	r2, [pc, #304]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e5e:	4b4a      	ldr	r3, [pc, #296]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e66:	613b      	str	r3, [r7, #16]
 8000e68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b46      	ldr	r3, [pc, #280]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	4a45      	ldr	r2, [pc, #276]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e74:	f043 0304 	orr.w	r3, r3, #4
 8000e78:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7a:	4b43      	ldr	r3, [pc, #268]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	f003 0304 	and.w	r3, r3, #4
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	60bb      	str	r3, [r7, #8]
 8000e8a:	4b3f      	ldr	r3, [pc, #252]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	4a3e      	ldr	r2, [pc, #248]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	6313      	str	r3, [r2, #48]	; 0x30
 8000e96:	4b3c      	ldr	r3, [pc, #240]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	60bb      	str	r3, [r7, #8]
 8000ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	4b38      	ldr	r3, [pc, #224]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eaa:	4a37      	ldr	r2, [pc, #220]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000eac:	f043 0302 	orr.w	r3, r3, #2
 8000eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb2:	4b35      	ldr	r3, [pc, #212]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	607b      	str	r3, [r7, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	603b      	str	r3, [r7, #0]
 8000ec2:	4b31      	ldr	r3, [pc, #196]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	4a30      	ldr	r2, [pc, #192]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000ec8:	f043 0308 	orr.w	r3, r3, #8
 8000ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ece:	4b2e      	ldr	r3, [pc, #184]	; (8000f88 <MX_GPIO_Init+0x150>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	f003 0308 	and.w	r3, r3, #8
 8000ed6:	603b      	str	r3, [r7, #0]
 8000ed8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OtgPower_GPIO_Port, OtgPower_Pin, GPIO_PIN_RESET);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2101      	movs	r1, #1
 8000ede:	482b      	ldr	r0, [pc, #172]	; (8000f8c <MX_GPIO_Init+0x154>)
 8000ee0:	f001 ff9e 	bl	8002e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Led1_Pin|Led2_Pin|Led3_Pin|Led4_Pin, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000eea:	4829      	ldr	r0, [pc, #164]	; (8000f90 <MX_GPIO_Init+0x158>)
 8000eec:	f001 ff98 	bl	8002e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AudioPower_GPIO_Port, AudioPower_Pin, GPIO_PIN_SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2110      	movs	r1, #16
 8000ef4:	4826      	ldr	r0, [pc, #152]	; (8000f90 <MX_GPIO_Init+0x158>)
 8000ef6:	f001 ff93 	bl	8002e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OtgPower_Pin */
  GPIO_InitStruct.Pin = OtgPower_Pin;
 8000efa:	2301      	movs	r3, #1
 8000efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OtgPower_GPIO_Port, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	481e      	ldr	r0, [pc, #120]	; (8000f8c <MX_GPIO_Init+0x154>)
 8000f12:	f001 fdd1 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Btn0_Pin */
  GPIO_InitStruct.Pin = Btn0_Pin;
 8000f16:	2301      	movs	r3, #1
 8000f18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Btn0_GPIO_Port, &GPIO_InitStruct);
 8000f22:	f107 0314 	add.w	r3, r7, #20
 8000f26:	4619      	mov	r1, r3
 8000f28:	481a      	ldr	r0, [pc, #104]	; (8000f94 <MX_GPIO_Init+0x15c>)
 8000f2a:	f001 fdc5 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Btn3_Pin Btn2_Pin */
  GPIO_InitStruct.Pin = Btn3_Pin|Btn2_Pin;
 8000f2e:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000f32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	4619      	mov	r1, r3
 8000f42:	4815      	ldr	r0, [pc, #84]	; (8000f98 <MX_GPIO_Init+0x160>)
 8000f44:	f001 fdb8 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Btn1_Pin */
  GPIO_InitStruct.Pin = Btn1_Pin;
 8000f48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Btn1_GPIO_Port, &GPIO_InitStruct);
 8000f56:	f107 0314 	add.w	r3, r7, #20
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <MX_GPIO_Init+0x158>)
 8000f5e:	f001 fdab 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Led1_Pin Led2_Pin Led3_Pin Led4_Pin
                           AudioPower_Pin */
  GPIO_InitStruct.Pin = Led1_Pin|Led2_Pin|Led3_Pin|Led4_Pin
 8000f62:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000f66:	617b      	str	r3, [r7, #20]
                          |AudioPower_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f70:	2300      	movs	r3, #0
 8000f72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <MX_GPIO_Init+0x158>)
 8000f7c:	f001 fd9c 	bl	8002ab8 <HAL_GPIO_Init>

}
 8000f80:	bf00      	nop
 8000f82:	3728      	adds	r7, #40	; 0x28
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40020800 	.word	0x40020800
 8000f90:	40020c00 	.word	0x40020c00
 8000f94:	40020000 	.word	0x40020000
 8000f98:	40020400 	.word	0x40020400

08000f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa0:	b672      	cpsid	i
}
 8000fa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000fa4:	e7fe      	b.n	8000fa4 <Error_Handler+0x8>
	...

08000fa8 <overdrive_pedal_init>:
#include <stdlib.h>
#include "pedalboard_min.h"

// OVERDRIVE

void overdrive_pedal_init(pedal_config_t *conf) {
 8000fa8:	b490      	push	{r4, r7}
 8000faa:	b09a      	sub	sp, #104	; 0x68
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    conf->float_params[INTENSITY] = (float_parameter_t){4.F, 1.F, 10.F, 0.5F};
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a1a      	ldr	r2, [pc, #104]	; (800101c <overdrive_pedal_init+0x74>)
 8000fb4:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8000fb8:	4613      	mov	r3, r2
 8000fba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fbc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_HIGH] = (float_parameter_t){32767.F, 0.F, 32767.F, 1.F};
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4a17      	ldr	r2, [pc, #92]	; (8001020 <overdrive_pedal_init+0x78>)
 8000fc4:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8000fc8:	4613      	mov	r3, r2
 8000fca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fcc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_LOW] = (float_parameter_t){28000.F, 0.F, 32767.F, 1.F};
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4a14      	ldr	r2, [pc, #80]	; (8001024 <overdrive_pedal_init+0x7c>)
 8000fd4:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8000fd8:	4613      	mov	r3, r2
 8000fda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[SOFTENER] = (float_parameter_t){4.F, 1.F, 10.F, 0.5F};
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a0e      	ldr	r2, [pc, #56]	; (800101c <overdrive_pedal_init+0x74>)
 8000fe4:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8000fe8:	4613      	mov	r3, r2
 8000fea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){1.F, 0.F, 1.F, 0.1F};
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a0d      	ldr	r2, [pc, #52]	; (8001028 <overdrive_pedal_init+0x80>)
 8000ff4:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ffc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.F, 0.F, 1.F, 0.1F};
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4a0a      	ldr	r2, [pc, #40]	; (800102c <overdrive_pedal_init+0x84>)
 8001004:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8001008:	4613      	mov	r3, r2
 800100a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800100c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001010:	bf00      	nop
 8001012:	3768      	adds	r7, #104	; 0x68
 8001014:	46bd      	mov	sp, r7
 8001016:	bc90      	pop	{r4, r7}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	0800b98c 	.word	0x0800b98c
 8001020:	0800b99c 	.word	0x0800b99c
 8001024:	0800b9ac 	.word	0x0800b9ac
 8001028:	0800b9bc 	.word	0x0800b9bc
 800102c:	0800b9cc 	.word	0x0800b9cc

08001030 <overdrive_process>:

float overdrive_process(float in, pedal_config_t *conf) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	ed87 0a01 	vstr	s0, [r7, #4]
 800103a:	6038      	str	r0, [r7, #0]
    float out = in *  conf->float_params[INTENSITY].value;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001042:	ed97 7a01 	vldr	s14, [r7, #4]
 8001046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104a:	edc7 7a03 	vstr	s15, [r7, #12]
    out = soft_clip(out, conf->float_params[THRESHOLD_LOW].value, conf->float_params[SOFTENER].value);
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800105a:	eeb0 1a47 	vmov.f32	s2, s14
 800105e:	eef0 0a67 	vmov.f32	s1, s15
 8001062:	ed97 0a03 	vldr	s0, [r7, #12]
 8001066:	f000 fbab 	bl	80017c0 <soft_clip>
 800106a:	ed87 0a03 	vstr	s0, [r7, #12]
    out = hard_clip(out, conf->float_params[THRESHOLD_HIGH].value);
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001074:	eef0 0a67 	vmov.f32	s1, s15
 8001078:	ed97 0a03 	vldr	s0, [r7, #12]
 800107c:	f000 fb70 	bl	8001760 <hard_clip>
 8001080:	ed87 0a03 	vstr	s0, [r7, #12]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001090:	eef0 1a47 	vmov.f32	s3, s14
 8001094:	eeb0 1a67 	vmov.f32	s2, s15
 8001098:	edd7 0a01 	vldr	s1, [r7, #4]
 800109c:	ed97 0a03 	vldr	s0, [r7, #12]
 80010a0:	f000 fb3e 	bl	8001720 <mix>
 80010a4:	ed87 0a03 	vstr	s0, [r7, #12]
    return out;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	ee07 3a90 	vmov	s15, r3
}
 80010ae:	eeb0 0a67 	vmov.f32	s0, s15
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <bitcrusher_rs_pedal_init>:

// BITCRUSHER resolution

void bitcrusher_rs_pedal_init(pedal_config_t *conf) {
 80010b8:	b490      	push	{r4, r7}
 80010ba:	b08e      	sub	sp, #56	; 0x38
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
    conf->int_params[REDUCT_INTENSITY] = (int_parameter_t){12, 1, 16, 1};
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a0e      	ldr	r2, [pc, #56]	; (80010fc <bitcrusher_rs_pedal_init+0x44>)
 80010c4:	f103 0420 	add.w	r4, r3, #32
 80010c8:	4613      	mov	r3, r2
 80010ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){0.5F, 0.F, 1.F, 0.1F};
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a0b      	ldr	r2, [pc, #44]	; (8001100 <bitcrusher_rs_pedal_init+0x48>)
 80010d4:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80010d8:	4613      	mov	r3, r2
 80010da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.5F, 0.F, 1.F, 0.1F};
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a07      	ldr	r2, [pc, #28]	; (8001100 <bitcrusher_rs_pedal_init+0x48>)
 80010e4:	f103 0480 	add.w	r4, r3, #128	; 0x80
 80010e8:	4613      	mov	r3, r2
 80010ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80010f0:	bf00      	nop
 80010f2:	3738      	adds	r7, #56	; 0x38
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bc90      	pop	{r4, r7}
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	0800b9dc 	.word	0x0800b9dc
 8001100:	0800b9ec 	.word	0x0800b9ec

08001104 <bitcrusher_rs_process>:

float bitcrusher_rs_process(float in, pedal_config_t *conf) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	ed87 0a01 	vstr	s0, [r7, #4]
 800110e:	6038      	str	r0, [r7, #0]
    int16_t shift = conf->int_params[REDUCT_INTENSITY].value;
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	81fb      	strh	r3, [r7, #14]
    int16_t _out = (int16_t)in;
 8001116:	edd7 7a01 	vldr	s15, [r7, #4]
 800111a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800111e:	ee17 3a90 	vmov	r3, s15
 8001122:	81bb      	strh	r3, [r7, #12]
    _out = _out >> shift;
 8001124:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001128:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800112c:	fa42 f303 	asr.w	r3, r2, r3
 8001130:	81bb      	strh	r3, [r7, #12]
    _out = _out << shift;
 8001132:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001136:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	81bb      	strh	r3, [r7, #12]
    _out += (2 << shift -2);
 8001140:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001144:	3b02      	subs	r3, #2
 8001146:	2202      	movs	r2, #2
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	b29a      	uxth	r2, r3
 800114e:	89bb      	ldrh	r3, [r7, #12]
 8001150:	4413      	add	r3, r2
 8001152:	b29b      	uxth	r3, r3
 8001154:	81bb      	strh	r3, [r7, #12]
    float out = (float)_out;
 8001156:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001162:	edc7 7a02 	vstr	s15, [r7, #8]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001172:	eef0 1a47 	vmov.f32	s3, s14
 8001176:	eeb0 1a67 	vmov.f32	s2, s15
 800117a:	edd7 0a01 	vldr	s1, [r7, #4]
 800117e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001182:	f000 facd 	bl	8001720 <mix>
 8001186:	ed87 0a02 	vstr	s0, [r7, #8]
    return out;
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	ee07 3a90 	vmov	s15, r3
}
 8001190:	eeb0 0a67 	vmov.f32	s0, s15
 8001194:	3710      	adds	r7, #16
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
	...

0800119c <tremolo_pedal_init>:

// TREMOLO

void tremolo_pedal_init(pedal_config_t *conf) {
 800119c:	b490      	push	{r4, r7}
 800119e:	b092      	sub	sp, #72	; 0x48
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
    conf->int_params[COUNTER] = (int_parameter_t){0, 1, 0, 0};
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2201      	movs	r2, #1
 80011ae:	615a      	str	r2, [r3, #20]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	619a      	str	r2, [r3, #24]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2200      	movs	r2, #0
 80011ba:	61da      	str	r2, [r3, #28]
    conf->float_params[SPEED] = (float_parameter_t){2.F, 0.1F, 10.F, 0.1F};
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <tremolo_pedal_init+0x5c>)
 80011c0:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 80011c4:	4613      	mov	r3, r2
 80011c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){0.2F, 0.F, 1.F, 0.1F};
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4a0b      	ldr	r2, [pc, #44]	; (80011fc <tremolo_pedal_init+0x60>)
 80011d0:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80011d4:	4613      	mov	r3, r2
 80011d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.8F, 0.F, 1.F, 0.1F};
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a08      	ldr	r2, [pc, #32]	; (8001200 <tremolo_pedal_init+0x64>)
 80011e0:	f103 0480 	add.w	r4, r3, #128	; 0x80
 80011e4:	4613      	mov	r3, r2
 80011e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80011ec:	bf00      	nop
 80011ee:	3748      	adds	r7, #72	; 0x48
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bc90      	pop	{r4, r7}
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	0800b9fc 	.word	0x0800b9fc
 80011fc:	0800ba0c 	.word	0x0800ba0c
 8001200:	0800ba1c 	.word	0x0800ba1c

08001204 <tremolo_process>:

float tremolo_process(float in, pedal_config_t *conf) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	ed87 0a01 	vstr	s0, [r7, #4]
 800120e:	6038      	str	r0, [r7, #0]
    float tone = 440.0F;
 8001210:	4b1c      	ldr	r3, [pc, #112]	; (8001284 <tremolo_process+0x80>)
 8001212:	60fb      	str	r3, [r7, #12]
    float out = in * wave_gen('s', conf->int_params[COUNTER].value, tone * conf->float_params[SPEED].value);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	691b      	ldr	r3, [r3, #16]
 8001218:	461a      	mov	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8001220:	edd7 7a03 	vldr	s15, [r7, #12]
 8001224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001228:	eeb0 0a67 	vmov.f32	s0, s15
 800122c:	4611      	mov	r1, r2
 800122e:	2073      	movs	r0, #115	; 0x73
 8001230:	f000 fb42 	bl	80018b8 <wave_gen>
 8001234:	eeb0 7a40 	vmov.f32	s14, s0
 8001238:	edd7 7a01 	vldr	s15, [r7, #4]
 800123c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001240:	edc7 7a02 	vstr	s15, [r7, #8]
    conf->int_params[COUNTER].value++;
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	691b      	ldr	r3, [r3, #16]
 8001248:	1c5a      	adds	r2, r3, #1
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	611a      	str	r2, [r3, #16]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 800125a:	eef0 1a47 	vmov.f32	s3, s14
 800125e:	eeb0 1a67 	vmov.f32	s2, s15
 8001262:	edd7 0a01 	vldr	s1, [r7, #4]
 8001266:	ed97 0a02 	vldr	s0, [r7, #8]
 800126a:	f000 fa59 	bl	8001720 <mix>
 800126e:	ed87 0a02 	vstr	s0, [r7, #8]
    return out;
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	ee07 3a90 	vmov	s15, r3
}
 8001278:	eeb0 0a67 	vmov.f32	s0, s15
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	43dc0000 	.word	0x43dc0000

08001288 <overdrive_sqrt_pedal_init>:

// OVERDRIVE_SQRT

void overdrive_sqrt_pedal_init(pedal_config_t *conf) {
 8001288:	b490      	push	{r4, r7}
 800128a:	b092      	sub	sp, #72	; 0x48
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
    conf->float_params[INTENSITY] = (float_parameter_t){500.F, 0.F, 2000.F, 100.F};
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a12      	ldr	r2, [pc, #72]	; (80012dc <overdrive_sqrt_pedal_init+0x54>)
 8001294:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001298:	4613      	mov	r3, r2
 800129a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800129c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_HIGH] = (float_parameter_t){32767.F, 0.F, 32767.F, 1.F};
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a0f      	ldr	r2, [pc, #60]	; (80012e0 <overdrive_sqrt_pedal_init+0x58>)
 80012a4:	f103 0440 	add.w	r4, r3, #64	; 0x40
 80012a8:	4613      	mov	r3, r2
 80012aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){0.25F, 0.F, 1.F, 0.1F};
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a0c      	ldr	r2, [pc, #48]	; (80012e4 <overdrive_sqrt_pedal_init+0x5c>)
 80012b4:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80012b8:	4613      	mov	r3, r2
 80012ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.75F, 0.F, 1.F, 0.1F};
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a09      	ldr	r2, [pc, #36]	; (80012e8 <overdrive_sqrt_pedal_init+0x60>)
 80012c4:	f103 0480 	add.w	r4, r3, #128	; 0x80
 80012c8:	4613      	mov	r3, r2
 80012ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80012d0:	bf00      	nop
 80012d2:	3748      	adds	r7, #72	; 0x48
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bc90      	pop	{r4, r7}
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	0800ba2c 	.word	0x0800ba2c
 80012e0:	0800b99c 	.word	0x0800b99c
 80012e4:	0800ba3c 	.word	0x0800ba3c
 80012e8:	0800ba4c 	.word	0x0800ba4c

080012ec <overdrive_sqrt_process>:

float overdrive_sqrt_process(float in, pedal_config_t *conf) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80012f6:	6038      	str	r0, [r7, #0]
    float out;
    if (in > 0.0F) {
 80012f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80012fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001304:	dd06      	ble.n	8001314 <overdrive_sqrt_process+0x28>
        out = square_root(in);
 8001306:	ed97 0a01 	vldr	s0, [r7, #4]
 800130a:	f000 faa4 	bl	8001856 <square_root>
 800130e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001312:	e00d      	b.n	8001330 <overdrive_sqrt_process+0x44>
    } else {
        out = -square_root(-in);
 8001314:	edd7 7a01 	vldr	s15, [r7, #4]
 8001318:	eef1 7a67 	vneg.f32	s15, s15
 800131c:	eeb0 0a67 	vmov.f32	s0, s15
 8001320:	f000 fa99 	bl	8001856 <square_root>
 8001324:	eef0 7a40 	vmov.f32	s15, s0
 8001328:	eef1 7a67 	vneg.f32	s15, s15
 800132c:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    out = out * conf->float_params[INTENSITY].value;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001336:	ed97 7a03 	vldr	s14, [r7, #12]
 800133a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800133e:	edc7 7a03 	vstr	s15, [r7, #12]
    out = hard_clip(out, conf->float_params[THRESHOLD_HIGH].value);
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001348:	eef0 0a67 	vmov.f32	s1, s15
 800134c:	ed97 0a03 	vldr	s0, [r7, #12]
 8001350:	f000 fa06 	bl	8001760 <hard_clip>
 8001354:	ed87 0a03 	vstr	s0, [r7, #12]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001364:	eef0 1a47 	vmov.f32	s3, s14
 8001368:	eeb0 1a67 	vmov.f32	s2, s15
 800136c:	edd7 0a01 	vldr	s1, [r7, #4]
 8001370:	ed97 0a03 	vldr	s0, [r7, #12]
 8001374:	f000 f9d4 	bl	8001720 <mix>
 8001378:	ed87 0a03 	vstr	s0, [r7, #12]
    return out;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	ee07 3a90 	vmov	s15, r3
}
 8001382:	eeb0 0a67 	vmov.f32	s0, s15
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <amplifier_pedal_init>:

// AMPLIFIER

void amplifier_pedal_init(pedal_config_t *conf) {
 800138c:	b490      	push	{r4, r7}
 800138e:	b08a      	sub	sp, #40	; 0x28
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
    conf->float_params[INTENSITY] = (float_parameter_t){0.5F, 0.1F, 10.F, 0.1F};
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a0a      	ldr	r2, [pc, #40]	; (80013c0 <amplifier_pedal_init+0x34>)
 8001398:	f103 0430 	add.w	r4, r3, #48	; 0x30
 800139c:	4613      	mov	r3, r2
 800139e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_HIGH] = (float_parameter_t){32767.F, 0.F, 32767.F, 1.F};
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4a07      	ldr	r2, [pc, #28]	; (80013c4 <amplifier_pedal_init+0x38>)
 80013a8:	f103 0440 	add.w	r4, r3, #64	; 0x40
 80013ac:	4613      	mov	r3, r2
 80013ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80013b4:	bf00      	nop
 80013b6:	3728      	adds	r7, #40	; 0x28
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bc90      	pop	{r4, r7}
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	0800ba5c 	.word	0x0800ba5c
 80013c4:	0800b99c 	.word	0x0800b99c

080013c8 <amplifier_process>:

float amplifier_process(float in, pedal_config_t *conf) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80013d2:	6038      	str	r0, [r7, #0]
    float out = in * conf->float_params[INTENSITY].value;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80013da:	ed97 7a01 	vldr	s14, [r7, #4]
 80013de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e2:	edc7 7a03 	vstr	s15, [r7, #12]
    out = hard_clip(out, conf->float_params[THRESHOLD_HIGH].value);
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80013ec:	eef0 0a67 	vmov.f32	s1, s15
 80013f0:	ed97 0a03 	vldr	s0, [r7, #12]
 80013f4:	f000 f9b4 	bl	8001760 <hard_clip>
 80013f8:	ed87 0a03 	vstr	s0, [r7, #12]
    return out;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	ee07 3a90 	vmov	s15, r3
}
 8001402:	eeb0 0a67 	vmov.f32	s0, s15
 8001406:	3710      	adds	r7, #16
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <dyn_amplifier_pedal_init>:

// DYN_AMPLIFIER

void dyn_amplifier_pedal_init(pedal_config_t *conf) {
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
    //conf->float_params[GAIN_INTENSITY] = (float_parameter_t){1000, 0.1, 10, 0.1};
    //conf->float_params[CLIP_THRESHOLD] = (float_parameter_t){32767, 0, 32767, 1};
    //conf->float_params[SOFT_THRESHOLD] = (float_parameter_t){28000, 0, 32767, 1};
    //conf->float_params[BALANCE] = (float_parameter_t){0.5, 0, 1, 0.1};
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <dyn_amplifier_process>:

float dyn_amplifier_process(float in, pedal_config_t *conf) {
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	ed87 0a01 	vstr	s0, [r7, #4]
 800142a:	6038      	str	r0, [r7, #0]
    //    else if (max < conf->float_params[SOFT_THRESHOLD].value) dyn += 0.01;
    //    max = 0;
    //}
    //out = hard_clip(out, conf->float_params[CLIP_THRESHOLD].value);
    //return out;
    return in;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	ee07 3a90 	vmov	s15, r3
}
 8001432:	eeb0 0a67 	vmov.f32	s0, s15
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <low_pass_filter_pedal_init>:

// LPF

void low_pass_filter_pedal_init(pedal_config_t *conf) {
 8001440:	b490      	push	{r4, r7}
 8001442:	b092      	sub	sp, #72	; 0x48
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
    conf->float_params[INTENSITY] = (float_parameter_t){0.9F, 0.0F, 1.0F, 0.01F};
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4a11      	ldr	r2, [pc, #68]	; (8001490 <low_pass_filter_pedal_init+0x50>)
 800144c:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001450:	4613      	mov	r3, r2
 8001452:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001454:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){1.F, 0.F, 1.F, 0.1F};
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a0e      	ldr	r2, [pc, #56]	; (8001494 <low_pass_filter_pedal_init+0x54>)
 800145c:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8001460:	4613      	mov	r3, r2
 8001462:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001464:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.F, 0.F, 1.F, 0.1F};
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a0b      	ldr	r2, [pc, #44]	; (8001498 <low_pass_filter_pedal_init+0x58>)
 800146c:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8001470:	4613      	mov	r3, r2
 8001472:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001474:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[PAST] = (float_parameter_t){0.F, 0.F, 0.F, 0.F};
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	33b0      	adds	r3, #176	; 0xb0
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
}
 8001486:	bf00      	nop
 8001488:	3748      	adds	r7, #72	; 0x48
 800148a:	46bd      	mov	sp, r7
 800148c:	bc90      	pop	{r4, r7}
 800148e:	4770      	bx	lr
 8001490:	0800ba6c 	.word	0x0800ba6c
 8001494:	0800b9bc 	.word	0x0800b9bc
 8001498:	0800b9cc 	.word	0x0800b9cc

0800149c <low_pass_filter_process>:

float low_pass_filter_process(float in, pedal_config_t *conf) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80014a6:	6038      	str	r0, [r7, #0]
    float alpha = conf->float_params[INTENSITY].value;
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ac:	60fb      	str	r3, [r7, #12]
    float out = conf->float_params[PAST].value * alpha + (1.F - alpha) * in;
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80014b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80014b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014bc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80014c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014d4:	edc7 7a02 	vstr	s15, [r7, #8]
    conf->float_params[PAST].value = out;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	68ba      	ldr	r2, [r7, #8]
 80014dc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 80014ec:	eef0 1a47 	vmov.f32	s3, s14
 80014f0:	eeb0 1a67 	vmov.f32	s2, s15
 80014f4:	edd7 0a01 	vldr	s1, [r7, #4]
 80014f8:	ed97 0a02 	vldr	s0, [r7, #8]
 80014fc:	f000 f910 	bl	8001720 <mix>
 8001500:	ed87 0a02 	vstr	s0, [r7, #8]
    return out;
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	ee07 3a90 	vmov	s15, r3
}
 800150a:	eeb0 0a67 	vmov.f32	s0, s15
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <fuzz_pedal_init>:

// FUZZ

void fuzz_pedal_init(pedal_config_t *conf) {
 8001514:	b490      	push	{r4, r7}
 8001516:	b09e      	sub	sp, #120	; 0x78
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
    conf->int_params[COUNTER] = (int_parameter_t){0, 1, 0, 0};
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	615a      	str	r2, [r3, #20]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	619a      	str	r2, [r3, #24]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	61da      	str	r2, [r3, #28]
    conf->float_params[INTENSITY] = (float_parameter_t){4.F, 1.F, 10.F, 0.5F};
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4a1a      	ldr	r2, [pc, #104]	; (80015a0 <fuzz_pedal_init+0x8c>)
 8001538:	f103 0430 	add.w	r4, r3, #48	; 0x30
 800153c:	4613      	mov	r3, r2
 800153e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001540:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_HIGH] = (float_parameter_t){32767.F, 0.F, 32767.F, 1.F};
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4a17      	ldr	r2, [pc, #92]	; (80015a4 <fuzz_pedal_init+0x90>)
 8001548:	f103 0440 	add.w	r4, r3, #64	; 0x40
 800154c:	4613      	mov	r3, r2
 800154e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001550:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[HEIGHT] = (float_parameter_t){2048.F, 0.F, 8192.F, 32.F};
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a14      	ldr	r2, [pc, #80]	; (80015a8 <fuzz_pedal_init+0x94>)
 8001558:	f103 0490 	add.w	r4, r3, #144	; 0x90
 800155c:	4613      	mov	r3, r2
 800155e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001560:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[SPEED] = (float_parameter_t){1.F, 0.1F, 10.F, 0.1F};
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	4a11      	ldr	r2, [pc, #68]	; (80015ac <fuzz_pedal_init+0x98>)
 8001568:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 800156c:	4613      	mov	r3, r2
 800156e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001570:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){1.F, 0.F, 1.F, 0.1F};
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <fuzz_pedal_init+0x9c>)
 8001578:	f103 0470 	add.w	r4, r3, #112	; 0x70
 800157c:	4613      	mov	r3, r2
 800157e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001580:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.F, 0.F, 1.F, 0.1F};
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a0b      	ldr	r2, [pc, #44]	; (80015b4 <fuzz_pedal_init+0xa0>)
 8001588:	f103 0480 	add.w	r4, r3, #128	; 0x80
 800158c:	4613      	mov	r3, r2
 800158e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001590:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001594:	bf00      	nop
 8001596:	3778      	adds	r7, #120	; 0x78
 8001598:	46bd      	mov	sp, r7
 800159a:	bc90      	pop	{r4, r7}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	0800b98c 	.word	0x0800b98c
 80015a4:	0800b99c 	.word	0x0800b99c
 80015a8:	0800ba7c 	.word	0x0800ba7c
 80015ac:	0800ba8c 	.word	0x0800ba8c
 80015b0:	0800b9bc 	.word	0x0800b9bc
 80015b4:	0800b9cc 	.word	0x0800b9cc

080015b8 <fuzz_process>:

float fuzz_process(float in, pedal_config_t *conf) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
 80015be:	ed87 0a01 	vstr	s0, [r7, #4]
 80015c2:	6038      	str	r0, [r7, #0]
    float out = in * conf->float_params[INTENSITY].value;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80015ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80015ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d2:	edc7 7a07 	vstr	s15, [r7, #28]
    float threshold_high = conf->float_params[THRESHOLD_HIGH].value;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	61bb      	str	r3, [r7, #24]
    float height = conf->float_params[HEIGHT].value;
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015e2:	617b      	str	r3, [r7, #20]
    float speed = conf->float_params[SPEED].value;
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80015ea:	613b      	str	r3, [r7, #16]
    float tone = 440.0F;
 80015ec:	4b3e      	ldr	r3, [pc, #248]	; (80016e8 <fuzz_process+0x130>)
 80015ee:	60fb      	str	r3, [r7, #12]

    out = hard_clip(out, threshold_high);
 80015f0:	edd7 0a06 	vldr	s1, [r7, #24]
 80015f4:	ed97 0a07 	vldr	s0, [r7, #28]
 80015f8:	f000 f8b2 	bl	8001760 <hard_clip>
 80015fc:	ed87 0a07 	vstr	s0, [r7, #28]
    if (out == threshold_high) {
 8001600:	ed97 7a07 	vldr	s14, [r7, #28]
 8001604:	edd7 7a06 	vldr	s15, [r7, #24]
 8001608:	eeb4 7a67 	vcmp.f32	s14, s15
 800160c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001610:	d11e      	bne.n	8001650 <fuzz_process+0x98>
        out += (wave_gen('s', conf->int_params[COUNTER].value, tone * speed) - 1) * height;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	691b      	ldr	r3, [r3, #16]
 8001616:	ed97 7a03 	vldr	s14, [r7, #12]
 800161a:	edd7 7a04 	vldr	s15, [r7, #16]
 800161e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001622:	eeb0 0a67 	vmov.f32	s0, s15
 8001626:	4619      	mov	r1, r3
 8001628:	2073      	movs	r0, #115	; 0x73
 800162a:	f000 f945 	bl	80018b8 <wave_gen>
 800162e:	eef0 7a40 	vmov.f32	s15, s0
 8001632:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001636:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800163a:	edd7 7a05 	vldr	s15, [r7, #20]
 800163e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001642:	ed97 7a07 	vldr	s14, [r7, #28]
 8001646:	ee77 7a27 	vadd.f32	s15, s14, s15
 800164a:	edc7 7a07 	vstr	s15, [r7, #28]
 800164e:	e02c      	b.n	80016aa <fuzz_process+0xf2>
    } else if (out == - threshold_high - 1.F) {
 8001650:	edd7 7a06 	vldr	s15, [r7, #24]
 8001654:	eef1 7a67 	vneg.f32	s15, s15
 8001658:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800165c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001660:	ed97 7a07 	vldr	s14, [r7, #28]
 8001664:	eeb4 7a67 	vcmp.f32	s14, s15
 8001668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166c:	d11d      	bne.n	80016aa <fuzz_process+0xf2>
        out += (wave_gen('s', conf->int_params[COUNTER].value, tone * speed) + 1) * height;
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	ed97 7a03 	vldr	s14, [r7, #12]
 8001676:	edd7 7a04 	vldr	s15, [r7, #16]
 800167a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800167e:	eeb0 0a67 	vmov.f32	s0, s15
 8001682:	4619      	mov	r1, r3
 8001684:	2073      	movs	r0, #115	; 0x73
 8001686:	f000 f917 	bl	80018b8 <wave_gen>
 800168a:	eef0 7a40 	vmov.f32	s15, s0
 800168e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001692:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001696:	edd7 7a05 	vldr	s15, [r7, #20]
 800169a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800169e:	ed97 7a07 	vldr	s14, [r7, #28]
 80016a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a6:	edc7 7a07 	vstr	s15, [r7, #28]
    }
    conf->int_params[COUNTER].value++;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	611a      	str	r2, [r3, #16]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 80016c0:	eef0 1a47 	vmov.f32	s3, s14
 80016c4:	eeb0 1a67 	vmov.f32	s2, s15
 80016c8:	edd7 0a01 	vldr	s1, [r7, #4]
 80016cc:	ed97 0a07 	vldr	s0, [r7, #28]
 80016d0:	f000 f826 	bl	8001720 <mix>
 80016d4:	ed87 0a07 	vstr	s0, [r7, #28]
    return out;
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	ee07 3a90 	vmov	s15, r3
}
 80016de:	eeb0 0a67 	vmov.f32	s0, s15
 80016e2:	3720      	adds	r7, #32
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	43dc0000 	.word	0x43dc0000

080016ec <bypass_pedal_init>:

// BYPASS

void bypass_pedal_init(pedal_config_t *conf) {
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
    return;
 80016f4:	bf00      	nop
}
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <bypass_process>:

float bypass_process(float in, pedal_config_t *conf) {
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	ed87 0a01 	vstr	s0, [r7, #4]
 800170a:	6038      	str	r0, [r7, #0]
    return in;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	ee07 3a90 	vmov	s15, r3
}
 8001712:	eeb0 0a67 	vmov.f32	s0, s15
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <mix>:


float mix(float in_1, float in_2, float balance_1, float balance_2) {
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	ed87 0a03 	vstr	s0, [r7, #12]
 800172a:	edc7 0a02 	vstr	s1, [r7, #8]
 800172e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001732:	edc7 1a00 	vstr	s3, [r7]
    return in_1 * balance_1 + in_2 * balance_2;
 8001736:	ed97 7a03 	vldr	s14, [r7, #12]
 800173a:	edd7 7a01 	vldr	s15, [r7, #4]
 800173e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001742:	edd7 6a02 	vldr	s13, [r7, #8]
 8001746:	edd7 7a00 	vldr	s15, [r7]
 800174a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800174e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001752:	eeb0 0a67 	vmov.f32	s0, s15
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <hard_clip>:

float hard_clip(float in, float clip_threshold) {
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	ed87 0a01 	vstr	s0, [r7, #4]
 800176a:	edc7 0a00 	vstr	s1, [r7]
    if (in > clip_threshold) {
 800176e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001772:	edd7 7a00 	vldr	s15, [r7]
 8001776:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800177a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177e:	dd02      	ble.n	8001786 <hard_clip+0x26>
        return clip_threshold;
 8001780:	edd7 7a00 	vldr	s15, [r7]
 8001784:	e015      	b.n	80017b2 <hard_clip+0x52>
    } else if (in < -clip_threshold) {
 8001786:	edd7 7a00 	vldr	s15, [r7]
 800178a:	eef1 7a67 	vneg.f32	s15, s15
 800178e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001792:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179a:	d508      	bpl.n	80017ae <hard_clip+0x4e>
        return -clip_threshold - 1;
 800179c:	edd7 7a00 	vldr	s15, [r7]
 80017a0:	eef1 7a67 	vneg.f32	s15, s15
 80017a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017ac:	e001      	b.n	80017b2 <hard_clip+0x52>
    }
    return in;
 80017ae:	edd7 7a01 	vldr	s15, [r7, #4]
}
 80017b2:	eeb0 0a67 	vmov.f32	s0, s15
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <soft_clip>:

float soft_clip(float in, float soft_threshold, float softener) {
 80017c0:	b480      	push	{r7}
 80017c2:	b087      	sub	sp, #28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	ed87 0a03 	vstr	s0, [r7, #12]
 80017ca:	edc7 0a02 	vstr	s1, [r7, #8]
 80017ce:	ed87 1a01 	vstr	s2, [r7, #4]
    float out;
    if (in > soft_threshold) {
 80017d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80017d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80017da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e2:	dd10      	ble.n	8001806 <soft_clip+0x46>
        out = soft_threshold + (in - soft_threshold) / softener;
 80017e4:	ed97 7a03 	vldr	s14, [r7, #12]
 80017e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80017ec:	ee77 6a67 	vsub.f32	s13, s14, s15
 80017f0:	ed97 7a01 	vldr	s14, [r7, #4]
 80017f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f8:	ed97 7a02 	vldr	s14, [r7, #8]
 80017fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001800:	edc7 7a05 	vstr	s15, [r7, #20]
 8001804:	e01d      	b.n	8001842 <soft_clip+0x82>
    } else if (in < -soft_threshold) {
 8001806:	edd7 7a02 	vldr	s15, [r7, #8]
 800180a:	eef1 7a67 	vneg.f32	s15, s15
 800180e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001812:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	d510      	bpl.n	800183e <soft_clip+0x7e>
        out = -soft_threshold + (in + soft_threshold) / softener;
 800181c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001820:	edd7 7a02 	vldr	s15, [r7, #8]
 8001824:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001828:	edd7 7a01 	vldr	s15, [r7, #4]
 800182c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001830:	edd7 7a02 	vldr	s15, [r7, #8]
 8001834:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001838:	edc7 7a05 	vstr	s15, [r7, #20]
 800183c:	e001      	b.n	8001842 <soft_clip+0x82>
    } else {
        out = in;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	617b      	str	r3, [r7, #20]
    }
    return out;
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	ee07 3a90 	vmov	s15, r3
}
 8001848:	eeb0 0a67 	vmov.f32	s0, s15
 800184c:	371c      	adds	r7, #28
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <square_root>:

float square_root(float in) {
 8001856:	b480      	push	{r7}
 8001858:	b085      	sub	sp, #20
 800185a:	af00      	add	r7, sp, #0
 800185c:	ed87 0a01 	vstr	s0, [r7, #4]
    float out;
    out = in * 0.5F;
 8001860:	edd7 7a01 	vldr	s15, [r7, #4]
 8001864:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800186c:	edc7 7a03 	vstr	s15, [r7, #12]
    for (u_int8_t i = 0; i < 8; i++) {
 8001870:	2300      	movs	r3, #0
 8001872:	72fb      	strb	r3, [r7, #11]
 8001874:	e012      	b.n	800189c <square_root+0x46>
        out = 0.5F * (out + (in / out));
 8001876:	edd7 6a01 	vldr	s13, [r7, #4]
 800187a:	edd7 7a03 	vldr	s15, [r7, #12]
 800187e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001882:	edd7 7a03 	vldr	s15, [r7, #12]
 8001886:	ee77 7a27 	vadd.f32	s15, s14, s15
 800188a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800188e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001892:	edc7 7a03 	vstr	s15, [r7, #12]
    for (u_int8_t i = 0; i < 8; i++) {
 8001896:	7afb      	ldrb	r3, [r7, #11]
 8001898:	3301      	adds	r3, #1
 800189a:	72fb      	strb	r3, [r7, #11]
 800189c:	7afb      	ldrb	r3, [r7, #11]
 800189e:	2b07      	cmp	r3, #7
 80018a0:	d9e9      	bls.n	8001876 <square_root+0x20>
    }
    return out;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	ee07 3a90 	vmov	s15, r3
}
 80018a8:	eeb0 0a67 	vmov.f32	s0, s15
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <wave_gen>:

float wave_gen(char t, u_int32_t i, float tone) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4602      	mov	r2, r0
 80018c2:	f107 0308 	add.w	r3, r7, #8
 80018c6:	6019      	str	r1, [r3, #0]
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	ed83 0a00 	vstr	s0, [r3]
 80018ce:	f107 030f 	add.w	r3, r7, #15
 80018d2:	701a      	strb	r2, [r3, #0]

    float sin_table[128] = { 0.000000F, 0.024541F, 0.049068F, 0.073565F, 0.098017F, 0.122411F, 0.146730F, 0.170962F, 0.195090F, 0.219101F, 0.242980F, 0.266713F, 0.290284F, 0.313681F, 0.336890F, 0.359895F, 0.382683F, 0.405241F, 0.427555F, 0.449611F, 0.471396F, 0.492898F, 0.514102F, 0.534997F, 0.555570F, 0.575808F, 0.595699F, 0.615231F, 0.634393F, 0.653172F, 0.671559F, 0.689540F, 0.707106F, 0.724247F, 0.740951F, 0.757208F, 0.773010F, 0.788346F, 0.803207F, 0.817584F, 0.831469F, 0.844853F, 0.857728F, 0.870087F, 0.881921F, 0.893224F, 0.903989F, 0.914209F, 0.923879F, 0.932992F, 0.941544F, 0.949528F, 0.956940F, 0.963776F, 0.970031F, 0.975702F, 0.980785F, 0.985277F, 0.989176F, 0.992479F, 0.995185F, 0.997290F, 0.998795F, 0.999699F, 1.000000F, 0.999699F, 0.998796F, 0.997291F, 0.995185F, 0.992480F, 0.989177F, 0.985278F, 0.980786F, 0.975702F, 0.970032F, 0.963776F, 0.956941F, 0.949529F, 0.941545F, 0.932993F, 0.923880F, 0.914210F, 0.903990F, 0.893225F, 0.881922F, 0.870088F, 0.857729F, 0.844855F, 0.831471F, 0.817586F, 0.803209F, 0.788348F, 0.773012F, 0.757210F, 0.740952F, 0.724248F, 0.707108F, 0.689542F, 0.671560F, 0.653174F, 0.634395F, 0.615233F, 0.595701F, 0.575810F, 0.555572F, 0.534999F, 0.514105F, 0.492900F, 0.471399F, 0.449613F, 0.427557F, 0.405243F, 0.382685F, 0.359897F, 0.336892F, 0.313684F, 0.290287F, 0.266715F, 0.242982F, 0.219104F, 0.195093F, 0.170964F, 0.146733F, 0.122413F, 0.098019F, 0.073567F, 0.049070F, 0.024544F };
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4a2c      	ldr	r2, [pc, #176]	; (800198c <wave_gen+0xd4>)
 80018da:	4618      	mov	r0, r3
 80018dc:	4611      	mov	r1, r2
 80018de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018e2:	461a      	mov	r2, r3
 80018e4:	f009 ff68 	bl	800b7b8 <memcpy>
    float period_f = 48000.F / tone;
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	eddf 6a29 	vldr	s13, [pc, #164]	; 8001990 <wave_gen+0xd8>
 80018ee:	ed93 7a00 	vldr	s14, [r3]
 80018f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018f6:	edc7 7a87 	vstr	s15, [r7, #540]	; 0x21c
    u_int32_t period_i = period_f;
 80018fa:	edd7 7a87 	vldr	s15, [r7, #540]	; 0x21c
 80018fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001902:	ee17 3a90 	vmov	r3, s15
 8001906:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
    u_int32_t table_index = (i * 256 / period_i) % 256;
 800190a:	f107 0308 	add.w	r3, r7, #8
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	021a      	lsls	r2, r3, #8
 8001912:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001916:	fbb2 f3f3 	udiv	r3, r2, r3
 800191a:	b2db      	uxtb	r3, r3
 800191c:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214

    if (t == 's') {
 8001920:	f107 030f 	add.w	r3, r7, #15
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b73      	cmp	r3, #115	; 0x73
 8001928:	d118      	bne.n	800195c <wave_gen+0xa4>
        if (table_index <= 127) {
 800192a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800192e:	2b7f      	cmp	r3, #127	; 0x7f
 8001930:	d808      	bhi.n	8001944 <wave_gen+0x8c>
            return sin_table[table_index];
 8001932:	f107 0214 	add.w	r2, r7, #20
 8001936:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	edd3 7a00 	vldr	s15, [r3]
 8001942:	e01c      	b.n	800197e <wave_gen+0xc6>
        } else {
            return -sin_table[table_index - 128];
 8001944:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8001948:	3b80      	subs	r3, #128	; 0x80
 800194a:	f107 0214 	add.w	r2, r7, #20
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	eef1 7a67 	vneg.f32	s15, s15
 800195a:	e010      	b.n	800197e <wave_gen+0xc6>
        }
    } else if (t == 'q') {
 800195c:	f107 030f 	add.w	r3, r7, #15
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b71      	cmp	r3, #113	; 0x71
 8001964:	d109      	bne.n	800197a <wave_gen+0xc2>
        if (table_index <= 127) {
 8001966:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800196a:	2b7f      	cmp	r3, #127	; 0x7f
 800196c:	d802      	bhi.n	8001974 <wave_gen+0xbc>
            return -1.F;
 800196e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8001972:	e004      	b.n	800197e <wave_gen+0xc6>
        } else {
            return 1.F;
 8001974:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001978:	e001      	b.n	800197e <wave_gen+0xc6>
        }
    } else {
        return 0;
 800197a:	eddf 7a06 	vldr	s15, [pc, #24]	; 8001994 <wave_gen+0xdc>
    }
}
 800197e:	eeb0 0a67 	vmov.f32	s0, s15
 8001982:	f507 7708 	add.w	r7, r7, #544	; 0x220
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	0800ba9c 	.word	0x0800ba9c
 8001990:	473b8000 	.word	0x473b8000
 8001994:	00000000 	.word	0x00000000

08001998 <pedalboard_append>:



// PEDALBOARD

void pedalboard_append(pedalboard_t *p_pb, enum pedal_types type) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	70fb      	strb	r3, [r7, #3]
    u_int8_t i = p_pb->active_pedals;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	73fb      	strb	r3, [r7, #15]

    if (p_pb->active_pedals < MAX_PEDALS_COUNT) {
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b07      	cmp	r3, #7
 80019b0:	f200 80dd 	bhi.w	8001b6e <pedalboard_append+0x1d6>
        u_int8_t i = p_pb->active_pedals;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	73bb      	strb	r3, [r7, #14]
        p_pb->pedals[i].type = type;
 80019ba:	7bbb      	ldrb	r3, [r7, #14]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	21c8      	movs	r1, #200	; 0xc8
 80019c0:	fb01 f303 	mul.w	r3, r1, r3
 80019c4:	4413      	add	r3, r2
 80019c6:	33c4      	adds	r3, #196	; 0xc4
 80019c8:	78fa      	ldrb	r2, [r7, #3]
 80019ca:	701a      	strb	r2, [r3, #0]

        if (type == AMPLIFIER)
 80019cc:	78fb      	ldrb	r3, [r7, #3]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d113      	bne.n	80019fa <pedalboard_append+0x62>
        {
            amplifier_pedal_init(&(p_pb->pedals[i].config));
 80019d2:	7bbb      	ldrb	r3, [r7, #14]
 80019d4:	22c8      	movs	r2, #200	; 0xc8
 80019d6:	fb02 f303 	mul.w	r3, r2, r3
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	3304      	adds	r3, #4
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff fcd3 	bl	800138c <amplifier_pedal_init>
            p_pb->pedals[i].pedal_process = amplifier_process;
 80019e6:	7bbb      	ldrb	r3, [r7, #14]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	21c8      	movs	r1, #200	; 0xc8
 80019ec:	fb01 f303 	mul.w	r3, r1, r3
 80019f0:	4413      	add	r3, r2
 80019f2:	33c8      	adds	r3, #200	; 0xc8
 80019f4:	4a60      	ldr	r2, [pc, #384]	; (8001b78 <pedalboard_append+0x1e0>)
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	e0b3      	b.n	8001b62 <pedalboard_append+0x1ca>
        }
        else if (type == BITCRUSHER_RS)
 80019fa:	78fb      	ldrb	r3, [r7, #3]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d113      	bne.n	8001a28 <pedalboard_append+0x90>
        {
            bitcrusher_rs_pedal_init(&(p_pb->pedals[i].config));
 8001a00:	7bbb      	ldrb	r3, [r7, #14]
 8001a02:	22c8      	movs	r2, #200	; 0xc8
 8001a04:	fb02 f303 	mul.w	r3, r2, r3
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fb52 	bl	80010b8 <bitcrusher_rs_pedal_init>
            p_pb->pedals[i].pedal_process = bitcrusher_rs_process;
 8001a14:	7bbb      	ldrb	r3, [r7, #14]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	21c8      	movs	r1, #200	; 0xc8
 8001a1a:	fb01 f303 	mul.w	r3, r1, r3
 8001a1e:	4413      	add	r3, r2
 8001a20:	33c8      	adds	r3, #200	; 0xc8
 8001a22:	4a56      	ldr	r2, [pc, #344]	; (8001b7c <pedalboard_append+0x1e4>)
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	e09c      	b.n	8001b62 <pedalboard_append+0x1ca>
        }
        else if (type == DYN_AMPLIFIER)
 8001a28:	78fb      	ldrb	r3, [r7, #3]
 8001a2a:	2b03      	cmp	r3, #3
 8001a2c:	d113      	bne.n	8001a56 <pedalboard_append+0xbe>
        {
            dyn_amplifier_pedal_init(&(p_pb->pedals[i].config));
 8001a2e:	7bbb      	ldrb	r3, [r7, #14]
 8001a30:	22c8      	movs	r2, #200	; 0xc8
 8001a32:	fb02 f303 	mul.w	r3, r2, r3
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	4413      	add	r3, r2
 8001a3a:	3304      	adds	r3, #4
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff fce5 	bl	800140c <dyn_amplifier_pedal_init>
            p_pb->pedals[i].pedal_process = dyn_amplifier_process;
 8001a42:	7bbb      	ldrb	r3, [r7, #14]
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	21c8      	movs	r1, #200	; 0xc8
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	33c8      	adds	r3, #200	; 0xc8
 8001a50:	4a4b      	ldr	r2, [pc, #300]	; (8001b80 <pedalboard_append+0x1e8>)
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	e085      	b.n	8001b62 <pedalboard_append+0x1ca>
        }
        else if (type == FUZZ)
 8001a56:	78fb      	ldrb	r3, [r7, #3]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	d113      	bne.n	8001a84 <pedalboard_append+0xec>
        {
            fuzz_pedal_init(&(p_pb->pedals[i].config));
 8001a5c:	7bbb      	ldrb	r3, [r7, #14]
 8001a5e:	22c8      	movs	r2, #200	; 0xc8
 8001a60:	fb02 f303 	mul.w	r3, r2, r3
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	4413      	add	r3, r2
 8001a68:	3304      	adds	r3, #4
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fd52 	bl	8001514 <fuzz_pedal_init>
            p_pb->pedals[i].pedal_process = fuzz_process;
 8001a70:	7bbb      	ldrb	r3, [r7, #14]
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	21c8      	movs	r1, #200	; 0xc8
 8001a76:	fb01 f303 	mul.w	r3, r1, r3
 8001a7a:	4413      	add	r3, r2
 8001a7c:	33c8      	adds	r3, #200	; 0xc8
 8001a7e:	4a41      	ldr	r2, [pc, #260]	; (8001b84 <pedalboard_append+0x1ec>)
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	e06e      	b.n	8001b62 <pedalboard_append+0x1ca>
        }
        else if (type == LPF)
 8001a84:	78fb      	ldrb	r3, [r7, #3]
 8001a86:	2b05      	cmp	r3, #5
 8001a88:	d113      	bne.n	8001ab2 <pedalboard_append+0x11a>
        {
            low_pass_filter_pedal_init(&(p_pb->pedals[i].config));
 8001a8a:	7bbb      	ldrb	r3, [r7, #14]
 8001a8c:	22c8      	movs	r2, #200	; 0xc8
 8001a8e:	fb02 f303 	mul.w	r3, r2, r3
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	4413      	add	r3, r2
 8001a96:	3304      	adds	r3, #4
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff fcd1 	bl	8001440 <low_pass_filter_pedal_init>
            p_pb->pedals[i].pedal_process = low_pass_filter_process;
 8001a9e:	7bbb      	ldrb	r3, [r7, #14]
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	21c8      	movs	r1, #200	; 0xc8
 8001aa4:	fb01 f303 	mul.w	r3, r1, r3
 8001aa8:	4413      	add	r3, r2
 8001aaa:	33c8      	adds	r3, #200	; 0xc8
 8001aac:	4a36      	ldr	r2, [pc, #216]	; (8001b88 <pedalboard_append+0x1f0>)
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	e057      	b.n	8001b62 <pedalboard_append+0x1ca>
        }
        else if (type == OVERDRIVE)
 8001ab2:	78fb      	ldrb	r3, [r7, #3]
 8001ab4:	2b06      	cmp	r3, #6
 8001ab6:	d113      	bne.n	8001ae0 <pedalboard_append+0x148>
        {
            overdrive_pedal_init(&(p_pb->pedals[i].config));
 8001ab8:	7bbb      	ldrb	r3, [r7, #14]
 8001aba:	22c8      	movs	r2, #200	; 0xc8
 8001abc:	fb02 f303 	mul.w	r3, r2, r3
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff fa6e 	bl	8000fa8 <overdrive_pedal_init>
            p_pb->pedals[i].pedal_process = overdrive_process;
 8001acc:	7bbb      	ldrb	r3, [r7, #14]
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	21c8      	movs	r1, #200	; 0xc8
 8001ad2:	fb01 f303 	mul.w	r3, r1, r3
 8001ad6:	4413      	add	r3, r2
 8001ad8:	33c8      	adds	r3, #200	; 0xc8
 8001ada:	4a2c      	ldr	r2, [pc, #176]	; (8001b8c <pedalboard_append+0x1f4>)
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	e040      	b.n	8001b62 <pedalboard_append+0x1ca>
        }
        else if (type == OVERDRIVE_SQRT)
 8001ae0:	78fb      	ldrb	r3, [r7, #3]
 8001ae2:	2b07      	cmp	r3, #7
 8001ae4:	d113      	bne.n	8001b0e <pedalboard_append+0x176>
        {
            overdrive_sqrt_pedal_init(&(p_pb->pedals[i].config));
 8001ae6:	7bbb      	ldrb	r3, [r7, #14]
 8001ae8:	22c8      	movs	r2, #200	; 0xc8
 8001aea:	fb02 f303 	mul.w	r3, r2, r3
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	4413      	add	r3, r2
 8001af2:	3304      	adds	r3, #4
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fbc7 	bl	8001288 <overdrive_sqrt_pedal_init>
            p_pb->pedals[i].pedal_process = overdrive_sqrt_process;
 8001afa:	7bbb      	ldrb	r3, [r7, #14]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	21c8      	movs	r1, #200	; 0xc8
 8001b00:	fb01 f303 	mul.w	r3, r1, r3
 8001b04:	4413      	add	r3, r2
 8001b06:	33c8      	adds	r3, #200	; 0xc8
 8001b08:	4a21      	ldr	r2, [pc, #132]	; (8001b90 <pedalboard_append+0x1f8>)
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	e029      	b.n	8001b62 <pedalboard_append+0x1ca>
        }
        else if (type == TREMOLO)
 8001b0e:	78fb      	ldrb	r3, [r7, #3]
 8001b10:	2b08      	cmp	r3, #8
 8001b12:	d113      	bne.n	8001b3c <pedalboard_append+0x1a4>
        {
            tremolo_pedal_init(&(p_pb->pedals[i].config));
 8001b14:	7bbb      	ldrb	r3, [r7, #14]
 8001b16:	22c8      	movs	r2, #200	; 0xc8
 8001b18:	fb02 f303 	mul.w	r3, r2, r3
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	4413      	add	r3, r2
 8001b20:	3304      	adds	r3, #4
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff fb3a 	bl	800119c <tremolo_pedal_init>
            p_pb->pedals[i].pedal_process = tremolo_process;
 8001b28:	7bbb      	ldrb	r3, [r7, #14]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	21c8      	movs	r1, #200	; 0xc8
 8001b2e:	fb01 f303 	mul.w	r3, r1, r3
 8001b32:	4413      	add	r3, r2
 8001b34:	33c8      	adds	r3, #200	; 0xc8
 8001b36:	4a17      	ldr	r2, [pc, #92]	; (8001b94 <pedalboard_append+0x1fc>)
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	e012      	b.n	8001b62 <pedalboard_append+0x1ca>
        }
        else
        {
            // BYPASS AS DEFAULT
            bypass_pedal_init(&(p_pb->pedals[i].config));
 8001b3c:	7bbb      	ldrb	r3, [r7, #14]
 8001b3e:	22c8      	movs	r2, #200	; 0xc8
 8001b40:	fb02 f303 	mul.w	r3, r2, r3
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	4413      	add	r3, r2
 8001b48:	3304      	adds	r3, #4
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff fdce 	bl	80016ec <bypass_pedal_init>
            p_pb->pedals[i].pedal_process = bypass_process;
 8001b50:	7bbb      	ldrb	r3, [r7, #14]
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	21c8      	movs	r1, #200	; 0xc8
 8001b56:	fb01 f303 	mul.w	r3, r1, r3
 8001b5a:	4413      	add	r3, r2
 8001b5c:	33c8      	adds	r3, #200	; 0xc8
 8001b5e:	4a0e      	ldr	r2, [pc, #56]	; (8001b98 <pedalboard_append+0x200>)
 8001b60:	601a      	str	r2, [r3, #0]
        }
        p_pb->active_pedals++;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	701a      	strb	r2, [r3, #0]
    }
}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	080013c9 	.word	0x080013c9
 8001b7c:	08001105 	.word	0x08001105
 8001b80:	08001421 	.word	0x08001421
 8001b84:	080015b9 	.word	0x080015b9
 8001b88:	0800149d 	.word	0x0800149d
 8001b8c:	08001031 	.word	0x08001031
 8001b90:	080012ed 	.word	0x080012ed
 8001b94:	08001205 	.word	0x08001205
 8001b98:	08001701 	.word	0x08001701

08001b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
 8001ba6:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <HAL_MspInit+0x4c>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	4a0f      	ldr	r2, [pc, #60]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bba:	607b      	str	r3, [r7, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	603b      	str	r3, [r7, #0]
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	4a08      	ldr	r2, [pc, #32]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bce:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <HAL_MspInit+0x4c>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40023800 	.word	0x40023800

08001bec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08a      	sub	sp, #40	; 0x28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a19      	ldr	r2, [pc, #100]	; (8001c70 <HAL_I2C_MspInit+0x84>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d12c      	bne.n	8001c68 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	613b      	str	r3, [r7, #16]
 8001c12:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <HAL_I2C_MspInit+0x88>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	4a17      	ldr	r2, [pc, #92]	; (8001c74 <HAL_I2C_MspInit+0x88>)
 8001c18:	f043 0302 	orr.w	r3, r3, #2
 8001c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1e:	4b15      	ldr	r3, [pc, #84]	; (8001c74 <HAL_I2C_MspInit+0x88>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001c2a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001c2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c30:	2312      	movs	r3, #18
 8001c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c3c:	2304      	movs	r3, #4
 8001c3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c40:	f107 0314 	add.w	r3, r7, #20
 8001c44:	4619      	mov	r1, r3
 8001c46:	480c      	ldr	r0, [pc, #48]	; (8001c78 <HAL_I2C_MspInit+0x8c>)
 8001c48:	f000 ff36 	bl	8002ab8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <HAL_I2C_MspInit+0x88>)
 8001c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c54:	4a07      	ldr	r2, [pc, #28]	; (8001c74 <HAL_I2C_MspInit+0x88>)
 8001c56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c5a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c5c:	4b05      	ldr	r3, [pc, #20]	; (8001c74 <HAL_I2C_MspInit+0x88>)
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c68:	bf00      	nop
 8001c6a:	3728      	adds	r7, #40	; 0x28
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40005400 	.word	0x40005400
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40020400 	.word	0x40020400

08001c7c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b08e      	sub	sp, #56	; 0x38
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a8a      	ldr	r2, [pc, #552]	; (8001ec4 <HAL_I2S_MspInit+0x248>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	f040 8084 	bne.w	8001da8 <HAL_I2S_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
 8001ca4:	4b88      	ldr	r3, [pc, #544]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	4a87      	ldr	r2, [pc, #540]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001caa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cae:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb0:	4b85      	ldr	r3, [pc, #532]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cb8:	623b      	str	r3, [r7, #32]
 8001cba:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	4b81      	ldr	r3, [pc, #516]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc4:	4a80      	ldr	r2, [pc, #512]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001cc6:	f043 0302 	orr.w	r3, r3, #2
 8001cca:	6313      	str	r3, [r2, #48]	; 0x30
 8001ccc:	4b7e      	ldr	r3, [pc, #504]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	61fb      	str	r3, [r7, #28]
 8001cd6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61bb      	str	r3, [r7, #24]
 8001cdc:	4b7a      	ldr	r3, [pc, #488]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce0:	4a79      	ldr	r2, [pc, #484]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001ce2:	f043 0304 	orr.w	r3, r3, #4
 8001ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce8:	4b77      	ldr	r3, [pc, #476]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cec:	f003 0304 	and.w	r3, r3, #4
 8001cf0:	61bb      	str	r3, [r7, #24]
 8001cf2:	69bb      	ldr	r3, [r7, #24]
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001cf4:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001cf8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d06:	2305      	movs	r3, #5
 8001d08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d0e:	4619      	mov	r1, r3
 8001d10:	486e      	ldr	r0, [pc, #440]	; (8001ecc <HAL_I2S_MspInit+0x250>)
 8001d12:	f000 fed1 	bl	8002ab8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d16:	2340      	movs	r3, #64	; 0x40
 8001d18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001d22:	2301      	movs	r3, #1
 8001d24:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d26:	2305      	movs	r3, #5
 8001d28:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4867      	ldr	r0, [pc, #412]	; (8001ed0 <HAL_I2S_MspInit+0x254>)
 8001d32:	f000 fec1 	bl	8002ab8 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001d36:	4b67      	ldr	r3, [pc, #412]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d38:	4a67      	ldr	r2, [pc, #412]	; (8001ed8 <HAL_I2S_MspInit+0x25c>)
 8001d3a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001d3c:	4b65      	ldr	r3, [pc, #404]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d42:	4b64      	ldr	r3, [pc, #400]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d48:	4b62      	ldr	r3, [pc, #392]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d4e:	4b61      	ldr	r3, [pc, #388]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d54:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001d56:	4b5f      	ldr	r3, [pc, #380]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d5c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001d5e:	4b5d      	ldr	r3, [pc, #372]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d60:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d64:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001d66:	4b5b      	ldr	r3, [pc, #364]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d6c:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d6e:	4b59      	ldr	r3, [pc, #356]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d74:	4b57      	ldr	r3, [pc, #348]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001d7a:	4856      	ldr	r0, [pc, #344]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d7c:	f000 fb2c 	bl	80023d8 <HAL_DMA_Init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_I2S_MspInit+0x10e>
    {
      Error_Handler();
 8001d86:	f7ff f909 	bl	8000f9c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a51      	ldr	r2, [pc, #324]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d90:	4a50      	ldr	r2, [pc, #320]	; (8001ed4 <HAL_I2S_MspInit+0x258>)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001d96:	2200      	movs	r2, #0
 8001d98:	2100      	movs	r1, #0
 8001d9a:	2024      	movs	r0, #36	; 0x24
 8001d9c:	f000 fae5 	bl	800236a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001da0:	2024      	movs	r0, #36	; 0x24
 8001da2:	f000 fafe 	bl	80023a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001da6:	e088      	b.n	8001eba <HAL_I2S_MspInit+0x23e>
  else if(hi2s->Instance==SPI3)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a4b      	ldr	r2, [pc, #300]	; (8001edc <HAL_I2S_MspInit+0x260>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	f040 8083 	bne.w	8001eba <HAL_I2S_MspInit+0x23e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	4b43      	ldr	r3, [pc, #268]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbc:	4a42      	ldr	r2, [pc, #264]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001dbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dc2:	6413      	str	r3, [r2, #64]	; 0x40
 8001dc4:	4b40      	ldr	r3, [pc, #256]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001dcc:	617b      	str	r3, [r7, #20]
 8001dce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	4b3c      	ldr	r3, [pc, #240]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd8:	4a3b      	ldr	r2, [pc, #236]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001dda:	f043 0301 	orr.w	r3, r3, #1
 8001dde:	6313      	str	r3, [r2, #48]	; 0x30
 8001de0:	4b39      	ldr	r3, [pc, #228]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	4b35      	ldr	r3, [pc, #212]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df4:	4a34      	ldr	r2, [pc, #208]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001df6:	f043 0304 	orr.w	r3, r3, #4
 8001dfa:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfc:	4b32      	ldr	r3, [pc, #200]	; (8001ec8 <HAL_I2S_MspInit+0x24c>)
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e08:	2310      	movs	r3, #16
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e14:	2300      	movs	r3, #0
 8001e16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e18:	2306      	movs	r3, #6
 8001e1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e20:	4619      	mov	r1, r3
 8001e22:	482f      	ldr	r0, [pc, #188]	; (8001ee0 <HAL_I2S_MspInit+0x264>)
 8001e24:	f000 fe48 	bl	8002ab8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8001e28:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001e2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e36:	2300      	movs	r3, #0
 8001e38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e3a:	2306      	movs	r3, #6
 8001e3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e42:	4619      	mov	r1, r3
 8001e44:	4822      	ldr	r0, [pc, #136]	; (8001ed0 <HAL_I2S_MspInit+0x254>)
 8001e46:	f000 fe37 	bl	8002ab8 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001e4a:	4b26      	ldr	r3, [pc, #152]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e4c:	4a26      	ldr	r2, [pc, #152]	; (8001ee8 <HAL_I2S_MspInit+0x26c>)
 8001e4e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001e50:	4b24      	ldr	r3, [pc, #144]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e56:	4b23      	ldr	r3, [pc, #140]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e58:	2240      	movs	r2, #64	; 0x40
 8001e5a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e5c:	4b21      	ldr	r3, [pc, #132]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e62:	4b20      	ldr	r3, [pc, #128]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e68:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e70:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e72:	4b1c      	ldr	r3, [pc, #112]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e78:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001e7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e80:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e88:	4b16      	ldr	r3, [pc, #88]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001e8e:	4815      	ldr	r0, [pc, #84]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001e90:	f000 faa2 	bl	80023d8 <HAL_DMA_Init>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_I2S_MspInit+0x222>
      Error_Handler();
 8001e9a:	f7ff f87f 	bl	8000f9c <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a10      	ldr	r2, [pc, #64]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001ea2:	639a      	str	r2, [r3, #56]	; 0x38
 8001ea4:	4a0f      	ldr	r2, [pc, #60]	; (8001ee4 <HAL_I2S_MspInit+0x268>)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2100      	movs	r1, #0
 8001eae:	2033      	movs	r0, #51	; 0x33
 8001eb0:	f000 fa5b 	bl	800236a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001eb4:	2033      	movs	r0, #51	; 0x33
 8001eb6:	f000 fa74 	bl	80023a2 <HAL_NVIC_EnableIRQ>
}
 8001eba:	bf00      	nop
 8001ebc:	3738      	adds	r7, #56	; 0x38
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40003800 	.word	0x40003800
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40020400 	.word	0x40020400
 8001ed0:	40020800 	.word	0x40020800
 8001ed4:	20000178 	.word	0x20000178
 8001ed8:	40026058 	.word	0x40026058
 8001edc:	40003c00 	.word	0x40003c00
 8001ee0:	40020000 	.word	0x40020000
 8001ee4:	200001d8 	.word	0x200001d8
 8001ee8:	40026088 	.word	0x40026088

08001eec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ef0:	e7fe      	b.n	8001ef0 <NMI_Handler+0x4>

08001ef2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ef6:	e7fe      	b.n	8001ef6 <HardFault_Handler+0x4>

08001ef8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001efc:	e7fe      	b.n	8001efc <MemManage_Handler+0x4>

08001efe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f02:	e7fe      	b.n	8001f02 <BusFault_Handler+0x4>

08001f04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f08:	e7fe      	b.n	8001f08 <UsageFault_Handler+0x4>

08001f0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f26:	b480      	push	{r7}
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f38:	f000 f8f8 	bl	800212c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001f44:	4802      	ldr	r0, [pc, #8]	; (8001f50 <DMA1_Stream3_IRQHandler+0x10>)
 8001f46:	f000 fb4d 	bl	80025e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20000178 	.word	0x20000178

08001f54 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001f58:	4802      	ldr	r0, [pc, #8]	; (8001f64 <DMA1_Stream5_IRQHandler+0x10>)
 8001f5a:	f000 fb43 	bl	80025e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	200001d8 	.word	0x200001d8

08001f68 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8001f6c:	4802      	ldr	r0, [pc, #8]	; (8001f78 <SPI2_IRQHandler+0x10>)
 8001f6e:	f003 ff1b 	bl	8005da8 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	200012cc 	.word	0x200012cc

08001f7c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8001f80:	4802      	ldr	r0, [pc, #8]	; (8001f8c <SPI3_IRQHandler+0x10>)
 8001f82:	f003 ff11 	bl	8005da8 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20001314 	.word	0x20001314

08001f90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001f94:	4802      	ldr	r0, [pc, #8]	; (8001fa0 <OTG_FS_IRQHandler+0x10>)
 8001f96:	f001 f9c7 	bl	8003328 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200037a4 	.word	0x200037a4

08001fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fac:	4a14      	ldr	r2, [pc, #80]	; (8002000 <_sbrk+0x5c>)
 8001fae:	4b15      	ldr	r3, [pc, #84]	; (8002004 <_sbrk+0x60>)
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb8:	4b13      	ldr	r3, [pc, #76]	; (8002008 <_sbrk+0x64>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d102      	bne.n	8001fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fc0:	4b11      	ldr	r3, [pc, #68]	; (8002008 <_sbrk+0x64>)
 8001fc2:	4a12      	ldr	r2, [pc, #72]	; (800200c <_sbrk+0x68>)
 8001fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fc6:	4b10      	ldr	r3, [pc, #64]	; (8002008 <_sbrk+0x64>)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4413      	add	r3, r2
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d207      	bcs.n	8001fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fd4:	f009 fbb6 	bl	800b744 <__errno>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	220c      	movs	r2, #12
 8001fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fde:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe2:	e009      	b.n	8001ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fe4:	4b08      	ldr	r3, [pc, #32]	; (8002008 <_sbrk+0x64>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fea:	4b07      	ldr	r3, [pc, #28]	; (8002008 <_sbrk+0x64>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	4a05      	ldr	r2, [pc, #20]	; (8002008 <_sbrk+0x64>)
 8001ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20020000 	.word	0x20020000
 8002004:	00000400 	.word	0x00000400
 8002008:	20000104 	.word	0x20000104
 800200c:	20003ab8 	.word	0x20003ab8

08002010 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002014:	4b06      	ldr	r3, [pc, #24]	; (8002030 <SystemInit+0x20>)
 8002016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800201a:	4a05      	ldr	r2, [pc, #20]	; (8002030 <SystemInit+0x20>)
 800201c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002020:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <Reset_Handler>:
 8002034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800206c <LoopFillZerobss+0x12>
 8002038:	480d      	ldr	r0, [pc, #52]	; (8002070 <LoopFillZerobss+0x16>)
 800203a:	490e      	ldr	r1, [pc, #56]	; (8002074 <LoopFillZerobss+0x1a>)
 800203c:	4a0e      	ldr	r2, [pc, #56]	; (8002078 <LoopFillZerobss+0x1e>)
 800203e:	2300      	movs	r3, #0
 8002040:	e002      	b.n	8002048 <LoopCopyDataInit>

08002042 <CopyDataInit>:
 8002042:	58d4      	ldr	r4, [r2, r3]
 8002044:	50c4      	str	r4, [r0, r3]
 8002046:	3304      	adds	r3, #4

08002048 <LoopCopyDataInit>:
 8002048:	18c4      	adds	r4, r0, r3
 800204a:	428c      	cmp	r4, r1
 800204c:	d3f9      	bcc.n	8002042 <CopyDataInit>
 800204e:	4a0b      	ldr	r2, [pc, #44]	; (800207c <LoopFillZerobss+0x22>)
 8002050:	4c0b      	ldr	r4, [pc, #44]	; (8002080 <LoopFillZerobss+0x26>)
 8002052:	2300      	movs	r3, #0
 8002054:	e001      	b.n	800205a <LoopFillZerobss>

08002056 <FillZerobss>:
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	3204      	adds	r2, #4

0800205a <LoopFillZerobss>:
 800205a:	42a2      	cmp	r2, r4
 800205c:	d3fb      	bcc.n	8002056 <FillZerobss>
 800205e:	f7ff ffd7 	bl	8002010 <SystemInit>
 8002062:	f009 fb75 	bl	800b750 <__libc_init_array>
 8002066:	f7fe fcf3 	bl	8000a50 <main>
 800206a:	4770      	bx	lr
 800206c:	20020000 	.word	0x20020000
 8002070:	20000000 	.word	0x20000000
 8002074:	20000090 	.word	0x20000090
 8002078:	0800bce4 	.word	0x0800bce4
 800207c:	20000090 	.word	0x20000090
 8002080:	20003ab8 	.word	0x20003ab8

08002084 <ADC_IRQHandler>:
 8002084:	e7fe      	b.n	8002084 <ADC_IRQHandler>
	...

08002088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800208c:	4b0e      	ldr	r3, [pc, #56]	; (80020c8 <HAL_Init+0x40>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a0d      	ldr	r2, [pc, #52]	; (80020c8 <HAL_Init+0x40>)
 8002092:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002096:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002098:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <HAL_Init+0x40>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a0a      	ldr	r2, [pc, #40]	; (80020c8 <HAL_Init+0x40>)
 800209e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <HAL_Init+0x40>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a07      	ldr	r2, [pc, #28]	; (80020c8 <HAL_Init+0x40>)
 80020aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020b0:	2003      	movs	r0, #3
 80020b2:	f000 f94f 	bl	8002354 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020b6:	200f      	movs	r0, #15
 80020b8:	f000 f808 	bl	80020cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020bc:	f7ff fd6e 	bl	8001b9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40023c00 	.word	0x40023c00

080020cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020d4:	4b12      	ldr	r3, [pc, #72]	; (8002120 <HAL_InitTick+0x54>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4b12      	ldr	r3, [pc, #72]	; (8002124 <HAL_InitTick+0x58>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	4619      	mov	r1, r3
 80020de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 f967 	bl	80023be <HAL_SYSTICK_Config>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e00e      	b.n	8002118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2b0f      	cmp	r3, #15
 80020fe:	d80a      	bhi.n	8002116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002100:	2200      	movs	r2, #0
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	f04f 30ff 	mov.w	r0, #4294967295
 8002108:	f000 f92f 	bl	800236a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800210c:	4a06      	ldr	r2, [pc, #24]	; (8002128 <HAL_InitTick+0x5c>)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	e000      	b.n	8002118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
}
 8002118:	4618      	mov	r0, r3
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20000000 	.word	0x20000000
 8002124:	20000008 	.word	0x20000008
 8002128:	20000004 	.word	0x20000004

0800212c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002130:	4b06      	ldr	r3, [pc, #24]	; (800214c <HAL_IncTick+0x20>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	461a      	mov	r2, r3
 8002136:	4b06      	ldr	r3, [pc, #24]	; (8002150 <HAL_IncTick+0x24>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4413      	add	r3, r2
 800213c:	4a04      	ldr	r2, [pc, #16]	; (8002150 <HAL_IncTick+0x24>)
 800213e:	6013      	str	r3, [r2, #0]
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	20000008 	.word	0x20000008
 8002150:	2000135c 	.word	0x2000135c

08002154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  return uwTick;
 8002158:	4b03      	ldr	r3, [pc, #12]	; (8002168 <HAL_GetTick+0x14>)
 800215a:	681b      	ldr	r3, [r3, #0]
}
 800215c:	4618      	mov	r0, r3
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	2000135c 	.word	0x2000135c

0800216c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002174:	f7ff ffee 	bl	8002154 <HAL_GetTick>
 8002178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002184:	d005      	beq.n	8002192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002186:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <HAL_Delay+0x44>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	461a      	mov	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4413      	add	r3, r2
 8002190:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002192:	bf00      	nop
 8002194:	f7ff ffde 	bl	8002154 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d8f7      	bhi.n	8002194 <HAL_Delay+0x28>
  {
  }
}
 80021a4:	bf00      	nop
 80021a6:	bf00      	nop
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000008 	.word	0x20000008

080021b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <__NVIC_SetPriorityGrouping+0x44>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021d0:	4013      	ands	r3, r2
 80021d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021e6:	4a04      	ldr	r2, [pc, #16]	; (80021f8 <__NVIC_SetPriorityGrouping+0x44>)
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	60d3      	str	r3, [r2, #12]
}
 80021ec:	bf00      	nop
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	e000ed00 	.word	0xe000ed00

080021fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002200:	4b04      	ldr	r3, [pc, #16]	; (8002214 <__NVIC_GetPriorityGrouping+0x18>)
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	0a1b      	lsrs	r3, r3, #8
 8002206:	f003 0307 	and.w	r3, r3, #7
}
 800220a:	4618      	mov	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002226:	2b00      	cmp	r3, #0
 8002228:	db0b      	blt.n	8002242 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	f003 021f 	and.w	r2, r3, #31
 8002230:	4907      	ldr	r1, [pc, #28]	; (8002250 <__NVIC_EnableIRQ+0x38>)
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	095b      	lsrs	r3, r3, #5
 8002238:	2001      	movs	r0, #1
 800223a:	fa00 f202 	lsl.w	r2, r0, r2
 800223e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	e000e100 	.word	0xe000e100

08002254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	6039      	str	r1, [r7, #0]
 800225e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002264:	2b00      	cmp	r3, #0
 8002266:	db0a      	blt.n	800227e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	b2da      	uxtb	r2, r3
 800226c:	490c      	ldr	r1, [pc, #48]	; (80022a0 <__NVIC_SetPriority+0x4c>)
 800226e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002272:	0112      	lsls	r2, r2, #4
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	440b      	add	r3, r1
 8002278:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800227c:	e00a      	b.n	8002294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4908      	ldr	r1, [pc, #32]	; (80022a4 <__NVIC_SetPriority+0x50>)
 8002284:	79fb      	ldrb	r3, [r7, #7]
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	3b04      	subs	r3, #4
 800228c:	0112      	lsls	r2, r2, #4
 800228e:	b2d2      	uxtb	r2, r2
 8002290:	440b      	add	r3, r1
 8002292:	761a      	strb	r2, [r3, #24]
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	e000e100 	.word	0xe000e100
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b089      	sub	sp, #36	; 0x24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	f1c3 0307 	rsb	r3, r3, #7
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	bf28      	it	cs
 80022c6:	2304      	movcs	r3, #4
 80022c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	3304      	adds	r3, #4
 80022ce:	2b06      	cmp	r3, #6
 80022d0:	d902      	bls.n	80022d8 <NVIC_EncodePriority+0x30>
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3b03      	subs	r3, #3
 80022d6:	e000      	b.n	80022da <NVIC_EncodePriority+0x32>
 80022d8:	2300      	movs	r3, #0
 80022da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022dc:	f04f 32ff 	mov.w	r2, #4294967295
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43da      	mvns	r2, r3
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	401a      	ands	r2, r3
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f0:	f04f 31ff 	mov.w	r1, #4294967295
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	fa01 f303 	lsl.w	r3, r1, r3
 80022fa:	43d9      	mvns	r1, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002300:	4313      	orrs	r3, r2
         );
}
 8002302:	4618      	mov	r0, r3
 8002304:	3724      	adds	r7, #36	; 0x24
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
	...

08002310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3b01      	subs	r3, #1
 800231c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002320:	d301      	bcc.n	8002326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002322:	2301      	movs	r3, #1
 8002324:	e00f      	b.n	8002346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002326:	4a0a      	ldr	r2, [pc, #40]	; (8002350 <SysTick_Config+0x40>)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3b01      	subs	r3, #1
 800232c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800232e:	210f      	movs	r1, #15
 8002330:	f04f 30ff 	mov.w	r0, #4294967295
 8002334:	f7ff ff8e 	bl	8002254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002338:	4b05      	ldr	r3, [pc, #20]	; (8002350 <SysTick_Config+0x40>)
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800233e:	4b04      	ldr	r3, [pc, #16]	; (8002350 <SysTick_Config+0x40>)
 8002340:	2207      	movs	r2, #7
 8002342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	e000e010 	.word	0xe000e010

08002354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff ff29 	bl	80021b4 <__NVIC_SetPriorityGrouping>
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	4603      	mov	r3, r0
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
 8002376:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800237c:	f7ff ff3e 	bl	80021fc <__NVIC_GetPriorityGrouping>
 8002380:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	6978      	ldr	r0, [r7, #20]
 8002388:	f7ff ff8e 	bl	80022a8 <NVIC_EncodePriority>
 800238c:	4602      	mov	r2, r0
 800238e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff ff5d 	bl	8002254 <__NVIC_SetPriority>
}
 800239a:	bf00      	nop
 800239c:	3718      	adds	r7, #24
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	4603      	mov	r3, r0
 80023aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff ff31 	bl	8002218 <__NVIC_EnableIRQ>
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff ffa2 	bl	8002310 <SysTick_Config>
 80023cc:	4603      	mov	r3, r0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80023e4:	f7ff feb6 	bl	8002154 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d101      	bne.n	80023f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e099      	b.n	8002528 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2202      	movs	r2, #2
 80023f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f022 0201 	bic.w	r2, r2, #1
 8002412:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002414:	e00f      	b.n	8002436 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002416:	f7ff fe9d 	bl	8002154 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b05      	cmp	r3, #5
 8002422:	d908      	bls.n	8002436 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2220      	movs	r2, #32
 8002428:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2203      	movs	r2, #3
 800242e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e078      	b.n	8002528 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1e8      	bne.n	8002416 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	4b38      	ldr	r3, [pc, #224]	; (8002530 <HAL_DMA_Init+0x158>)
 8002450:	4013      	ands	r3, r2
 8002452:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002462:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800246e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800247a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002482:	697a      	ldr	r2, [r7, #20]
 8002484:	4313      	orrs	r3, r2
 8002486:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248c:	2b04      	cmp	r3, #4
 800248e:	d107      	bne.n	80024a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002498:	4313      	orrs	r3, r2
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	4313      	orrs	r3, r2
 800249e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	697a      	ldr	r2, [r7, #20]
 80024a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	f023 0307 	bic.w	r3, r3, #7
 80024b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	4313      	orrs	r3, r2
 80024c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c6:	2b04      	cmp	r3, #4
 80024c8:	d117      	bne.n	80024fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00e      	beq.n	80024fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 fa6f 	bl	80029c0 <DMA_CheckFifoParam>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d008      	beq.n	80024fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2240      	movs	r2, #64	; 0x40
 80024ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80024f6:	2301      	movs	r3, #1
 80024f8:	e016      	b.n	8002528 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 fa26 	bl	8002954 <DMA_CalcBaseAndBitshift>
 8002508:	4603      	mov	r3, r0
 800250a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002510:	223f      	movs	r2, #63	; 0x3f
 8002512:	409a      	lsls	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	f010803f 	.word	0xf010803f

08002534 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
 8002540:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800254a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_DMA_Start_IT+0x26>
 8002556:	2302      	movs	r3, #2
 8002558:	e040      	b.n	80025dc <HAL_DMA_Start_IT+0xa8>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b01      	cmp	r3, #1
 800256c:	d12f      	bne.n	80025ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2202      	movs	r2, #2
 8002572:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2200      	movs	r2, #0
 800257a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	68b9      	ldr	r1, [r7, #8]
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f000 f9b8 	bl	80028f8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800258c:	223f      	movs	r2, #63	; 0x3f
 800258e:	409a      	lsls	r2, r3
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f042 0216 	orr.w	r2, r2, #22
 80025a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d007      	beq.n	80025bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0208 	orr.w	r2, r2, #8
 80025ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0201 	orr.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	e005      	b.n	80025da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025d6:	2302      	movs	r3, #2
 80025d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80025da:	7dfb      	ldrb	r3, [r7, #23]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80025f0:	4b92      	ldr	r3, [pc, #584]	; (800283c <HAL_DMA_IRQHandler+0x258>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a92      	ldr	r2, [pc, #584]	; (8002840 <HAL_DMA_IRQHandler+0x25c>)
 80025f6:	fba2 2303 	umull	r2, r3, r2, r3
 80025fa:	0a9b      	lsrs	r3, r3, #10
 80025fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002602:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800260e:	2208      	movs	r2, #8
 8002610:	409a      	lsls	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	4013      	ands	r3, r2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d01a      	beq.n	8002650 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0304 	and.w	r3, r3, #4
 8002624:	2b00      	cmp	r3, #0
 8002626:	d013      	beq.n	8002650 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0204 	bic.w	r2, r2, #4
 8002636:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800263c:	2208      	movs	r2, #8
 800263e:	409a      	lsls	r2, r3
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002648:	f043 0201 	orr.w	r2, r3, #1
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002654:	2201      	movs	r2, #1
 8002656:	409a      	lsls	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	4013      	ands	r3, r2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d012      	beq.n	8002686 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00b      	beq.n	8002686 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002672:	2201      	movs	r2, #1
 8002674:	409a      	lsls	r2, r3
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800267e:	f043 0202 	orr.w	r2, r3, #2
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268a:	2204      	movs	r2, #4
 800268c:	409a      	lsls	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	4013      	ands	r3, r2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d012      	beq.n	80026bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00b      	beq.n	80026bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a8:	2204      	movs	r2, #4
 80026aa:	409a      	lsls	r2, r3
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b4:	f043 0204 	orr.w	r2, r3, #4
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c0:	2210      	movs	r2, #16
 80026c2:	409a      	lsls	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4013      	ands	r3, r2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d043      	beq.n	8002754 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0308 	and.w	r3, r3, #8
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d03c      	beq.n	8002754 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026de:	2210      	movs	r2, #16
 80026e0:	409a      	lsls	r2, r3
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d018      	beq.n	8002726 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d108      	bne.n	8002714 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	2b00      	cmp	r3, #0
 8002708:	d024      	beq.n	8002754 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	4798      	blx	r3
 8002712:	e01f      	b.n	8002754 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002718:	2b00      	cmp	r3, #0
 800271a:	d01b      	beq.n	8002754 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	4798      	blx	r3
 8002724:	e016      	b.n	8002754 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002730:	2b00      	cmp	r3, #0
 8002732:	d107      	bne.n	8002744 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 0208 	bic.w	r2, r2, #8
 8002742:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	2b00      	cmp	r3, #0
 800274a:	d003      	beq.n	8002754 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002758:	2220      	movs	r2, #32
 800275a:	409a      	lsls	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4013      	ands	r3, r2
 8002760:	2b00      	cmp	r3, #0
 8002762:	f000 808e 	beq.w	8002882 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0310 	and.w	r3, r3, #16
 8002770:	2b00      	cmp	r3, #0
 8002772:	f000 8086 	beq.w	8002882 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800277a:	2220      	movs	r2, #32
 800277c:	409a      	lsls	r2, r3
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b05      	cmp	r3, #5
 800278c:	d136      	bne.n	80027fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 0216 	bic.w	r2, r2, #22
 800279c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	695a      	ldr	r2, [r3, #20]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d103      	bne.n	80027be <HAL_DMA_IRQHandler+0x1da>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d007      	beq.n	80027ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f022 0208 	bic.w	r2, r2, #8
 80027cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d2:	223f      	movs	r2, #63	; 0x3f
 80027d4:	409a      	lsls	r2, r3
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d07d      	beq.n	80028ee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	4798      	blx	r3
        }
        return;
 80027fa:	e078      	b.n	80028ee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d01c      	beq.n	8002844 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d108      	bne.n	800282a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281c:	2b00      	cmp	r3, #0
 800281e:	d030      	beq.n	8002882 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	4798      	blx	r3
 8002828:	e02b      	b.n	8002882 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800282e:	2b00      	cmp	r3, #0
 8002830:	d027      	beq.n	8002882 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	4798      	blx	r3
 800283a:	e022      	b.n	8002882 <HAL_DMA_IRQHandler+0x29e>
 800283c:	20000000 	.word	0x20000000
 8002840:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800284e:	2b00      	cmp	r3, #0
 8002850:	d10f      	bne.n	8002872 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0210 	bic.w	r2, r2, #16
 8002860:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002886:	2b00      	cmp	r3, #0
 8002888:	d032      	beq.n	80028f0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d022      	beq.n	80028dc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2205      	movs	r2, #5
 800289a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0201 	bic.w	r2, r2, #1
 80028ac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	3301      	adds	r3, #1
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	697a      	ldr	r2, [r7, #20]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d307      	bcc.n	80028ca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1f2      	bne.n	80028ae <HAL_DMA_IRQHandler+0x2ca>
 80028c8:	e000      	b.n	80028cc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80028ca:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	4798      	blx	r3
 80028ec:	e000      	b.n	80028f0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80028ee:	bf00      	nop
    }
  }
}
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop

080028f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
 8002904:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002914:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	2b40      	cmp	r3, #64	; 0x40
 8002924:	d108      	bne.n	8002938 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002936:	e007      	b.n	8002948 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	60da      	str	r2, [r3, #12]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	b2db      	uxtb	r3, r3
 8002962:	3b10      	subs	r3, #16
 8002964:	4a14      	ldr	r2, [pc, #80]	; (80029b8 <DMA_CalcBaseAndBitshift+0x64>)
 8002966:	fba2 2303 	umull	r2, r3, r2, r3
 800296a:	091b      	lsrs	r3, r3, #4
 800296c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800296e:	4a13      	ldr	r2, [pc, #76]	; (80029bc <DMA_CalcBaseAndBitshift+0x68>)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4413      	add	r3, r2
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	461a      	mov	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2b03      	cmp	r3, #3
 8002980:	d909      	bls.n	8002996 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800298a:	f023 0303 	bic.w	r3, r3, #3
 800298e:	1d1a      	adds	r2, r3, #4
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	659a      	str	r2, [r3, #88]	; 0x58
 8002994:	e007      	b.n	80029a6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800299e:	f023 0303 	bic.w	r3, r3, #3
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3714      	adds	r7, #20
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	aaaaaaab 	.word	0xaaaaaaab
 80029bc:	0800bcb8 	.word	0x0800bcb8

080029c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029c8:	2300      	movs	r3, #0
 80029ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d11f      	bne.n	8002a1a <DMA_CheckFifoParam+0x5a>
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b03      	cmp	r3, #3
 80029de:	d856      	bhi.n	8002a8e <DMA_CheckFifoParam+0xce>
 80029e0:	a201      	add	r2, pc, #4	; (adr r2, 80029e8 <DMA_CheckFifoParam+0x28>)
 80029e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e6:	bf00      	nop
 80029e8:	080029f9 	.word	0x080029f9
 80029ec:	08002a0b 	.word	0x08002a0b
 80029f0:	080029f9 	.word	0x080029f9
 80029f4:	08002a8f 	.word	0x08002a8f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d046      	beq.n	8002a92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a08:	e043      	b.n	8002a92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a12:	d140      	bne.n	8002a96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a18:	e03d      	b.n	8002a96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a22:	d121      	bne.n	8002a68 <DMA_CheckFifoParam+0xa8>
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	2b03      	cmp	r3, #3
 8002a28:	d837      	bhi.n	8002a9a <DMA_CheckFifoParam+0xda>
 8002a2a:	a201      	add	r2, pc, #4	; (adr r2, 8002a30 <DMA_CheckFifoParam+0x70>)
 8002a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a30:	08002a41 	.word	0x08002a41
 8002a34:	08002a47 	.word	0x08002a47
 8002a38:	08002a41 	.word	0x08002a41
 8002a3c:	08002a59 	.word	0x08002a59
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	73fb      	strb	r3, [r7, #15]
      break;
 8002a44:	e030      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d025      	beq.n	8002a9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a56:	e022      	b.n	8002a9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a60:	d11f      	bne.n	8002aa2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a66:	e01c      	b.n	8002aa2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d903      	bls.n	8002a76 <DMA_CheckFifoParam+0xb6>
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d003      	beq.n	8002a7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a74:	e018      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	73fb      	strb	r3, [r7, #15]
      break;
 8002a7a:	e015      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00e      	beq.n	8002aa6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a8c:	e00b      	b.n	8002aa6 <DMA_CheckFifoParam+0xe6>
      break;
 8002a8e:	bf00      	nop
 8002a90:	e00a      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002a92:	bf00      	nop
 8002a94:	e008      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002a96:	bf00      	nop
 8002a98:	e006      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002a9a:	bf00      	nop
 8002a9c:	e004      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002a9e:	bf00      	nop
 8002aa0:	e002      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002aa2:	bf00      	nop
 8002aa4:	e000      	b.n	8002aa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002aa6:	bf00      	nop
    }
  } 
  
  return status; 
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop

08002ab8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	; 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
 8002ad2:	e16b      	b.n	8002dac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	f040 815a 	bne.w	8002da6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d005      	beq.n	8002b0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d130      	bne.n	8002b6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	2203      	movs	r2, #3
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b40:	2201      	movs	r2, #1
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	091b      	lsrs	r3, r3, #4
 8002b56:	f003 0201 	and.w	r2, r3, #1
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f003 0303 	and.w	r3, r3, #3
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d017      	beq.n	8002ba8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	2203      	movs	r2, #3
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 0303 	and.w	r3, r3, #3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d123      	bne.n	8002bfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	08da      	lsrs	r2, r3, #3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3208      	adds	r2, #8
 8002bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	220f      	movs	r2, #15
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	08da      	lsrs	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	3208      	adds	r2, #8
 8002bf6:	69b9      	ldr	r1, [r7, #24]
 8002bf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	2203      	movs	r2, #3
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	4013      	ands	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f003 0203 	and.w	r2, r3, #3
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 80b4 	beq.w	8002da6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	4b60      	ldr	r3, [pc, #384]	; (8002dc4 <HAL_GPIO_Init+0x30c>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c46:	4a5f      	ldr	r2, [pc, #380]	; (8002dc4 <HAL_GPIO_Init+0x30c>)
 8002c48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c4e:	4b5d      	ldr	r3, [pc, #372]	; (8002dc4 <HAL_GPIO_Init+0x30c>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c5a:	4a5b      	ldr	r2, [pc, #364]	; (8002dc8 <HAL_GPIO_Init+0x310>)
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	089b      	lsrs	r3, r3, #2
 8002c60:	3302      	adds	r3, #2
 8002c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	f003 0303 	and.w	r3, r3, #3
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	220f      	movs	r2, #15
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43db      	mvns	r3, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a52      	ldr	r2, [pc, #328]	; (8002dcc <HAL_GPIO_Init+0x314>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d02b      	beq.n	8002cde <HAL_GPIO_Init+0x226>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a51      	ldr	r2, [pc, #324]	; (8002dd0 <HAL_GPIO_Init+0x318>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d025      	beq.n	8002cda <HAL_GPIO_Init+0x222>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a50      	ldr	r2, [pc, #320]	; (8002dd4 <HAL_GPIO_Init+0x31c>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d01f      	beq.n	8002cd6 <HAL_GPIO_Init+0x21e>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a4f      	ldr	r2, [pc, #316]	; (8002dd8 <HAL_GPIO_Init+0x320>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d019      	beq.n	8002cd2 <HAL_GPIO_Init+0x21a>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a4e      	ldr	r2, [pc, #312]	; (8002ddc <HAL_GPIO_Init+0x324>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d013      	beq.n	8002cce <HAL_GPIO_Init+0x216>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a4d      	ldr	r2, [pc, #308]	; (8002de0 <HAL_GPIO_Init+0x328>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d00d      	beq.n	8002cca <HAL_GPIO_Init+0x212>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a4c      	ldr	r2, [pc, #304]	; (8002de4 <HAL_GPIO_Init+0x32c>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d007      	beq.n	8002cc6 <HAL_GPIO_Init+0x20e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a4b      	ldr	r2, [pc, #300]	; (8002de8 <HAL_GPIO_Init+0x330>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d101      	bne.n	8002cc2 <HAL_GPIO_Init+0x20a>
 8002cbe:	2307      	movs	r3, #7
 8002cc0:	e00e      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cc2:	2308      	movs	r3, #8
 8002cc4:	e00c      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cc6:	2306      	movs	r3, #6
 8002cc8:	e00a      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cca:	2305      	movs	r3, #5
 8002ccc:	e008      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cce:	2304      	movs	r3, #4
 8002cd0:	e006      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e004      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	e002      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e000      	b.n	8002ce0 <HAL_GPIO_Init+0x228>
 8002cde:	2300      	movs	r3, #0
 8002ce0:	69fa      	ldr	r2, [r7, #28]
 8002ce2:	f002 0203 	and.w	r2, r2, #3
 8002ce6:	0092      	lsls	r2, r2, #2
 8002ce8:	4093      	lsls	r3, r2
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cf0:	4935      	ldr	r1, [pc, #212]	; (8002dc8 <HAL_GPIO_Init+0x310>)
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	089b      	lsrs	r3, r3, #2
 8002cf6:	3302      	adds	r3, #2
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cfe:	4b3b      	ldr	r3, [pc, #236]	; (8002dec <HAL_GPIO_Init+0x334>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	43db      	mvns	r3, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d22:	4a32      	ldr	r2, [pc, #200]	; (8002dec <HAL_GPIO_Init+0x334>)
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d28:	4b30      	ldr	r3, [pc, #192]	; (8002dec <HAL_GPIO_Init+0x334>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4013      	ands	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d4c:	4a27      	ldr	r2, [pc, #156]	; (8002dec <HAL_GPIO_Init+0x334>)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d52:	4b26      	ldr	r3, [pc, #152]	; (8002dec <HAL_GPIO_Init+0x334>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d76:	4a1d      	ldr	r2, [pc, #116]	; (8002dec <HAL_GPIO_Init+0x334>)
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d7c:	4b1b      	ldr	r3, [pc, #108]	; (8002dec <HAL_GPIO_Init+0x334>)
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	43db      	mvns	r3, r3
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002da0:	4a12      	ldr	r2, [pc, #72]	; (8002dec <HAL_GPIO_Init+0x334>)
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	3301      	adds	r3, #1
 8002daa:	61fb      	str	r3, [r7, #28]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	2b0f      	cmp	r3, #15
 8002db0:	f67f ae90 	bls.w	8002ad4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002db4:	bf00      	nop
 8002db6:	bf00      	nop
 8002db8:	3724      	adds	r7, #36	; 0x24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	40013800 	.word	0x40013800
 8002dcc:	40020000 	.word	0x40020000
 8002dd0:	40020400 	.word	0x40020400
 8002dd4:	40020800 	.word	0x40020800
 8002dd8:	40020c00 	.word	0x40020c00
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	40021400 	.word	0x40021400
 8002de4:	40021800 	.word	0x40021800
 8002de8:	40021c00 	.word	0x40021c00
 8002dec:	40013c00 	.word	0x40013c00

08002df0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	691a      	ldr	r2, [r3, #16]
 8002e00:	887b      	ldrh	r3, [r7, #2]
 8002e02:	4013      	ands	r3, r2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d002      	beq.n	8002e0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	73fb      	strb	r3, [r7, #15]
 8002e0c:	e001      	b.n	8002e12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	807b      	strh	r3, [r7, #2]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e30:	787b      	ldrb	r3, [r7, #1]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e36:	887a      	ldrh	r2, [r7, #2]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e3c:	e003      	b.n	8002e46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e3e:	887b      	ldrh	r3, [r7, #2]
 8002e40:	041a      	lsls	r2, r3, #16
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	619a      	str	r2, [r3, #24]
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002e52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e54:	b08f      	sub	sp, #60	; 0x3c
 8002e56:	af0a      	add	r7, sp, #40	; 0x28
 8002e58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d101      	bne.n	8002e64 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e054      	b.n	8002f0e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d106      	bne.n	8002e84 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f008 f986 	bl	800b190 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2203      	movs	r2, #3
 8002e88:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d102      	bne.n	8002e9e <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f004 f96e 	bl	8007184 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	603b      	str	r3, [r7, #0]
 8002eae:	687e      	ldr	r6, [r7, #4]
 8002eb0:	466d      	mov	r5, sp
 8002eb2:	f106 0410 	add.w	r4, r6, #16
 8002eb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002eba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ebc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ebe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ec2:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ec6:	1d33      	adds	r3, r6, #4
 8002ec8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002eca:	6838      	ldr	r0, [r7, #0]
 8002ecc:	f004 f8e8 	bl	80070a0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f004 f965 	bl	80071a6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	603b      	str	r3, [r7, #0]
 8002ee2:	687e      	ldr	r6, [r7, #4]
 8002ee4:	466d      	mov	r5, sp
 8002ee6:	f106 0410 	add.w	r4, r6, #16
 8002eea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002eee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ef0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ef2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ef6:	e885 0003 	stmia.w	r5, {r0, r1}
 8002efa:	1d33      	adds	r3, r6, #4
 8002efc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002efe:	6838      	ldr	r0, [r7, #0]
 8002f00:	f004 facc 	bl	800749c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3714      	adds	r7, #20
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002f16 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002f16:	b590      	push	{r4, r7, lr}
 8002f18:	b089      	sub	sp, #36	; 0x24
 8002f1a:	af04      	add	r7, sp, #16
 8002f1c:	6078      	str	r0, [r7, #4]
 8002f1e:	4608      	mov	r0, r1
 8002f20:	4611      	mov	r1, r2
 8002f22:	461a      	mov	r2, r3
 8002f24:	4603      	mov	r3, r0
 8002f26:	70fb      	strb	r3, [r7, #3]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	70bb      	strb	r3, [r7, #2]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_HCD_HC_Init+0x28>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e076      	b.n	800302c <HAL_HCD_HC_Init+0x116>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002f46:	78fb      	ldrb	r3, [r7, #3]
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	212c      	movs	r1, #44	; 0x2c
 8002f4c:	fb01 f303 	mul.w	r3, r1, r3
 8002f50:	4413      	add	r3, r2
 8002f52:	333d      	adds	r3, #61	; 0x3d
 8002f54:	2200      	movs	r2, #0
 8002f56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002f58:	78fb      	ldrb	r3, [r7, #3]
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	212c      	movs	r1, #44	; 0x2c
 8002f5e:	fb01 f303 	mul.w	r3, r1, r3
 8002f62:	4413      	add	r3, r2
 8002f64:	3338      	adds	r3, #56	; 0x38
 8002f66:	787a      	ldrb	r2, [r7, #1]
 8002f68:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002f6a:	78fb      	ldrb	r3, [r7, #3]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	212c      	movs	r1, #44	; 0x2c
 8002f70:	fb01 f303 	mul.w	r3, r1, r3
 8002f74:	4413      	add	r3, r2
 8002f76:	3340      	adds	r3, #64	; 0x40
 8002f78:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002f7a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002f7c:	78fb      	ldrb	r3, [r7, #3]
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	212c      	movs	r1, #44	; 0x2c
 8002f82:	fb01 f303 	mul.w	r3, r1, r3
 8002f86:	4413      	add	r3, r2
 8002f88:	3339      	adds	r3, #57	; 0x39
 8002f8a:	78fa      	ldrb	r2, [r7, #3]
 8002f8c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002f8e:	78fb      	ldrb	r3, [r7, #3]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	212c      	movs	r1, #44	; 0x2c
 8002f94:	fb01 f303 	mul.w	r3, r1, r3
 8002f98:	4413      	add	r3, r2
 8002f9a:	333f      	adds	r3, #63	; 0x3f
 8002f9c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002fa0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002fa2:	78fb      	ldrb	r3, [r7, #3]
 8002fa4:	78ba      	ldrb	r2, [r7, #2]
 8002fa6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002faa:	b2d0      	uxtb	r0, r2
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	212c      	movs	r1, #44	; 0x2c
 8002fb0:	fb01 f303 	mul.w	r3, r1, r3
 8002fb4:	4413      	add	r3, r2
 8002fb6:	333a      	adds	r3, #58	; 0x3a
 8002fb8:	4602      	mov	r2, r0
 8002fba:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002fbc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	da09      	bge.n	8002fd8 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002fc4:	78fb      	ldrb	r3, [r7, #3]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	212c      	movs	r1, #44	; 0x2c
 8002fca:	fb01 f303 	mul.w	r3, r1, r3
 8002fce:	4413      	add	r3, r2
 8002fd0:	333b      	adds	r3, #59	; 0x3b
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	701a      	strb	r2, [r3, #0]
 8002fd6:	e008      	b.n	8002fea <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002fd8:	78fb      	ldrb	r3, [r7, #3]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	212c      	movs	r1, #44	; 0x2c
 8002fde:	fb01 f303 	mul.w	r3, r1, r3
 8002fe2:	4413      	add	r3, r2
 8002fe4:	333b      	adds	r3, #59	; 0x3b
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002fea:	78fb      	ldrb	r3, [r7, #3]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	212c      	movs	r1, #44	; 0x2c
 8002ff0:	fb01 f303 	mul.w	r3, r1, r3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	333c      	adds	r3, #60	; 0x3c
 8002ff8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002ffc:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6818      	ldr	r0, [r3, #0]
 8003002:	787c      	ldrb	r4, [r7, #1]
 8003004:	78ba      	ldrb	r2, [r7, #2]
 8003006:	78f9      	ldrb	r1, [r7, #3]
 8003008:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800300a:	9302      	str	r3, [sp, #8]
 800300c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003010:	9301      	str	r3, [sp, #4]
 8003012:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	4623      	mov	r3, r4
 800301a:	f004 fbb9 	bl	8007790 <USB_HC_Init>
 800301e:	4603      	mov	r3, r0
 8003020:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800302a:	7bfb      	ldrb	r3, [r7, #15]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3714      	adds	r7, #20
 8003030:	46bd      	mov	sp, r7
 8003032:	bd90      	pop	{r4, r7, pc}

08003034 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	460b      	mov	r3, r1
 800303e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003040:	2300      	movs	r3, #0
 8003042:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_HCD_HC_Halt+0x1e>
 800304e:	2302      	movs	r3, #2
 8003050:	e00f      	b.n	8003072 <HAL_HCD_HC_Halt+0x3e>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	78fa      	ldrb	r2, [r7, #3]
 8003060:	4611      	mov	r1, r2
 8003062:	4618      	mov	r0, r3
 8003064:	f004 fdf5 	bl	8007c52 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003070:	7bfb      	ldrb	r3, [r7, #15]
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	4608      	mov	r0, r1
 8003086:	4611      	mov	r1, r2
 8003088:	461a      	mov	r2, r3
 800308a:	4603      	mov	r3, r0
 800308c:	70fb      	strb	r3, [r7, #3]
 800308e:	460b      	mov	r3, r1
 8003090:	70bb      	strb	r3, [r7, #2]
 8003092:	4613      	mov	r3, r2
 8003094:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003096:	78fb      	ldrb	r3, [r7, #3]
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	212c      	movs	r1, #44	; 0x2c
 800309c:	fb01 f303 	mul.w	r3, r1, r3
 80030a0:	4413      	add	r3, r2
 80030a2:	333b      	adds	r3, #59	; 0x3b
 80030a4:	78ba      	ldrb	r2, [r7, #2]
 80030a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80030a8:	78fb      	ldrb	r3, [r7, #3]
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	212c      	movs	r1, #44	; 0x2c
 80030ae:	fb01 f303 	mul.w	r3, r1, r3
 80030b2:	4413      	add	r3, r2
 80030b4:	333f      	adds	r3, #63	; 0x3f
 80030b6:	787a      	ldrb	r2, [r7, #1]
 80030b8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80030ba:	7c3b      	ldrb	r3, [r7, #16]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d112      	bne.n	80030e6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	212c      	movs	r1, #44	; 0x2c
 80030c6:	fb01 f303 	mul.w	r3, r1, r3
 80030ca:	4413      	add	r3, r2
 80030cc:	3342      	adds	r3, #66	; 0x42
 80030ce:	2203      	movs	r2, #3
 80030d0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80030d2:	78fb      	ldrb	r3, [r7, #3]
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	212c      	movs	r1, #44	; 0x2c
 80030d8:	fb01 f303 	mul.w	r3, r1, r3
 80030dc:	4413      	add	r3, r2
 80030de:	333d      	adds	r3, #61	; 0x3d
 80030e0:	7f3a      	ldrb	r2, [r7, #28]
 80030e2:	701a      	strb	r2, [r3, #0]
 80030e4:	e008      	b.n	80030f8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030e6:	78fb      	ldrb	r3, [r7, #3]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	212c      	movs	r1, #44	; 0x2c
 80030ec:	fb01 f303 	mul.w	r3, r1, r3
 80030f0:	4413      	add	r3, r2
 80030f2:	3342      	adds	r3, #66	; 0x42
 80030f4:	2202      	movs	r2, #2
 80030f6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80030f8:	787b      	ldrb	r3, [r7, #1]
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	f200 80c6 	bhi.w	800328c <HAL_HCD_HC_SubmitRequest+0x210>
 8003100:	a201      	add	r2, pc, #4	; (adr r2, 8003108 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8003102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003106:	bf00      	nop
 8003108:	08003119 	.word	0x08003119
 800310c:	08003279 	.word	0x08003279
 8003110:	0800317d 	.word	0x0800317d
 8003114:	080031fb 	.word	0x080031fb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8003118:	7c3b      	ldrb	r3, [r7, #16]
 800311a:	2b01      	cmp	r3, #1
 800311c:	f040 80b8 	bne.w	8003290 <HAL_HCD_HC_SubmitRequest+0x214>
 8003120:	78bb      	ldrb	r3, [r7, #2]
 8003122:	2b00      	cmp	r3, #0
 8003124:	f040 80b4 	bne.w	8003290 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8003128:	8b3b      	ldrh	r3, [r7, #24]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d108      	bne.n	8003140 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800312e:	78fb      	ldrb	r3, [r7, #3]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	212c      	movs	r1, #44	; 0x2c
 8003134:	fb01 f303 	mul.w	r3, r1, r3
 8003138:	4413      	add	r3, r2
 800313a:	3355      	adds	r3, #85	; 0x55
 800313c:	2201      	movs	r2, #1
 800313e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003140:	78fb      	ldrb	r3, [r7, #3]
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	212c      	movs	r1, #44	; 0x2c
 8003146:	fb01 f303 	mul.w	r3, r1, r3
 800314a:	4413      	add	r3, r2
 800314c:	3355      	adds	r3, #85	; 0x55
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d109      	bne.n	8003168 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	212c      	movs	r1, #44	; 0x2c
 800315a:	fb01 f303 	mul.w	r3, r1, r3
 800315e:	4413      	add	r3, r2
 8003160:	3342      	adds	r3, #66	; 0x42
 8003162:	2200      	movs	r2, #0
 8003164:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003166:	e093      	b.n	8003290 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003168:	78fb      	ldrb	r3, [r7, #3]
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	212c      	movs	r1, #44	; 0x2c
 800316e:	fb01 f303 	mul.w	r3, r1, r3
 8003172:	4413      	add	r3, r2
 8003174:	3342      	adds	r3, #66	; 0x42
 8003176:	2202      	movs	r2, #2
 8003178:	701a      	strb	r2, [r3, #0]
      break;
 800317a:	e089      	b.n	8003290 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800317c:	78bb      	ldrb	r3, [r7, #2]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d11d      	bne.n	80031be <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003182:	78fb      	ldrb	r3, [r7, #3]
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	212c      	movs	r1, #44	; 0x2c
 8003188:	fb01 f303 	mul.w	r3, r1, r3
 800318c:	4413      	add	r3, r2
 800318e:	3355      	adds	r3, #85	; 0x55
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d109      	bne.n	80031aa <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003196:	78fb      	ldrb	r3, [r7, #3]
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	212c      	movs	r1, #44	; 0x2c
 800319c:	fb01 f303 	mul.w	r3, r1, r3
 80031a0:	4413      	add	r3, r2
 80031a2:	3342      	adds	r3, #66	; 0x42
 80031a4:	2200      	movs	r2, #0
 80031a6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80031a8:	e073      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031aa:	78fb      	ldrb	r3, [r7, #3]
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	212c      	movs	r1, #44	; 0x2c
 80031b0:	fb01 f303 	mul.w	r3, r1, r3
 80031b4:	4413      	add	r3, r2
 80031b6:	3342      	adds	r3, #66	; 0x42
 80031b8:	2202      	movs	r2, #2
 80031ba:	701a      	strb	r2, [r3, #0]
      break;
 80031bc:	e069      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80031be:	78fb      	ldrb	r3, [r7, #3]
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	212c      	movs	r1, #44	; 0x2c
 80031c4:	fb01 f303 	mul.w	r3, r1, r3
 80031c8:	4413      	add	r3, r2
 80031ca:	3354      	adds	r3, #84	; 0x54
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d109      	bne.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031d2:	78fb      	ldrb	r3, [r7, #3]
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	212c      	movs	r1, #44	; 0x2c
 80031d8:	fb01 f303 	mul.w	r3, r1, r3
 80031dc:	4413      	add	r3, r2
 80031de:	3342      	adds	r3, #66	; 0x42
 80031e0:	2200      	movs	r2, #0
 80031e2:	701a      	strb	r2, [r3, #0]
      break;
 80031e4:	e055      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031e6:	78fb      	ldrb	r3, [r7, #3]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	212c      	movs	r1, #44	; 0x2c
 80031ec:	fb01 f303 	mul.w	r3, r1, r3
 80031f0:	4413      	add	r3, r2
 80031f2:	3342      	adds	r3, #66	; 0x42
 80031f4:	2202      	movs	r2, #2
 80031f6:	701a      	strb	r2, [r3, #0]
      break;
 80031f8:	e04b      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80031fa:	78bb      	ldrb	r3, [r7, #2]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d11d      	bne.n	800323c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003200:	78fb      	ldrb	r3, [r7, #3]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	212c      	movs	r1, #44	; 0x2c
 8003206:	fb01 f303 	mul.w	r3, r1, r3
 800320a:	4413      	add	r3, r2
 800320c:	3355      	adds	r3, #85	; 0x55
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d109      	bne.n	8003228 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003214:	78fb      	ldrb	r3, [r7, #3]
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	212c      	movs	r1, #44	; 0x2c
 800321a:	fb01 f303 	mul.w	r3, r1, r3
 800321e:	4413      	add	r3, r2
 8003220:	3342      	adds	r3, #66	; 0x42
 8003222:	2200      	movs	r2, #0
 8003224:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003226:	e034      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003228:	78fb      	ldrb	r3, [r7, #3]
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	212c      	movs	r1, #44	; 0x2c
 800322e:	fb01 f303 	mul.w	r3, r1, r3
 8003232:	4413      	add	r3, r2
 8003234:	3342      	adds	r3, #66	; 0x42
 8003236:	2202      	movs	r2, #2
 8003238:	701a      	strb	r2, [r3, #0]
      break;
 800323a:	e02a      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800323c:	78fb      	ldrb	r3, [r7, #3]
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	212c      	movs	r1, #44	; 0x2c
 8003242:	fb01 f303 	mul.w	r3, r1, r3
 8003246:	4413      	add	r3, r2
 8003248:	3354      	adds	r3, #84	; 0x54
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d109      	bne.n	8003264 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003250:	78fb      	ldrb	r3, [r7, #3]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	212c      	movs	r1, #44	; 0x2c
 8003256:	fb01 f303 	mul.w	r3, r1, r3
 800325a:	4413      	add	r3, r2
 800325c:	3342      	adds	r3, #66	; 0x42
 800325e:	2200      	movs	r2, #0
 8003260:	701a      	strb	r2, [r3, #0]
      break;
 8003262:	e016      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003264:	78fb      	ldrb	r3, [r7, #3]
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	212c      	movs	r1, #44	; 0x2c
 800326a:	fb01 f303 	mul.w	r3, r1, r3
 800326e:	4413      	add	r3, r2
 8003270:	3342      	adds	r3, #66	; 0x42
 8003272:	2202      	movs	r2, #2
 8003274:	701a      	strb	r2, [r3, #0]
      break;
 8003276:	e00c      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003278:	78fb      	ldrb	r3, [r7, #3]
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	212c      	movs	r1, #44	; 0x2c
 800327e:	fb01 f303 	mul.w	r3, r1, r3
 8003282:	4413      	add	r3, r2
 8003284:	3342      	adds	r3, #66	; 0x42
 8003286:	2200      	movs	r2, #0
 8003288:	701a      	strb	r2, [r3, #0]
      break;
 800328a:	e002      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800328c:	bf00      	nop
 800328e:	e000      	b.n	8003292 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003290:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003292:	78fb      	ldrb	r3, [r7, #3]
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	212c      	movs	r1, #44	; 0x2c
 8003298:	fb01 f303 	mul.w	r3, r1, r3
 800329c:	4413      	add	r3, r2
 800329e:	3344      	adds	r3, #68	; 0x44
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80032a4:	78fb      	ldrb	r3, [r7, #3]
 80032a6:	8b3a      	ldrh	r2, [r7, #24]
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	202c      	movs	r0, #44	; 0x2c
 80032ac:	fb00 f303 	mul.w	r3, r0, r3
 80032b0:	440b      	add	r3, r1
 80032b2:	334c      	adds	r3, #76	; 0x4c
 80032b4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80032b6:	78fb      	ldrb	r3, [r7, #3]
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	212c      	movs	r1, #44	; 0x2c
 80032bc:	fb01 f303 	mul.w	r3, r1, r3
 80032c0:	4413      	add	r3, r2
 80032c2:	3360      	adds	r3, #96	; 0x60
 80032c4:	2200      	movs	r2, #0
 80032c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80032c8:	78fb      	ldrb	r3, [r7, #3]
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	212c      	movs	r1, #44	; 0x2c
 80032ce:	fb01 f303 	mul.w	r3, r1, r3
 80032d2:	4413      	add	r3, r2
 80032d4:	3350      	adds	r3, #80	; 0x50
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80032da:	78fb      	ldrb	r3, [r7, #3]
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	212c      	movs	r1, #44	; 0x2c
 80032e0:	fb01 f303 	mul.w	r3, r1, r3
 80032e4:	4413      	add	r3, r2
 80032e6:	3339      	adds	r3, #57	; 0x39
 80032e8:	78fa      	ldrb	r2, [r7, #3]
 80032ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80032ec:	78fb      	ldrb	r3, [r7, #3]
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	212c      	movs	r1, #44	; 0x2c
 80032f2:	fb01 f303 	mul.w	r3, r1, r3
 80032f6:	4413      	add	r3, r2
 80032f8:	3361      	adds	r3, #97	; 0x61
 80032fa:	2200      	movs	r2, #0
 80032fc:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6818      	ldr	r0, [r3, #0]
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	222c      	movs	r2, #44	; 0x2c
 8003306:	fb02 f303 	mul.w	r3, r2, r3
 800330a:	3338      	adds	r3, #56	; 0x38
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	18d1      	adds	r1, r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	b2db      	uxtb	r3, r3
 8003316:	461a      	mov	r2, r3
 8003318:	f004 fb48 	bl	80079ac <USB_HC_StartXfer>
 800331c:	4603      	mov	r3, r0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop

08003328 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4618      	mov	r0, r3
 8003340:	f004 f86b 	bl	800741a <USB_GetMode>
 8003344:	4603      	mov	r3, r0
 8003346:	2b01      	cmp	r3, #1
 8003348:	f040 80f6 	bne.w	8003538 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f004 f84f 	bl	80073f4 <USB_ReadInterrupts>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 80ec 	beq.w	8003536 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f004 f846 	bl	80073f4 <USB_ReadInterrupts>
 8003368:	4603      	mov	r3, r0
 800336a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800336e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003372:	d104      	bne.n	800337e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800337c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f004 f836 	bl	80073f4 <USB_ReadInterrupts>
 8003388:	4603      	mov	r3, r0
 800338a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800338e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003392:	d104      	bne.n	800339e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800339c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f004 f826 	bl	80073f4 <USB_ReadInterrupts>
 80033a8:	4603      	mov	r3, r0
 80033aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033b2:	d104      	bne.n	80033be <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80033bc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f004 f816 	bl	80073f4 <USB_ReadInterrupts>
 80033c8:	4603      	mov	r3, r0
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d103      	bne.n	80033da <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2202      	movs	r2, #2
 80033d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f004 f808 	bl	80073f4 <USB_ReadInterrupts>
 80033e4:	4603      	mov	r3, r0
 80033e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033ee:	d11c      	bne.n	800342a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80033f8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10f      	bne.n	800342a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800340a:	2110      	movs	r1, #16
 800340c:	6938      	ldr	r0, [r7, #16]
 800340e:	f003 ff17 	bl	8007240 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003412:	6938      	ldr	r0, [r7, #16]
 8003414:	f003 ff38 	bl	8007288 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2101      	movs	r1, #1
 800341e:	4618      	mov	r0, r3
 8003420:	f004 f8f0 	bl	8007604 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f007 ff31 	bl	800b28c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4618      	mov	r0, r3
 8003430:	f003 ffe0 	bl	80073f4 <USB_ReadInterrupts>
 8003434:	4603      	mov	r3, r0
 8003436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800343a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800343e:	d102      	bne.n	8003446 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f001 fa03 	bl	800484c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4618      	mov	r0, r3
 800344c:	f003 ffd2 	bl	80073f4 <USB_ReadInterrupts>
 8003450:	4603      	mov	r3, r0
 8003452:	f003 0308 	and.w	r3, r3, #8
 8003456:	2b08      	cmp	r3, #8
 8003458:	d106      	bne.n	8003468 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f007 fefa 	bl	800b254 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2208      	movs	r2, #8
 8003466:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4618      	mov	r0, r3
 800346e:	f003 ffc1 	bl	80073f4 <USB_ReadInterrupts>
 8003472:	4603      	mov	r3, r0
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	2b10      	cmp	r3, #16
 800347a:	d101      	bne.n	8003480 <HAL_HCD_IRQHandler+0x158>
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <HAL_HCD_IRQHandler+0x15a>
 8003480:	2300      	movs	r3, #0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d012      	beq.n	80034ac <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	699a      	ldr	r2, [r3, #24]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0210 	bic.w	r2, r2, #16
 8003494:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f001 f906 	bl	80046a8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699a      	ldr	r2, [r3, #24]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0210 	orr.w	r2, r2, #16
 80034aa:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f003 ff9f 	bl	80073f4 <USB_ReadInterrupts>
 80034b6:	4603      	mov	r3, r0
 80034b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80034c0:	d13a      	bne.n	8003538 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f004 fbb2 	bl	8007c30 <USB_HC_ReadInterrupt>
 80034cc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80034ce:	2300      	movs	r3, #0
 80034d0:	617b      	str	r3, [r7, #20]
 80034d2:	e025      	b.n	8003520 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	fa22 f303 	lsr.w	r3, r2, r3
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d018      	beq.n	800351a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	015a      	lsls	r2, r3, #5
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4413      	add	r3, r2
 80034f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034fe:	d106      	bne.n	800350e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	b2db      	uxtb	r3, r3
 8003504:	4619      	mov	r1, r3
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f8ab 	bl	8003662 <HCD_HC_IN_IRQHandler>
 800350c:	e005      	b.n	800351a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	b2db      	uxtb	r3, r3
 8003512:	4619      	mov	r1, r3
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 fcc6 	bl	8003ea6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	3301      	adds	r3, #1
 800351e:	617b      	str	r3, [r7, #20]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	429a      	cmp	r2, r3
 8003528:	d3d4      	bcc.n	80034d4 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003532:	615a      	str	r2, [r3, #20]
 8003534:	e000      	b.n	8003538 <HAL_HCD_IRQHandler+0x210>
      return;
 8003536:	bf00      	nop
    }
  }
}
 8003538:	3718      	adds	r7, #24
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	b082      	sub	sp, #8
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_HCD_Start+0x16>
 8003550:	2302      	movs	r3, #2
 8003552:	e013      	b.n	800357c <HAL_HCD_Start+0x3e>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2101      	movs	r1, #1
 8003562:	4618      	mov	r0, r3
 8003564:	f004 f8b2 	bl	80076cc <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4618      	mov	r0, r3
 800356e:	f003 fdf8 	bl	8007162 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_HCD_Stop+0x16>
 8003596:	2302      	movs	r3, #2
 8003598:	e00d      	b.n	80035b6 <HAL_HCD_Stop+0x32>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f004 fcac 	bl	8007f04 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f004 f854 	bl	8007678 <USB_ResetPort>
 80035d0:	4603      	mov	r3, r0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80035da:	b480      	push	{r7}
 80035dc:	b083      	sub	sp, #12
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
 80035e2:	460b      	mov	r3, r1
 80035e4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80035e6:	78fb      	ldrb	r3, [r7, #3]
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	212c      	movs	r1, #44	; 0x2c
 80035ec:	fb01 f303 	mul.w	r3, r1, r3
 80035f0:	4413      	add	r3, r2
 80035f2:	3360      	adds	r3, #96	; 0x60
 80035f4:	781b      	ldrb	r3, [r3, #0]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr

08003602 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003602:	b480      	push	{r7}
 8003604:	b083      	sub	sp, #12
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
 800360a:	460b      	mov	r3, r1
 800360c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800360e:	78fb      	ldrb	r3, [r7, #3]
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	212c      	movs	r1, #44	; 0x2c
 8003614:	fb01 f303 	mul.w	r3, r1, r3
 8003618:	4413      	add	r3, r2
 800361a:	3350      	adds	r3, #80	; 0x50
 800361c:	681b      	ldr	r3, [r3, #0]
}
 800361e:	4618      	mov	r0, r3
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b082      	sub	sp, #8
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f004 f898 	bl	800776c <USB_GetCurrentFrame>
 800363c:	4603      	mov	r3, r0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b082      	sub	sp, #8
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f004 f873 	bl	800773e <USB_GetHostSpeed>
 8003658:	4603      	mov	r3, r0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b086      	sub	sp, #24
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	460b      	mov	r3, r1
 800366c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003678:	78fb      	ldrb	r3, [r7, #3]
 800367a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	015a      	lsls	r2, r3, #5
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4413      	add	r3, r2
 8003684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0304 	and.w	r3, r3, #4
 800368e:	2b04      	cmp	r3, #4
 8003690:	d119      	bne.n	80036c6 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	015a      	lsls	r2, r3, #5
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	4413      	add	r3, r2
 800369a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800369e:	461a      	mov	r2, r3
 80036a0:	2304      	movs	r3, #4
 80036a2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	015a      	lsls	r2, r3, #5
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	4413      	add	r3, r2
 80036ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	0151      	lsls	r1, r2, #5
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	440a      	add	r2, r1
 80036ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036be:	f043 0302 	orr.w	r3, r3, #2
 80036c2:	60d3      	str	r3, [r2, #12]
 80036c4:	e101      	b.n	80038ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	015a      	lsls	r2, r3, #5
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	4413      	add	r3, r2
 80036ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036dc:	d12b      	bne.n	8003736 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	015a      	lsls	r2, r3, #5
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4413      	add	r3, r2
 80036e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ea:	461a      	mov	r2, r3
 80036ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	212c      	movs	r1, #44	; 0x2c
 80036f8:	fb01 f303 	mul.w	r3, r1, r3
 80036fc:	4413      	add	r3, r2
 80036fe:	3361      	adds	r3, #97	; 0x61
 8003700:	2207      	movs	r2, #7
 8003702:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	015a      	lsls	r2, r3, #5
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4413      	add	r3, r2
 800370c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	0151      	lsls	r1, r2, #5
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	440a      	add	r2, r1
 800371a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800371e:	f043 0302 	orr.w	r3, r3, #2
 8003722:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	b2d2      	uxtb	r2, r2
 800372c:	4611      	mov	r1, r2
 800372e:	4618      	mov	r0, r3
 8003730:	f004 fa8f 	bl	8007c52 <USB_HC_Halt>
 8003734:	e0c9      	b.n	80038ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	015a      	lsls	r2, r3, #5
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4413      	add	r3, r2
 800373e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f003 0320 	and.w	r3, r3, #32
 8003748:	2b20      	cmp	r3, #32
 800374a:	d109      	bne.n	8003760 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	015a      	lsls	r2, r3, #5
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	4413      	add	r3, r2
 8003754:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003758:	461a      	mov	r2, r3
 800375a:	2320      	movs	r3, #32
 800375c:	6093      	str	r3, [r2, #8]
 800375e:	e0b4      	b.n	80038ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	015a      	lsls	r2, r3, #5
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	4413      	add	r3, r2
 8003768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b08      	cmp	r3, #8
 8003774:	d133      	bne.n	80037de <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	015a      	lsls	r2, r3, #5
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	4413      	add	r3, r2
 800377e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	0151      	lsls	r1, r2, #5
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	440a      	add	r2, r1
 800378c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003790:	f043 0302 	orr.w	r3, r3, #2
 8003794:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	212c      	movs	r1, #44	; 0x2c
 800379c:	fb01 f303 	mul.w	r3, r1, r3
 80037a0:	4413      	add	r3, r2
 80037a2:	3361      	adds	r3, #97	; 0x61
 80037a4:	2205      	movs	r2, #5
 80037a6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	015a      	lsls	r2, r3, #5
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	4413      	add	r3, r2
 80037b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037b4:	461a      	mov	r2, r3
 80037b6:	2310      	movs	r3, #16
 80037b8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	015a      	lsls	r2, r3, #5
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4413      	add	r3, r2
 80037c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037c6:	461a      	mov	r2, r3
 80037c8:	2308      	movs	r3, #8
 80037ca:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	b2d2      	uxtb	r2, r2
 80037d4:	4611      	mov	r1, r2
 80037d6:	4618      	mov	r0, r3
 80037d8:	f004 fa3b 	bl	8007c52 <USB_HC_Halt>
 80037dc:	e075      	b.n	80038ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	015a      	lsls	r2, r3, #5
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	4413      	add	r3, r2
 80037e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037f4:	d134      	bne.n	8003860 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	015a      	lsls	r2, r3, #5
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	4413      	add	r3, r2
 80037fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	68fa      	ldr	r2, [r7, #12]
 8003806:	0151      	lsls	r1, r2, #5
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	440a      	add	r2, r1
 800380c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003810:	f043 0302 	orr.w	r3, r3, #2
 8003814:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	212c      	movs	r1, #44	; 0x2c
 800381c:	fb01 f303 	mul.w	r3, r1, r3
 8003820:	4413      	add	r3, r2
 8003822:	3361      	adds	r3, #97	; 0x61
 8003824:	2208      	movs	r2, #8
 8003826:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	015a      	lsls	r2, r3, #5
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	4413      	add	r3, r2
 8003830:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003834:	461a      	mov	r2, r3
 8003836:	2310      	movs	r3, #16
 8003838:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	015a      	lsls	r2, r3, #5
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4413      	add	r3, r2
 8003842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003846:	461a      	mov	r2, r3
 8003848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800384c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	b2d2      	uxtb	r2, r2
 8003856:	4611      	mov	r1, r2
 8003858:	4618      	mov	r0, r3
 800385a:	f004 f9fa 	bl	8007c52 <USB_HC_Halt>
 800385e:	e034      	b.n	80038ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	015a      	lsls	r2, r3, #5
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	4413      	add	r3, r2
 8003868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003872:	2b80      	cmp	r3, #128	; 0x80
 8003874:	d129      	bne.n	80038ca <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	015a      	lsls	r2, r3, #5
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	4413      	add	r3, r2
 800387e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	0151      	lsls	r1, r2, #5
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	440a      	add	r2, r1
 800388c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003890:	f043 0302 	orr.w	r3, r3, #2
 8003894:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	212c      	movs	r1, #44	; 0x2c
 800389c:	fb01 f303 	mul.w	r3, r1, r3
 80038a0:	4413      	add	r3, r2
 80038a2:	3361      	adds	r3, #97	; 0x61
 80038a4:	2206      	movs	r2, #6
 80038a6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	b2d2      	uxtb	r2, r2
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f004 f9cd 	bl	8007c52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	015a      	lsls	r2, r3, #5
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	4413      	add	r3, r2
 80038c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038c4:	461a      	mov	r2, r3
 80038c6:	2380      	movs	r3, #128	; 0x80
 80038c8:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	015a      	lsls	r2, r3, #5
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	4413      	add	r3, r2
 80038d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038e0:	d122      	bne.n	8003928 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	015a      	lsls	r2, r3, #5
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	4413      	add	r3, r2
 80038ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	0151      	lsls	r1, r2, #5
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	440a      	add	r2, r1
 80038f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038fc:	f043 0302 	orr.w	r3, r3, #2
 8003900:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	4611      	mov	r1, r2
 800390c:	4618      	mov	r0, r3
 800390e:	f004 f9a0 	bl	8007c52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	015a      	lsls	r2, r3, #5
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	4413      	add	r3, r2
 800391a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800391e:	461a      	mov	r2, r3
 8003920:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003924:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003926:	e2ba      	b.n	8003e9e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4413      	add	r3, r2
 8003930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b01      	cmp	r3, #1
 800393c:	f040 811b 	bne.w	8003b76 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d019      	beq.n	800397c <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	212c      	movs	r1, #44	; 0x2c
 800394e:	fb01 f303 	mul.w	r3, r1, r3
 8003952:	4413      	add	r3, r2
 8003954:	3348      	adds	r3, #72	; 0x48
 8003956:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	0159      	lsls	r1, r3, #5
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	440b      	add	r3, r1
 8003960:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800396a:	1ad2      	subs	r2, r2, r3
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	202c      	movs	r0, #44	; 0x2c
 8003972:	fb00 f303 	mul.w	r3, r0, r3
 8003976:	440b      	add	r3, r1
 8003978:	3350      	adds	r3, #80	; 0x50
 800397a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	212c      	movs	r1, #44	; 0x2c
 8003982:	fb01 f303 	mul.w	r3, r1, r3
 8003986:	4413      	add	r3, r2
 8003988:	3361      	adds	r3, #97	; 0x61
 800398a:	2201      	movs	r2, #1
 800398c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	212c      	movs	r1, #44	; 0x2c
 8003994:	fb01 f303 	mul.w	r3, r1, r3
 8003998:	4413      	add	r3, r2
 800399a:	335c      	adds	r3, #92	; 0x5c
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	015a      	lsls	r2, r3, #5
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	4413      	add	r3, r2
 80039a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039ac:	461a      	mov	r2, r3
 80039ae:	2301      	movs	r3, #1
 80039b0:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	212c      	movs	r1, #44	; 0x2c
 80039b8:	fb01 f303 	mul.w	r3, r1, r3
 80039bc:	4413      	add	r3, r2
 80039be:	333f      	adds	r3, #63	; 0x3f
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d009      	beq.n	80039da <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	212c      	movs	r1, #44	; 0x2c
 80039cc:	fb01 f303 	mul.w	r3, r1, r3
 80039d0:	4413      	add	r3, r2
 80039d2:	333f      	adds	r3, #63	; 0x3f
 80039d4:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d121      	bne.n	8003a1e <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	015a      	lsls	r2, r3, #5
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	4413      	add	r3, r2
 80039e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	0151      	lsls	r1, r2, #5
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	440a      	add	r2, r1
 80039f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80039f4:	f043 0302 	orr.w	r3, r3, #2
 80039f8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	4611      	mov	r1, r2
 8003a04:	4618      	mov	r0, r3
 8003a06:	f004 f924 	bl	8007c52 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	015a      	lsls	r2, r3, #5
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	4413      	add	r3, r2
 8003a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a16:	461a      	mov	r2, r3
 8003a18:	2310      	movs	r3, #16
 8003a1a:	6093      	str	r3, [r2, #8]
 8003a1c:	e066      	b.n	8003aec <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	212c      	movs	r1, #44	; 0x2c
 8003a24:	fb01 f303 	mul.w	r3, r1, r3
 8003a28:	4413      	add	r3, r2
 8003a2a:	333f      	adds	r3, #63	; 0x3f
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	2b03      	cmp	r3, #3
 8003a30:	d127      	bne.n	8003a82 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	015a      	lsls	r2, r3, #5
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	4413      	add	r3, r2
 8003a3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	0151      	lsls	r1, r2, #5
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	440a      	add	r2, r1
 8003a48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a4c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003a50:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	212c      	movs	r1, #44	; 0x2c
 8003a58:	fb01 f303 	mul.w	r3, r1, r3
 8003a5c:	4413      	add	r3, r2
 8003a5e:	3360      	adds	r3, #96	; 0x60
 8003a60:	2201      	movs	r2, #1
 8003a62:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	b2d9      	uxtb	r1, r3
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	202c      	movs	r0, #44	; 0x2c
 8003a6e:	fb00 f303 	mul.w	r3, r0, r3
 8003a72:	4413      	add	r3, r2
 8003a74:	3360      	adds	r3, #96	; 0x60
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	461a      	mov	r2, r3
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f007 fc14 	bl	800b2a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003a80:	e034      	b.n	8003aec <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	212c      	movs	r1, #44	; 0x2c
 8003a88:	fb01 f303 	mul.w	r3, r1, r3
 8003a8c:	4413      	add	r3, r2
 8003a8e:	333f      	adds	r3, #63	; 0x3f
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d12a      	bne.n	8003aec <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	212c      	movs	r1, #44	; 0x2c
 8003a9c:	fb01 f303 	mul.w	r3, r1, r3
 8003aa0:	4413      	add	r3, r2
 8003aa2:	3360      	adds	r3, #96	; 0x60
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	212c      	movs	r1, #44	; 0x2c
 8003aae:	fb01 f303 	mul.w	r3, r1, r3
 8003ab2:	4413      	add	r3, r2
 8003ab4:	3354      	adds	r3, #84	; 0x54
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	f083 0301 	eor.w	r3, r3, #1
 8003abc:	b2d8      	uxtb	r0, r3
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	212c      	movs	r1, #44	; 0x2c
 8003ac4:	fb01 f303 	mul.w	r3, r1, r3
 8003ac8:	4413      	add	r3, r2
 8003aca:	3354      	adds	r3, #84	; 0x54
 8003acc:	4602      	mov	r2, r0
 8003ace:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	b2d9      	uxtb	r1, r3
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	202c      	movs	r0, #44	; 0x2c
 8003ada:	fb00 f303 	mul.w	r3, r0, r3
 8003ade:	4413      	add	r3, r2
 8003ae0:	3360      	adds	r3, #96	; 0x60
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f007 fbde 	bl	800b2a8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d12b      	bne.n	8003b4c <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	212c      	movs	r1, #44	; 0x2c
 8003afa:	fb01 f303 	mul.w	r3, r1, r3
 8003afe:	4413      	add	r3, r2
 8003b00:	3348      	adds	r3, #72	; 0x48
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6879      	ldr	r1, [r7, #4]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	202c      	movs	r0, #44	; 0x2c
 8003b0a:	fb00 f202 	mul.w	r2, r0, r2
 8003b0e:	440a      	add	r2, r1
 8003b10:	3240      	adds	r2, #64	; 0x40
 8003b12:	8812      	ldrh	r2, [r2, #0]
 8003b14:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 81be 	beq.w	8003e9e <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	212c      	movs	r1, #44	; 0x2c
 8003b28:	fb01 f303 	mul.w	r3, r1, r3
 8003b2c:	4413      	add	r3, r2
 8003b2e:	3354      	adds	r3, #84	; 0x54
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	f083 0301 	eor.w	r3, r3, #1
 8003b36:	b2d8      	uxtb	r0, r3
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	212c      	movs	r1, #44	; 0x2c
 8003b3e:	fb01 f303 	mul.w	r3, r1, r3
 8003b42:	4413      	add	r3, r2
 8003b44:	3354      	adds	r3, #84	; 0x54
 8003b46:	4602      	mov	r2, r0
 8003b48:	701a      	strb	r2, [r3, #0]
}
 8003b4a:	e1a8      	b.n	8003e9e <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	212c      	movs	r1, #44	; 0x2c
 8003b52:	fb01 f303 	mul.w	r3, r1, r3
 8003b56:	4413      	add	r3, r2
 8003b58:	3354      	adds	r3, #84	; 0x54
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	f083 0301 	eor.w	r3, r3, #1
 8003b60:	b2d8      	uxtb	r0, r3
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	212c      	movs	r1, #44	; 0x2c
 8003b68:	fb01 f303 	mul.w	r3, r1, r3
 8003b6c:	4413      	add	r3, r2
 8003b6e:	3354      	adds	r3, #84	; 0x54
 8003b70:	4602      	mov	r2, r0
 8003b72:	701a      	strb	r2, [r3, #0]
}
 8003b74:	e193      	b.n	8003e9e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	015a      	lsls	r2, r3, #5
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	f040 8106 	bne.w	8003d9a <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	015a      	lsls	r2, r3, #5
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4413      	add	r3, r2
 8003b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	0151      	lsls	r1, r2, #5
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	440a      	add	r2, r1
 8003ba4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ba8:	f023 0302 	bic.w	r3, r3, #2
 8003bac:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	212c      	movs	r1, #44	; 0x2c
 8003bb4:	fb01 f303 	mul.w	r3, r1, r3
 8003bb8:	4413      	add	r3, r2
 8003bba:	3361      	adds	r3, #97	; 0x61
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d109      	bne.n	8003bd6 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	212c      	movs	r1, #44	; 0x2c
 8003bc8:	fb01 f303 	mul.w	r3, r1, r3
 8003bcc:	4413      	add	r3, r2
 8003bce:	3360      	adds	r3, #96	; 0x60
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	701a      	strb	r2, [r3, #0]
 8003bd4:	e0c9      	b.n	8003d6a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	212c      	movs	r1, #44	; 0x2c
 8003bdc:	fb01 f303 	mul.w	r3, r1, r3
 8003be0:	4413      	add	r3, r2
 8003be2:	3361      	adds	r3, #97	; 0x61
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	2b05      	cmp	r3, #5
 8003be8:	d109      	bne.n	8003bfe <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	212c      	movs	r1, #44	; 0x2c
 8003bf0:	fb01 f303 	mul.w	r3, r1, r3
 8003bf4:	4413      	add	r3, r2
 8003bf6:	3360      	adds	r3, #96	; 0x60
 8003bf8:	2205      	movs	r2, #5
 8003bfa:	701a      	strb	r2, [r3, #0]
 8003bfc:	e0b5      	b.n	8003d6a <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	212c      	movs	r1, #44	; 0x2c
 8003c04:	fb01 f303 	mul.w	r3, r1, r3
 8003c08:	4413      	add	r3, r2
 8003c0a:	3361      	adds	r3, #97	; 0x61
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b06      	cmp	r3, #6
 8003c10:	d009      	beq.n	8003c26 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	212c      	movs	r1, #44	; 0x2c
 8003c18:	fb01 f303 	mul.w	r3, r1, r3
 8003c1c:	4413      	add	r3, r2
 8003c1e:	3361      	adds	r3, #97	; 0x61
 8003c20:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003c22:	2b08      	cmp	r3, #8
 8003c24:	d150      	bne.n	8003cc8 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	212c      	movs	r1, #44	; 0x2c
 8003c2c:	fb01 f303 	mul.w	r3, r1, r3
 8003c30:	4413      	add	r3, r2
 8003c32:	335c      	adds	r3, #92	; 0x5c
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	202c      	movs	r0, #44	; 0x2c
 8003c3e:	fb00 f303 	mul.w	r3, r0, r3
 8003c42:	440b      	add	r3, r1
 8003c44:	335c      	adds	r3, #92	; 0x5c
 8003c46:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	212c      	movs	r1, #44	; 0x2c
 8003c4e:	fb01 f303 	mul.w	r3, r1, r3
 8003c52:	4413      	add	r3, r2
 8003c54:	335c      	adds	r3, #92	; 0x5c
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d912      	bls.n	8003c82 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	212c      	movs	r1, #44	; 0x2c
 8003c62:	fb01 f303 	mul.w	r3, r1, r3
 8003c66:	4413      	add	r3, r2
 8003c68:	335c      	adds	r3, #92	; 0x5c
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	212c      	movs	r1, #44	; 0x2c
 8003c74:	fb01 f303 	mul.w	r3, r1, r3
 8003c78:	4413      	add	r3, r2
 8003c7a:	3360      	adds	r3, #96	; 0x60
 8003c7c:	2204      	movs	r2, #4
 8003c7e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003c80:	e073      	b.n	8003d6a <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	212c      	movs	r1, #44	; 0x2c
 8003c88:	fb01 f303 	mul.w	r3, r1, r3
 8003c8c:	4413      	add	r3, r2
 8003c8e:	3360      	adds	r3, #96	; 0x60
 8003c90:	2202      	movs	r2, #2
 8003c92:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	015a      	lsls	r2, r3, #5
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003caa:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003cb2:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	015a      	lsls	r2, r3, #5
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	4413      	add	r3, r2
 8003cbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003cc6:	e050      	b.n	8003d6a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	212c      	movs	r1, #44	; 0x2c
 8003cce:	fb01 f303 	mul.w	r3, r1, r3
 8003cd2:	4413      	add	r3, r2
 8003cd4:	3361      	adds	r3, #97	; 0x61
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	2b03      	cmp	r3, #3
 8003cda:	d122      	bne.n	8003d22 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	212c      	movs	r1, #44	; 0x2c
 8003ce2:	fb01 f303 	mul.w	r3, r1, r3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	3360      	adds	r3, #96	; 0x60
 8003cea:	2202      	movs	r2, #2
 8003cec:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	015a      	lsls	r2, r3, #5
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003d04:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d0c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	015a      	lsls	r2, r3, #5
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	4413      	add	r3, r2
 8003d16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	6013      	str	r3, [r2, #0]
 8003d20:	e023      	b.n	8003d6a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	212c      	movs	r1, #44	; 0x2c
 8003d28:	fb01 f303 	mul.w	r3, r1, r3
 8003d2c:	4413      	add	r3, r2
 8003d2e:	3361      	adds	r3, #97	; 0x61
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b07      	cmp	r3, #7
 8003d34:	d119      	bne.n	8003d6a <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	212c      	movs	r1, #44	; 0x2c
 8003d3c:	fb01 f303 	mul.w	r3, r1, r3
 8003d40:	4413      	add	r3, r2
 8003d42:	335c      	adds	r3, #92	; 0x5c
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	202c      	movs	r0, #44	; 0x2c
 8003d4e:	fb00 f303 	mul.w	r3, r0, r3
 8003d52:	440b      	add	r3, r1
 8003d54:	335c      	adds	r3, #92	; 0x5c
 8003d56:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	212c      	movs	r1, #44	; 0x2c
 8003d5e:	fb01 f303 	mul.w	r3, r1, r3
 8003d62:	4413      	add	r3, r2
 8003d64:	3360      	adds	r3, #96	; 0x60
 8003d66:	2204      	movs	r2, #4
 8003d68:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	015a      	lsls	r2, r3, #5
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	4413      	add	r3, r2
 8003d72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d76:	461a      	mov	r2, r3
 8003d78:	2302      	movs	r3, #2
 8003d7a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	b2d9      	uxtb	r1, r3
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	202c      	movs	r0, #44	; 0x2c
 8003d86:	fb00 f303 	mul.w	r3, r0, r3
 8003d8a:	4413      	add	r3, r2
 8003d8c:	3360      	adds	r3, #96	; 0x60
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	461a      	mov	r2, r3
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f007 fa88 	bl	800b2a8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003d98:	e081      	b.n	8003e9e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	015a      	lsls	r2, r3, #5
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4413      	add	r3, r2
 8003da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 0310 	and.w	r3, r3, #16
 8003dac:	2b10      	cmp	r3, #16
 8003dae:	d176      	bne.n	8003e9e <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	212c      	movs	r1, #44	; 0x2c
 8003db6:	fb01 f303 	mul.w	r3, r1, r3
 8003dba:	4413      	add	r3, r2
 8003dbc:	333f      	adds	r3, #63	; 0x3f
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	2b03      	cmp	r3, #3
 8003dc2:	d121      	bne.n	8003e08 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	212c      	movs	r1, #44	; 0x2c
 8003dca:	fb01 f303 	mul.w	r3, r1, r3
 8003dce:	4413      	add	r3, r2
 8003dd0:	335c      	adds	r3, #92	; 0x5c
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	015a      	lsls	r2, r3, #5
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	4413      	add	r3, r2
 8003dde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	0151      	lsls	r1, r2, #5
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	440a      	add	r2, r1
 8003dec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003df0:	f043 0302 	orr.w	r3, r3, #2
 8003df4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	b2d2      	uxtb	r2, r2
 8003dfe:	4611      	mov	r1, r2
 8003e00:	4618      	mov	r0, r3
 8003e02:	f003 ff26 	bl	8007c52 <USB_HC_Halt>
 8003e06:	e041      	b.n	8003e8c <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	212c      	movs	r1, #44	; 0x2c
 8003e0e:	fb01 f303 	mul.w	r3, r1, r3
 8003e12:	4413      	add	r3, r2
 8003e14:	333f      	adds	r3, #63	; 0x3f
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d009      	beq.n	8003e30 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	212c      	movs	r1, #44	; 0x2c
 8003e22:	fb01 f303 	mul.w	r3, r1, r3
 8003e26:	4413      	add	r3, r2
 8003e28:	333f      	adds	r3, #63	; 0x3f
 8003e2a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d12d      	bne.n	8003e8c <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	212c      	movs	r1, #44	; 0x2c
 8003e36:	fb01 f303 	mul.w	r3, r1, r3
 8003e3a:	4413      	add	r3, r2
 8003e3c:	335c      	adds	r3, #92	; 0x5c
 8003e3e:	2200      	movs	r2, #0
 8003e40:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d120      	bne.n	8003e8c <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	212c      	movs	r1, #44	; 0x2c
 8003e50:	fb01 f303 	mul.w	r3, r1, r3
 8003e54:	4413      	add	r3, r2
 8003e56:	3361      	adds	r3, #97	; 0x61
 8003e58:	2203      	movs	r2, #3
 8003e5a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	015a      	lsls	r2, r3, #5
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4413      	add	r3, r2
 8003e64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	0151      	lsls	r1, r2, #5
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	440a      	add	r2, r1
 8003e72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e76:	f043 0302 	orr.w	r3, r3, #2
 8003e7a:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	b2d2      	uxtb	r2, r2
 8003e84:	4611      	mov	r1, r2
 8003e86:	4618      	mov	r0, r3
 8003e88:	f003 fee3 	bl	8007c52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	015a      	lsls	r2, r3, #5
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	4413      	add	r3, r2
 8003e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e98:	461a      	mov	r2, r3
 8003e9a:	2310      	movs	r3, #16
 8003e9c:	6093      	str	r3, [r2, #8]
}
 8003e9e:	bf00      	nop
 8003ea0:	3718      	adds	r7, #24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b088      	sub	sp, #32
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
 8003eae:	460b      	mov	r3, r1
 8003eb0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003ebc:	78fb      	ldrb	r3, [r7, #3]
 8003ebe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	015a      	lsls	r2, r3, #5
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0304 	and.w	r3, r3, #4
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	d119      	bne.n	8003f0a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	015a      	lsls	r2, r3, #5
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	4413      	add	r3, r2
 8003ede:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	2304      	movs	r3, #4
 8003ee6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	015a      	lsls	r2, r3, #5
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	4413      	add	r3, r2
 8003ef0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	697a      	ldr	r2, [r7, #20]
 8003ef8:	0151      	lsls	r1, r2, #5
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	440a      	add	r2, r1
 8003efe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f02:	f043 0302 	orr.w	r3, r3, #2
 8003f06:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003f08:	e3ca      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	015a      	lsls	r2, r3, #5
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	4413      	add	r3, r2
 8003f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b20      	cmp	r3, #32
 8003f1e:	d13e      	bne.n	8003f9e <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	015a      	lsls	r2, r3, #5
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	4413      	add	r3, r2
 8003f28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	2320      	movs	r3, #32
 8003f30:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	212c      	movs	r1, #44	; 0x2c
 8003f38:	fb01 f303 	mul.w	r3, r1, r3
 8003f3c:	4413      	add	r3, r2
 8003f3e:	333d      	adds	r3, #61	; 0x3d
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	f040 83ac 	bne.w	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	212c      	movs	r1, #44	; 0x2c
 8003f4e:	fb01 f303 	mul.w	r3, r1, r3
 8003f52:	4413      	add	r3, r2
 8003f54:	333d      	adds	r3, #61	; 0x3d
 8003f56:	2200      	movs	r2, #0
 8003f58:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	212c      	movs	r1, #44	; 0x2c
 8003f60:	fb01 f303 	mul.w	r3, r1, r3
 8003f64:	4413      	add	r3, r2
 8003f66:	3360      	adds	r3, #96	; 0x60
 8003f68:	2202      	movs	r2, #2
 8003f6a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	015a      	lsls	r2, r3, #5
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	4413      	add	r3, r2
 8003f74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	0151      	lsls	r1, r2, #5
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	440a      	add	r2, r1
 8003f82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f86:	f043 0302 	orr.w	r3, r3, #2
 8003f8a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	4611      	mov	r1, r2
 8003f96:	4618      	mov	r0, r3
 8003f98:	f003 fe5b 	bl	8007c52 <USB_HC_Halt>
}
 8003f9c:	e380      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	015a      	lsls	r2, r3, #5
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fb4:	d122      	bne.n	8003ffc <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	015a      	lsls	r2, r3, #5
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	0151      	lsls	r1, r2, #5
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	440a      	add	r2, r1
 8003fcc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003fd0:	f043 0302 	orr.w	r3, r3, #2
 8003fd4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	b2d2      	uxtb	r2, r2
 8003fde:	4611      	mov	r1, r2
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f003 fe36 	bl	8007c52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	015a      	lsls	r2, r3, #5
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	4413      	add	r3, r2
 8003fee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ff8:	6093      	str	r3, [r2, #8]
}
 8003ffa:	e351      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	015a      	lsls	r2, r3, #5
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	4413      	add	r3, r2
 8004004:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b01      	cmp	r3, #1
 8004010:	d150      	bne.n	80040b4 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	212c      	movs	r1, #44	; 0x2c
 8004018:	fb01 f303 	mul.w	r3, r1, r3
 800401c:	4413      	add	r3, r2
 800401e:	335c      	adds	r3, #92	; 0x5c
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	015a      	lsls	r2, r3, #5
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	4413      	add	r3, r2
 800402c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004036:	2b40      	cmp	r3, #64	; 0x40
 8004038:	d111      	bne.n	800405e <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	212c      	movs	r1, #44	; 0x2c
 8004040:	fb01 f303 	mul.w	r3, r1, r3
 8004044:	4413      	add	r3, r2
 8004046:	333d      	adds	r3, #61	; 0x3d
 8004048:	2201      	movs	r2, #1
 800404a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	015a      	lsls	r2, r3, #5
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	4413      	add	r3, r2
 8004054:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004058:	461a      	mov	r2, r3
 800405a:	2340      	movs	r3, #64	; 0x40
 800405c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	015a      	lsls	r2, r3, #5
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	4413      	add	r3, r2
 8004066:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	0151      	lsls	r1, r2, #5
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	440a      	add	r2, r1
 8004074:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004078:	f043 0302 	orr.w	r3, r3, #2
 800407c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	b2d2      	uxtb	r2, r2
 8004086:	4611      	mov	r1, r2
 8004088:	4618      	mov	r0, r3
 800408a:	f003 fde2 	bl	8007c52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	015a      	lsls	r2, r3, #5
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	4413      	add	r3, r2
 8004096:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800409a:	461a      	mov	r2, r3
 800409c:	2301      	movs	r3, #1
 800409e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	212c      	movs	r1, #44	; 0x2c
 80040a6:	fb01 f303 	mul.w	r3, r1, r3
 80040aa:	4413      	add	r3, r2
 80040ac:	3361      	adds	r3, #97	; 0x61
 80040ae:	2201      	movs	r2, #1
 80040b0:	701a      	strb	r2, [r3, #0]
}
 80040b2:	e2f5      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	015a      	lsls	r2, r3, #5
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	4413      	add	r3, r2
 80040bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c6:	2b40      	cmp	r3, #64	; 0x40
 80040c8:	d13c      	bne.n	8004144 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	212c      	movs	r1, #44	; 0x2c
 80040d0:	fb01 f303 	mul.w	r3, r1, r3
 80040d4:	4413      	add	r3, r2
 80040d6:	3361      	adds	r3, #97	; 0x61
 80040d8:	2204      	movs	r2, #4
 80040da:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	212c      	movs	r1, #44	; 0x2c
 80040e2:	fb01 f303 	mul.w	r3, r1, r3
 80040e6:	4413      	add	r3, r2
 80040e8:	333d      	adds	r3, #61	; 0x3d
 80040ea:	2201      	movs	r2, #1
 80040ec:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	212c      	movs	r1, #44	; 0x2c
 80040f4:	fb01 f303 	mul.w	r3, r1, r3
 80040f8:	4413      	add	r3, r2
 80040fa:	335c      	adds	r3, #92	; 0x5c
 80040fc:	2200      	movs	r2, #0
 80040fe:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	015a      	lsls	r2, r3, #5
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	4413      	add	r3, r2
 8004108:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	0151      	lsls	r1, r2, #5
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	440a      	add	r2, r1
 8004116:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800411a:	f043 0302 	orr.w	r3, r3, #2
 800411e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	4611      	mov	r1, r2
 800412a:	4618      	mov	r0, r3
 800412c:	f003 fd91 	bl	8007c52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	015a      	lsls	r2, r3, #5
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	4413      	add	r3, r2
 8004138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800413c:	461a      	mov	r2, r3
 800413e:	2340      	movs	r3, #64	; 0x40
 8004140:	6093      	str	r3, [r2, #8]
}
 8004142:	e2ad      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	015a      	lsls	r2, r3, #5
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	4413      	add	r3, r2
 800414c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 0308 	and.w	r3, r3, #8
 8004156:	2b08      	cmp	r3, #8
 8004158:	d12a      	bne.n	80041b0 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	015a      	lsls	r2, r3, #5
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	4413      	add	r3, r2
 8004162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004166:	461a      	mov	r2, r3
 8004168:	2308      	movs	r3, #8
 800416a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	015a      	lsls	r2, r3, #5
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	4413      	add	r3, r2
 8004174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	0151      	lsls	r1, r2, #5
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	440a      	add	r2, r1
 8004182:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004186:	f043 0302 	orr.w	r3, r3, #2
 800418a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	b2d2      	uxtb	r2, r2
 8004194:	4611      	mov	r1, r2
 8004196:	4618      	mov	r0, r3
 8004198:	f003 fd5b 	bl	8007c52 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	212c      	movs	r1, #44	; 0x2c
 80041a2:	fb01 f303 	mul.w	r3, r1, r3
 80041a6:	4413      	add	r3, r2
 80041a8:	3361      	adds	r3, #97	; 0x61
 80041aa:	2205      	movs	r2, #5
 80041ac:	701a      	strb	r2, [r3, #0]
}
 80041ae:	e277      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	015a      	lsls	r2, r3, #5
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	4413      	add	r3, r2
 80041b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 0310 	and.w	r3, r3, #16
 80041c2:	2b10      	cmp	r3, #16
 80041c4:	d150      	bne.n	8004268 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	212c      	movs	r1, #44	; 0x2c
 80041cc:	fb01 f303 	mul.w	r3, r1, r3
 80041d0:	4413      	add	r3, r2
 80041d2:	335c      	adds	r3, #92	; 0x5c
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	212c      	movs	r1, #44	; 0x2c
 80041de:	fb01 f303 	mul.w	r3, r1, r3
 80041e2:	4413      	add	r3, r2
 80041e4:	3361      	adds	r3, #97	; 0x61
 80041e6:	2203      	movs	r2, #3
 80041e8:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	212c      	movs	r1, #44	; 0x2c
 80041f0:	fb01 f303 	mul.w	r3, r1, r3
 80041f4:	4413      	add	r3, r2
 80041f6:	333d      	adds	r3, #61	; 0x3d
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d112      	bne.n	8004224 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	212c      	movs	r1, #44	; 0x2c
 8004204:	fb01 f303 	mul.w	r3, r1, r3
 8004208:	4413      	add	r3, r2
 800420a:	333c      	adds	r3, #60	; 0x3c
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d108      	bne.n	8004224 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	212c      	movs	r1, #44	; 0x2c
 8004218:	fb01 f303 	mul.w	r3, r1, r3
 800421c:	4413      	add	r3, r2
 800421e:	333d      	adds	r3, #61	; 0x3d
 8004220:	2201      	movs	r2, #1
 8004222:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	015a      	lsls	r2, r3, #5
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	4413      	add	r3, r2
 800422c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	0151      	lsls	r1, r2, #5
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	440a      	add	r2, r1
 800423a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800423e:	f043 0302 	orr.w	r3, r3, #2
 8004242:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	b2d2      	uxtb	r2, r2
 800424c:	4611      	mov	r1, r2
 800424e:	4618      	mov	r0, r3
 8004250:	f003 fcff 	bl	8007c52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	015a      	lsls	r2, r3, #5
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	4413      	add	r3, r2
 800425c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004260:	461a      	mov	r2, r3
 8004262:	2310      	movs	r3, #16
 8004264:	6093      	str	r3, [r2, #8]
}
 8004266:	e21b      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	015a      	lsls	r2, r3, #5
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	4413      	add	r3, r2
 8004270:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427a:	2b80      	cmp	r3, #128	; 0x80
 800427c:	d174      	bne.n	8004368 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d121      	bne.n	80042ca <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	212c      	movs	r1, #44	; 0x2c
 800428c:	fb01 f303 	mul.w	r3, r1, r3
 8004290:	4413      	add	r3, r2
 8004292:	3361      	adds	r3, #97	; 0x61
 8004294:	2206      	movs	r2, #6
 8004296:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	015a      	lsls	r2, r3, #5
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	4413      	add	r3, r2
 80042a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	697a      	ldr	r2, [r7, #20]
 80042a8:	0151      	lsls	r1, r2, #5
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	440a      	add	r2, r1
 80042ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80042b2:	f043 0302 	orr.w	r3, r3, #2
 80042b6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	b2d2      	uxtb	r2, r2
 80042c0:	4611      	mov	r1, r2
 80042c2:	4618      	mov	r0, r3
 80042c4:	f003 fcc5 	bl	8007c52 <USB_HC_Halt>
 80042c8:	e044      	b.n	8004354 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	212c      	movs	r1, #44	; 0x2c
 80042d0:	fb01 f303 	mul.w	r3, r1, r3
 80042d4:	4413      	add	r3, r2
 80042d6:	335c      	adds	r3, #92	; 0x5c
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	6879      	ldr	r1, [r7, #4]
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	202c      	movs	r0, #44	; 0x2c
 80042e2:	fb00 f303 	mul.w	r3, r0, r3
 80042e6:	440b      	add	r3, r1
 80042e8:	335c      	adds	r3, #92	; 0x5c
 80042ea:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	212c      	movs	r1, #44	; 0x2c
 80042f2:	fb01 f303 	mul.w	r3, r1, r3
 80042f6:	4413      	add	r3, r2
 80042f8:	335c      	adds	r3, #92	; 0x5c
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d920      	bls.n	8004342 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	212c      	movs	r1, #44	; 0x2c
 8004306:	fb01 f303 	mul.w	r3, r1, r3
 800430a:	4413      	add	r3, r2
 800430c:	335c      	adds	r3, #92	; 0x5c
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	212c      	movs	r1, #44	; 0x2c
 8004318:	fb01 f303 	mul.w	r3, r1, r3
 800431c:	4413      	add	r3, r2
 800431e:	3360      	adds	r3, #96	; 0x60
 8004320:	2204      	movs	r2, #4
 8004322:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	b2d9      	uxtb	r1, r3
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	202c      	movs	r0, #44	; 0x2c
 800432e:	fb00 f303 	mul.w	r3, r0, r3
 8004332:	4413      	add	r3, r2
 8004334:	3360      	adds	r3, #96	; 0x60
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	461a      	mov	r2, r3
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f006 ffb4 	bl	800b2a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004340:	e008      	b.n	8004354 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	212c      	movs	r1, #44	; 0x2c
 8004348:	fb01 f303 	mul.w	r3, r1, r3
 800434c:	4413      	add	r3, r2
 800434e:	3360      	adds	r3, #96	; 0x60
 8004350:	2202      	movs	r2, #2
 8004352:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	015a      	lsls	r2, r3, #5
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	4413      	add	r3, r2
 800435c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004360:	461a      	mov	r2, r3
 8004362:	2380      	movs	r3, #128	; 0x80
 8004364:	6093      	str	r3, [r2, #8]
}
 8004366:	e19b      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	015a      	lsls	r2, r3, #5
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	4413      	add	r3, r2
 8004370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800437a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800437e:	d134      	bne.n	80043ea <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	4413      	add	r3, r2
 8004388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	0151      	lsls	r1, r2, #5
 8004392:	69ba      	ldr	r2, [r7, #24]
 8004394:	440a      	add	r2, r1
 8004396:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800439a:	f043 0302 	orr.w	r3, r3, #2
 800439e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	b2d2      	uxtb	r2, r2
 80043a8:	4611      	mov	r1, r2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f003 fc51 	bl	8007c52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	015a      	lsls	r2, r3, #5
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	4413      	add	r3, r2
 80043b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043bc:	461a      	mov	r2, r3
 80043be:	2310      	movs	r3, #16
 80043c0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	015a      	lsls	r2, r3, #5
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	4413      	add	r3, r2
 80043ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ce:	461a      	mov	r2, r3
 80043d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043d4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	212c      	movs	r1, #44	; 0x2c
 80043dc:	fb01 f303 	mul.w	r3, r1, r3
 80043e0:	4413      	add	r3, r2
 80043e2:	3361      	adds	r3, #97	; 0x61
 80043e4:	2208      	movs	r2, #8
 80043e6:	701a      	strb	r2, [r3, #0]
}
 80043e8:	e15a      	b.n	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	015a      	lsls	r2, r3, #5
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	4413      	add	r3, r2
 80043f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f003 0302 	and.w	r3, r3, #2
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	f040 814f 	bne.w	80046a0 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	015a      	lsls	r2, r3, #5
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	4413      	add	r3, r2
 800440a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	0151      	lsls	r1, r2, #5
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	440a      	add	r2, r1
 8004418:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800441c:	f023 0302 	bic.w	r3, r3, #2
 8004420:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	212c      	movs	r1, #44	; 0x2c
 8004428:	fb01 f303 	mul.w	r3, r1, r3
 800442c:	4413      	add	r3, r2
 800442e:	3361      	adds	r3, #97	; 0x61
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d17d      	bne.n	8004532 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	212c      	movs	r1, #44	; 0x2c
 800443c:	fb01 f303 	mul.w	r3, r1, r3
 8004440:	4413      	add	r3, r2
 8004442:	3360      	adds	r3, #96	; 0x60
 8004444:	2201      	movs	r2, #1
 8004446:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	212c      	movs	r1, #44	; 0x2c
 800444e:	fb01 f303 	mul.w	r3, r1, r3
 8004452:	4413      	add	r3, r2
 8004454:	333f      	adds	r3, #63	; 0x3f
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	2b02      	cmp	r3, #2
 800445a:	d00a      	beq.n	8004472 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	212c      	movs	r1, #44	; 0x2c
 8004462:	fb01 f303 	mul.w	r3, r1, r3
 8004466:	4413      	add	r3, r2
 8004468:	333f      	adds	r3, #63	; 0x3f
 800446a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800446c:	2b03      	cmp	r3, #3
 800446e:	f040 8100 	bne.w	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d113      	bne.n	80044a2 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	212c      	movs	r1, #44	; 0x2c
 8004480:	fb01 f303 	mul.w	r3, r1, r3
 8004484:	4413      	add	r3, r2
 8004486:	3355      	adds	r3, #85	; 0x55
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	f083 0301 	eor.w	r3, r3, #1
 800448e:	b2d8      	uxtb	r0, r3
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	212c      	movs	r1, #44	; 0x2c
 8004496:	fb01 f303 	mul.w	r3, r1, r3
 800449a:	4413      	add	r3, r2
 800449c:	3355      	adds	r3, #85	; 0x55
 800449e:	4602      	mov	r2, r0
 80044a0:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	f040 80e3 	bne.w	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	212c      	movs	r1, #44	; 0x2c
 80044b2:	fb01 f303 	mul.w	r3, r1, r3
 80044b6:	4413      	add	r3, r2
 80044b8:	334c      	adds	r3, #76	; 0x4c
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f000 80d8 	beq.w	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	212c      	movs	r1, #44	; 0x2c
 80044c8:	fb01 f303 	mul.w	r3, r1, r3
 80044cc:	4413      	add	r3, r2
 80044ce:	334c      	adds	r3, #76	; 0x4c
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	202c      	movs	r0, #44	; 0x2c
 80044d8:	fb00 f202 	mul.w	r2, r0, r2
 80044dc:	440a      	add	r2, r1
 80044de:	3240      	adds	r2, #64	; 0x40
 80044e0:	8812      	ldrh	r2, [r2, #0]
 80044e2:	4413      	add	r3, r2
 80044e4:	3b01      	subs	r3, #1
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	202c      	movs	r0, #44	; 0x2c
 80044ec:	fb00 f202 	mul.w	r2, r0, r2
 80044f0:	440a      	add	r2, r1
 80044f2:	3240      	adds	r2, #64	; 0x40
 80044f4:	8812      	ldrh	r2, [r2, #0]
 80044f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	2b00      	cmp	r3, #0
 8004504:	f000 80b5 	beq.w	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	212c      	movs	r1, #44	; 0x2c
 800450e:	fb01 f303 	mul.w	r3, r1, r3
 8004512:	4413      	add	r3, r2
 8004514:	3355      	adds	r3, #85	; 0x55
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	f083 0301 	eor.w	r3, r3, #1
 800451c:	b2d8      	uxtb	r0, r3
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	212c      	movs	r1, #44	; 0x2c
 8004524:	fb01 f303 	mul.w	r3, r1, r3
 8004528:	4413      	add	r3, r2
 800452a:	3355      	adds	r3, #85	; 0x55
 800452c:	4602      	mov	r2, r0
 800452e:	701a      	strb	r2, [r3, #0]
 8004530:	e09f      	b.n	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	212c      	movs	r1, #44	; 0x2c
 8004538:	fb01 f303 	mul.w	r3, r1, r3
 800453c:	4413      	add	r3, r2
 800453e:	3361      	adds	r3, #97	; 0x61
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	2b03      	cmp	r3, #3
 8004544:	d109      	bne.n	800455a <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	212c      	movs	r1, #44	; 0x2c
 800454c:	fb01 f303 	mul.w	r3, r1, r3
 8004550:	4413      	add	r3, r2
 8004552:	3360      	adds	r3, #96	; 0x60
 8004554:	2202      	movs	r2, #2
 8004556:	701a      	strb	r2, [r3, #0]
 8004558:	e08b      	b.n	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	212c      	movs	r1, #44	; 0x2c
 8004560:	fb01 f303 	mul.w	r3, r1, r3
 8004564:	4413      	add	r3, r2
 8004566:	3361      	adds	r3, #97	; 0x61
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b04      	cmp	r3, #4
 800456c:	d109      	bne.n	8004582 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	212c      	movs	r1, #44	; 0x2c
 8004574:	fb01 f303 	mul.w	r3, r1, r3
 8004578:	4413      	add	r3, r2
 800457a:	3360      	adds	r3, #96	; 0x60
 800457c:	2202      	movs	r2, #2
 800457e:	701a      	strb	r2, [r3, #0]
 8004580:	e077      	b.n	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	212c      	movs	r1, #44	; 0x2c
 8004588:	fb01 f303 	mul.w	r3, r1, r3
 800458c:	4413      	add	r3, r2
 800458e:	3361      	adds	r3, #97	; 0x61
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	2b05      	cmp	r3, #5
 8004594:	d109      	bne.n	80045aa <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	212c      	movs	r1, #44	; 0x2c
 800459c:	fb01 f303 	mul.w	r3, r1, r3
 80045a0:	4413      	add	r3, r2
 80045a2:	3360      	adds	r3, #96	; 0x60
 80045a4:	2205      	movs	r2, #5
 80045a6:	701a      	strb	r2, [r3, #0]
 80045a8:	e063      	b.n	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	212c      	movs	r1, #44	; 0x2c
 80045b0:	fb01 f303 	mul.w	r3, r1, r3
 80045b4:	4413      	add	r3, r2
 80045b6:	3361      	adds	r3, #97	; 0x61
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	2b06      	cmp	r3, #6
 80045bc:	d009      	beq.n	80045d2 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	212c      	movs	r1, #44	; 0x2c
 80045c4:	fb01 f303 	mul.w	r3, r1, r3
 80045c8:	4413      	add	r3, r2
 80045ca:	3361      	adds	r3, #97	; 0x61
 80045cc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80045ce:	2b08      	cmp	r3, #8
 80045d0:	d14f      	bne.n	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	212c      	movs	r1, #44	; 0x2c
 80045d8:	fb01 f303 	mul.w	r3, r1, r3
 80045dc:	4413      	add	r3, r2
 80045de:	335c      	adds	r3, #92	; 0x5c
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	1c5a      	adds	r2, r3, #1
 80045e4:	6879      	ldr	r1, [r7, #4]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	202c      	movs	r0, #44	; 0x2c
 80045ea:	fb00 f303 	mul.w	r3, r0, r3
 80045ee:	440b      	add	r3, r1
 80045f0:	335c      	adds	r3, #92	; 0x5c
 80045f2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	212c      	movs	r1, #44	; 0x2c
 80045fa:	fb01 f303 	mul.w	r3, r1, r3
 80045fe:	4413      	add	r3, r2
 8004600:	335c      	adds	r3, #92	; 0x5c
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b02      	cmp	r3, #2
 8004606:	d912      	bls.n	800462e <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	212c      	movs	r1, #44	; 0x2c
 800460e:	fb01 f303 	mul.w	r3, r1, r3
 8004612:	4413      	add	r3, r2
 8004614:	335c      	adds	r3, #92	; 0x5c
 8004616:	2200      	movs	r2, #0
 8004618:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	212c      	movs	r1, #44	; 0x2c
 8004620:	fb01 f303 	mul.w	r3, r1, r3
 8004624:	4413      	add	r3, r2
 8004626:	3360      	adds	r3, #96	; 0x60
 8004628:	2204      	movs	r2, #4
 800462a:	701a      	strb	r2, [r3, #0]
 800462c:	e021      	b.n	8004672 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	212c      	movs	r1, #44	; 0x2c
 8004634:	fb01 f303 	mul.w	r3, r1, r3
 8004638:	4413      	add	r3, r2
 800463a:	3360      	adds	r3, #96	; 0x60
 800463c:	2202      	movs	r2, #2
 800463e:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	015a      	lsls	r2, r3, #5
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	4413      	add	r3, r2
 8004648:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004656:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800465e:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	015a      	lsls	r2, r3, #5
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	4413      	add	r3, r2
 8004668:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800466c:	461a      	mov	r2, r3
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	4413      	add	r3, r2
 800467a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800467e:	461a      	mov	r2, r3
 8004680:	2302      	movs	r3, #2
 8004682:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	b2d9      	uxtb	r1, r3
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	202c      	movs	r0, #44	; 0x2c
 800468e:	fb00 f303 	mul.w	r3, r0, r3
 8004692:	4413      	add	r3, r2
 8004694:	3360      	adds	r3, #96	; 0x60
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	461a      	mov	r2, r3
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f006 fe04 	bl	800b2a8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80046a0:	bf00      	nop
 80046a2:	3720      	adds	r7, #32
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08a      	sub	sp, #40	; 0x28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b8:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6a1b      	ldr	r3, [r3, #32]
 80046c0:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	f003 030f 	and.w	r3, r3, #15
 80046c8:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	0c5b      	lsrs	r3, r3, #17
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	091b      	lsrs	r3, r3, #4
 80046d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046dc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d004      	beq.n	80046ee <HCD_RXQLVL_IRQHandler+0x46>
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2b05      	cmp	r3, #5
 80046e8:	f000 80a9 	beq.w	800483e <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80046ec:	e0aa      	b.n	8004844 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 80a6 	beq.w	8004842 <HCD_RXQLVL_IRQHandler+0x19a>
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	212c      	movs	r1, #44	; 0x2c
 80046fc:	fb01 f303 	mul.w	r3, r1, r3
 8004700:	4413      	add	r3, r2
 8004702:	3344      	adds	r3, #68	; 0x44
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2b00      	cmp	r3, #0
 8004708:	f000 809b 	beq.w	8004842 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	212c      	movs	r1, #44	; 0x2c
 8004712:	fb01 f303 	mul.w	r3, r1, r3
 8004716:	4413      	add	r3, r2
 8004718:	3350      	adds	r3, #80	; 0x50
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	441a      	add	r2, r3
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	202c      	movs	r0, #44	; 0x2c
 8004726:	fb00 f303 	mul.w	r3, r0, r3
 800472a:	440b      	add	r3, r1
 800472c:	334c      	adds	r3, #76	; 0x4c
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	429a      	cmp	r2, r3
 8004732:	d87a      	bhi.n	800482a <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6818      	ldr	r0, [r3, #0]
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	212c      	movs	r1, #44	; 0x2c
 800473e:	fb01 f303 	mul.w	r3, r1, r3
 8004742:	4413      	add	r3, r2
 8004744:	3344      	adds	r3, #68	; 0x44
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	b292      	uxth	r2, r2
 800474c:	4619      	mov	r1, r3
 800474e:	f002 fdf9 	bl	8007344 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	212c      	movs	r1, #44	; 0x2c
 8004758:	fb01 f303 	mul.w	r3, r1, r3
 800475c:	4413      	add	r3, r2
 800475e:	3344      	adds	r3, #68	; 0x44
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	441a      	add	r2, r3
 8004766:	6879      	ldr	r1, [r7, #4]
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	202c      	movs	r0, #44	; 0x2c
 800476c:	fb00 f303 	mul.w	r3, r0, r3
 8004770:	440b      	add	r3, r1
 8004772:	3344      	adds	r3, #68	; 0x44
 8004774:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	212c      	movs	r1, #44	; 0x2c
 800477c:	fb01 f303 	mul.w	r3, r1, r3
 8004780:	4413      	add	r3, r2
 8004782:	3350      	adds	r3, #80	; 0x50
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	441a      	add	r2, r3
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	202c      	movs	r0, #44	; 0x2c
 8004790:	fb00 f303 	mul.w	r3, r0, r3
 8004794:	440b      	add	r3, r1
 8004796:	3350      	adds	r3, #80	; 0x50
 8004798:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	0cdb      	lsrs	r3, r3, #19
 80047aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047ae:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	212c      	movs	r1, #44	; 0x2c
 80047b6:	fb01 f303 	mul.w	r3, r1, r3
 80047ba:	4413      	add	r3, r2
 80047bc:	3340      	adds	r3, #64	; 0x40
 80047be:	881b      	ldrh	r3, [r3, #0]
 80047c0:	461a      	mov	r2, r3
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d13c      	bne.n	8004842 <HCD_RXQLVL_IRQHandler+0x19a>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d039      	beq.n	8004842 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	015a      	lsls	r2, r3, #5
 80047d2:	6a3b      	ldr	r3, [r7, #32]
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80047e4:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80047ec:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	015a      	lsls	r2, r3, #5
 80047f2:	6a3b      	ldr	r3, [r7, #32]
 80047f4:	4413      	add	r3, r2
 80047f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047fa:	461a      	mov	r2, r3
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	212c      	movs	r1, #44	; 0x2c
 8004806:	fb01 f303 	mul.w	r3, r1, r3
 800480a:	4413      	add	r3, r2
 800480c:	3354      	adds	r3, #84	; 0x54
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	f083 0301 	eor.w	r3, r3, #1
 8004814:	b2d8      	uxtb	r0, r3
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	212c      	movs	r1, #44	; 0x2c
 800481c:	fb01 f303 	mul.w	r3, r1, r3
 8004820:	4413      	add	r3, r2
 8004822:	3354      	adds	r3, #84	; 0x54
 8004824:	4602      	mov	r2, r0
 8004826:	701a      	strb	r2, [r3, #0]
      break;
 8004828:	e00b      	b.n	8004842 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	212c      	movs	r1, #44	; 0x2c
 8004830:	fb01 f303 	mul.w	r3, r1, r3
 8004834:	4413      	add	r3, r2
 8004836:	3360      	adds	r3, #96	; 0x60
 8004838:	2204      	movs	r2, #4
 800483a:	701a      	strb	r2, [r3, #0]
      break;
 800483c:	e001      	b.n	8004842 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800483e:	bf00      	nop
 8004840:	e000      	b.n	8004844 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004842:	bf00      	nop
  }
}
 8004844:	bf00      	nop
 8004846:	3728      	adds	r7, #40	; 0x28
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004878:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	2b02      	cmp	r3, #2
 8004882:	d10b      	bne.n	800489c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b01      	cmp	r3, #1
 800488c:	d102      	bne.n	8004894 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f006 fcee 	bl	800b270 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f043 0302 	orr.w	r3, r3, #2
 800489a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b08      	cmp	r3, #8
 80048a4:	d132      	bne.n	800490c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	f043 0308 	orr.w	r3, r3, #8
 80048ac:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b04      	cmp	r3, #4
 80048b6:	d126      	bne.n	8004906 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d113      	bne.n	80048e8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80048c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80048ca:	d106      	bne.n	80048da <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2102      	movs	r1, #2
 80048d2:	4618      	mov	r0, r3
 80048d4:	f002 fe96 	bl	8007604 <USB_InitFSLSPClkSel>
 80048d8:	e011      	b.n	80048fe <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2101      	movs	r1, #1
 80048e0:	4618      	mov	r0, r3
 80048e2:	f002 fe8f 	bl	8007604 <USB_InitFSLSPClkSel>
 80048e6:	e00a      	b.n	80048fe <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d106      	bne.n	80048fe <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048f6:	461a      	mov	r2, r3
 80048f8:	f64e 2360 	movw	r3, #60000	; 0xea60
 80048fc:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f006 fce0 	bl	800b2c4 <HAL_HCD_PortEnabled_Callback>
 8004904:	e002      	b.n	800490c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f006 fcea 	bl	800b2e0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f003 0320 	and.w	r3, r3, #32
 8004912:	2b20      	cmp	r3, #32
 8004914:	d103      	bne.n	800491e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	f043 0320 	orr.w	r3, r3, #32
 800491c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004924:	461a      	mov	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	6013      	str	r3, [r2, #0]
}
 800492a:	bf00      	nop
 800492c:	3718      	adds	r7, #24
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
	...

08004934 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e12b      	b.n	8004b9e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7fd f946 	bl	8001bec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2224      	movs	r2, #36	; 0x24
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 0201 	bic.w	r2, r2, #1
 8004976:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004986:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004996:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004998:	f002 fa2e 	bl	8006df8 <HAL_RCC_GetPCLK1Freq>
 800499c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	4a81      	ldr	r2, [pc, #516]	; (8004ba8 <HAL_I2C_Init+0x274>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d807      	bhi.n	80049b8 <HAL_I2C_Init+0x84>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4a80      	ldr	r2, [pc, #512]	; (8004bac <HAL_I2C_Init+0x278>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	bf94      	ite	ls
 80049b0:	2301      	movls	r3, #1
 80049b2:	2300      	movhi	r3, #0
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	e006      	b.n	80049c6 <HAL_I2C_Init+0x92>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	4a7d      	ldr	r2, [pc, #500]	; (8004bb0 <HAL_I2C_Init+0x27c>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	bf94      	ite	ls
 80049c0:	2301      	movls	r3, #1
 80049c2:	2300      	movhi	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e0e7      	b.n	8004b9e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4a78      	ldr	r2, [pc, #480]	; (8004bb4 <HAL_I2C_Init+0x280>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	0c9b      	lsrs	r3, r3, #18
 80049d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a6a      	ldr	r2, [pc, #424]	; (8004ba8 <HAL_I2C_Init+0x274>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d802      	bhi.n	8004a08 <HAL_I2C_Init+0xd4>
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	3301      	adds	r3, #1
 8004a06:	e009      	b.n	8004a1c <HAL_I2C_Init+0xe8>
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004a0e:	fb02 f303 	mul.w	r3, r2, r3
 8004a12:	4a69      	ldr	r2, [pc, #420]	; (8004bb8 <HAL_I2C_Init+0x284>)
 8004a14:	fba2 2303 	umull	r2, r3, r2, r3
 8004a18:	099b      	lsrs	r3, r3, #6
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	6812      	ldr	r2, [r2, #0]
 8004a20:	430b      	orrs	r3, r1
 8004a22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004a2e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	495c      	ldr	r1, [pc, #368]	; (8004ba8 <HAL_I2C_Init+0x274>)
 8004a38:	428b      	cmp	r3, r1
 8004a3a:	d819      	bhi.n	8004a70 <HAL_I2C_Init+0x13c>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	1e59      	subs	r1, r3, #1
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a4a:	1c59      	adds	r1, r3, #1
 8004a4c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004a50:	400b      	ands	r3, r1
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_I2C_Init+0x138>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	1e59      	subs	r1, r3, #1
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a64:	3301      	adds	r3, #1
 8004a66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a6a:	e051      	b.n	8004b10 <HAL_I2C_Init+0x1dc>
 8004a6c:	2304      	movs	r3, #4
 8004a6e:	e04f      	b.n	8004b10 <HAL_I2C_Init+0x1dc>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d111      	bne.n	8004a9c <HAL_I2C_Init+0x168>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	1e58      	subs	r0, r3, #1
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6859      	ldr	r1, [r3, #4]
 8004a80:	460b      	mov	r3, r1
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	440b      	add	r3, r1
 8004a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	bf0c      	ite	eq
 8004a94:	2301      	moveq	r3, #1
 8004a96:	2300      	movne	r3, #0
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	e012      	b.n	8004ac2 <HAL_I2C_Init+0x18e>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	1e58      	subs	r0, r3, #1
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6859      	ldr	r1, [r3, #4]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	0099      	lsls	r1, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	bf0c      	ite	eq
 8004abc:	2301      	moveq	r3, #1
 8004abe:	2300      	movne	r3, #0
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_I2C_Init+0x196>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e022      	b.n	8004b10 <HAL_I2C_Init+0x1dc>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10e      	bne.n	8004af0 <HAL_I2C_Init+0x1bc>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	1e58      	subs	r0, r3, #1
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6859      	ldr	r1, [r3, #4]
 8004ada:	460b      	mov	r3, r1
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	440b      	add	r3, r1
 8004ae0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004aee:	e00f      	b.n	8004b10 <HAL_I2C_Init+0x1dc>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	1e58      	subs	r0, r3, #1
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6859      	ldr	r1, [r3, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	0099      	lsls	r1, r3, #2
 8004b00:	440b      	add	r3, r1
 8004b02:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b06:	3301      	adds	r3, #1
 8004b08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b0c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b10:	6879      	ldr	r1, [r7, #4]
 8004b12:	6809      	ldr	r1, [r1, #0]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	69da      	ldr	r2, [r3, #28]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	431a      	orrs	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b3e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	6911      	ldr	r1, [r2, #16]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	68d2      	ldr	r2, [r2, #12]
 8004b4a:	4311      	orrs	r1, r2
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	6812      	ldr	r2, [r2, #0]
 8004b50:	430b      	orrs	r3, r1
 8004b52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	695a      	ldr	r2, [r3, #20]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0201 	orr.w	r2, r2, #1
 8004b7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	000186a0 	.word	0x000186a0
 8004bac:	001e847f 	.word	0x001e847f
 8004bb0:	003d08ff 	.word	0x003d08ff
 8004bb4:	431bde83 	.word	0x431bde83
 8004bb8:	10624dd3 	.word	0x10624dd3

08004bbc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b088      	sub	sp, #32
 8004bc0:	af02      	add	r7, sp, #8
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	607a      	str	r2, [r7, #4]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	460b      	mov	r3, r1
 8004bca:	817b      	strh	r3, [r7, #10]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bd0:	f7fd fac0 	bl	8002154 <HAL_GetTick>
 8004bd4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b20      	cmp	r3, #32
 8004be0:	f040 80e0 	bne.w	8004da4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	9300      	str	r3, [sp, #0]
 8004be8:	2319      	movs	r3, #25
 8004bea:	2201      	movs	r2, #1
 8004bec:	4970      	ldr	r1, [pc, #448]	; (8004db0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 fc58 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	e0d3      	b.n	8004da6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d101      	bne.n	8004c0c <HAL_I2C_Master_Transmit+0x50>
 8004c08:	2302      	movs	r3, #2
 8004c0a:	e0cc      	b.n	8004da6 <HAL_I2C_Master_Transmit+0x1ea>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0301 	and.w	r3, r3, #1
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d007      	beq.n	8004c32 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 0201 	orr.w	r2, r2, #1
 8004c30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c40:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2221      	movs	r2, #33	; 0x21
 8004c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2210      	movs	r2, #16
 8004c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	893a      	ldrh	r2, [r7, #8]
 8004c62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	4a50      	ldr	r2, [pc, #320]	; (8004db4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c72:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c74:	8979      	ldrh	r1, [r7, #10]
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	6a3a      	ldr	r2, [r7, #32]
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f000 fac2 	bl	8005204 <I2C_MasterRequestWrite>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d001      	beq.n	8004c8a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e08d      	b.n	8004da6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	613b      	str	r3, [r7, #16]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	613b      	str	r3, [r7, #16]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	613b      	str	r3, [r7, #16]
 8004c9e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ca0:	e066      	b.n	8004d70 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	6a39      	ldr	r1, [r7, #32]
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 fcd2 	bl	8005650 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00d      	beq.n	8004cce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d107      	bne.n	8004cca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cc8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e06b      	b.n	8004da6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd2:	781a      	ldrb	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cde:	1c5a      	adds	r2, r3, #1
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	3b01      	subs	r3, #1
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b04      	cmp	r3, #4
 8004d0a:	d11b      	bne.n	8004d44 <HAL_I2C_Master_Transmit+0x188>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d017      	beq.n	8004d44 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d18:	781a      	ldrb	r2, [r3, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	3b01      	subs	r3, #1
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	6a39      	ldr	r1, [r7, #32]
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 fcc2 	bl	80056d2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00d      	beq.n	8004d70 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d107      	bne.n	8004d6c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d6a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e01a      	b.n	8004da6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d194      	bne.n	8004ca2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004da0:	2300      	movs	r3, #0
 8004da2:	e000      	b.n	8004da6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004da4:	2302      	movs	r3, #2
  }
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3718      	adds	r7, #24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	00100002 	.word	0x00100002
 8004db4:	ffff0000 	.word	0xffff0000

08004db8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b08c      	sub	sp, #48	; 0x30
 8004dbc:	af02      	add	r7, sp, #8
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	607a      	str	r2, [r7, #4]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	817b      	strh	r3, [r7, #10]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dcc:	f7fd f9c2 	bl	8002154 <HAL_GetTick>
 8004dd0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b20      	cmp	r3, #32
 8004ddc:	f040 820b 	bne.w	80051f6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	2319      	movs	r3, #25
 8004de6:	2201      	movs	r2, #1
 8004de8:	497c      	ldr	r1, [pc, #496]	; (8004fdc <HAL_I2C_Master_Receive+0x224>)
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 fb5a 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d001      	beq.n	8004dfa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004df6:	2302      	movs	r3, #2
 8004df8:	e1fe      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d101      	bne.n	8004e08 <HAL_I2C_Master_Receive+0x50>
 8004e04:	2302      	movs	r3, #2
 8004e06:	e1f7      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d007      	beq.n	8004e2e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f042 0201 	orr.w	r2, r2, #1
 8004e2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2222      	movs	r2, #34	; 0x22
 8004e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2210      	movs	r2, #16
 8004e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	893a      	ldrh	r2, [r7, #8]
 8004e5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	4a5c      	ldr	r2, [pc, #368]	; (8004fe0 <HAL_I2C_Master_Receive+0x228>)
 8004e6e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e70:	8979      	ldrh	r1, [r7, #10]
 8004e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 fa46 	bl	8005308 <I2C_MasterRequestRead>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d001      	beq.n	8004e86 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e1b8      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d113      	bne.n	8004eb6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e8e:	2300      	movs	r3, #0
 8004e90:	623b      	str	r3, [r7, #32]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	623b      	str	r3, [r7, #32]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	623b      	str	r3, [r7, #32]
 8004ea2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb2:	601a      	str	r2, [r3, #0]
 8004eb4:	e18c      	b.n	80051d0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d11b      	bne.n	8004ef6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ecc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ece:	2300      	movs	r3, #0
 8004ed0:	61fb      	str	r3, [r7, #28]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	695b      	ldr	r3, [r3, #20]
 8004ed8:	61fb      	str	r3, [r7, #28]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	61fb      	str	r3, [r7, #28]
 8004ee2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	e16c      	b.n	80051d0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d11b      	bne.n	8004f36 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f0c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f1e:	2300      	movs	r3, #0
 8004f20:	61bb      	str	r3, [r7, #24]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	61bb      	str	r3, [r7, #24]
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	e14c      	b.n	80051d0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f46:	2300      	movs	r3, #0
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	617b      	str	r3, [r7, #20]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	617b      	str	r3, [r7, #20]
 8004f5a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f5c:	e138      	b.n	80051d0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f62:	2b03      	cmp	r3, #3
 8004f64:	f200 80f1 	bhi.w	800514a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d123      	bne.n	8004fb8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 fbed 	bl	8005754 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e139      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691a      	ldr	r2, [r3, #16]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f96:	1c5a      	adds	r2, r3, #1
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	b29a      	uxth	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004fb6:	e10b      	b.n	80051d0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d14e      	bne.n	800505e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc2:	9300      	str	r3, [sp, #0]
 8004fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	4906      	ldr	r1, [pc, #24]	; (8004fe4 <HAL_I2C_Master_Receive+0x22c>)
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 fa6a 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d008      	beq.n	8004fe8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e10e      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
 8004fda:	bf00      	nop
 8004fdc:	00100002 	.word	0x00100002
 8004fe0:	ffff0000 	.word	0xffff0000
 8004fe4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ff6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	691a      	ldr	r2, [r3, #16]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500a:	1c5a      	adds	r2, r3, #1
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005014:	3b01      	subs	r3, #1
 8005016:	b29a      	uxth	r2, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005020:	b29b      	uxth	r3, r3
 8005022:	3b01      	subs	r3, #1
 8005024:	b29a      	uxth	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	691a      	ldr	r2, [r3, #16]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005034:	b2d2      	uxtb	r2, r2
 8005036:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800505c:	e0b8      	b.n	80051d0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800505e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005064:	2200      	movs	r2, #0
 8005066:	4966      	ldr	r1, [pc, #408]	; (8005200 <HAL_I2C_Master_Receive+0x448>)
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	f000 fa1b 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e0bf      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005086:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	691a      	ldr	r2, [r3, #16]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050a4:	3b01      	subs	r3, #1
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c0:	2200      	movs	r2, #0
 80050c2:	494f      	ldr	r1, [pc, #316]	; (8005200 <HAL_I2C_Master_Receive+0x448>)
 80050c4:	68f8      	ldr	r0, [r7, #12]
 80050c6:	f000 f9ed 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d001      	beq.n	80050d4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e091      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	691a      	ldr	r2, [r3, #16]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ee:	b2d2      	uxtb	r2, r2
 80050f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f6:	1c5a      	adds	r2, r3, #1
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800510c:	b29b      	uxth	r3, r3
 800510e:	3b01      	subs	r3, #1
 8005110:	b29a      	uxth	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005120:	b2d2      	uxtb	r2, r2
 8005122:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005132:	3b01      	subs	r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800513e:	b29b      	uxth	r3, r3
 8005140:	3b01      	subs	r3, #1
 8005142:	b29a      	uxth	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005148:	e042      	b.n	80051d0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800514a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800514c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f000 fb00 	bl	8005754 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e04c      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	691a      	ldr	r2, [r3, #16]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	b2d2      	uxtb	r2, r2
 800516a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	1c5a      	adds	r2, r3, #1
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	f003 0304 	and.w	r3, r3, #4
 800519a:	2b04      	cmp	r3, #4
 800519c:	d118      	bne.n	80051d0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	691a      	ldr	r2, [r3, #16]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	b2d2      	uxtb	r2, r2
 80051aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ba:	3b01      	subs	r3, #1
 80051bc:	b29a      	uxth	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	3b01      	subs	r3, #1
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f47f aec2 	bne.w	8004f5e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2220      	movs	r2, #32
 80051de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80051f2:	2300      	movs	r3, #0
 80051f4:	e000      	b.n	80051f8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80051f6:	2302      	movs	r3, #2
  }
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3728      	adds	r7, #40	; 0x28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	00010004 	.word	0x00010004

08005204 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b088      	sub	sp, #32
 8005208:	af02      	add	r7, sp, #8
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	607a      	str	r2, [r7, #4]
 800520e:	603b      	str	r3, [r7, #0]
 8005210:	460b      	mov	r3, r1
 8005212:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005218:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	2b08      	cmp	r3, #8
 800521e:	d006      	beq.n	800522e <I2C_MasterRequestWrite+0x2a>
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2b01      	cmp	r3, #1
 8005224:	d003      	beq.n	800522e <I2C_MasterRequestWrite+0x2a>
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800522c:	d108      	bne.n	8005240 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	e00b      	b.n	8005258 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005244:	2b12      	cmp	r3, #18
 8005246:	d107      	bne.n	8005258 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005256:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f91d 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00d      	beq.n	800528c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800527a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800527e:	d103      	bne.n	8005288 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005286:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e035      	b.n	80052f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005294:	d108      	bne.n	80052a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005296:	897b      	ldrh	r3, [r7, #10]
 8005298:	b2db      	uxtb	r3, r3
 800529a:	461a      	mov	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80052a4:	611a      	str	r2, [r3, #16]
 80052a6:	e01b      	b.n	80052e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80052a8:	897b      	ldrh	r3, [r7, #10]
 80052aa:	11db      	asrs	r3, r3, #7
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	f003 0306 	and.w	r3, r3, #6
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	f063 030f 	orn	r3, r3, #15
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	490e      	ldr	r1, [pc, #56]	; (8005300 <I2C_MasterRequestWrite+0xfc>)
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 f943 	bl	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e010      	b.n	80052f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80052d6:	897b      	ldrh	r3, [r7, #10]
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	4907      	ldr	r1, [pc, #28]	; (8005304 <I2C_MasterRequestWrite+0x100>)
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 f933 	bl	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3718      	adds	r7, #24
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	00010008 	.word	0x00010008
 8005304:	00010002 	.word	0x00010002

08005308 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b088      	sub	sp, #32
 800530c:	af02      	add	r7, sp, #8
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	607a      	str	r2, [r7, #4]
 8005312:	603b      	str	r3, [r7, #0]
 8005314:	460b      	mov	r3, r1
 8005316:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800532c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2b08      	cmp	r3, #8
 8005332:	d006      	beq.n	8005342 <I2C_MasterRequestRead+0x3a>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d003      	beq.n	8005342 <I2C_MasterRequestRead+0x3a>
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005340:	d108      	bne.n	8005354 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005350:	601a      	str	r2, [r3, #0]
 8005352:	e00b      	b.n	800536c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005358:	2b11      	cmp	r3, #17
 800535a:	d107      	bne.n	800536c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800536a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005378:	68f8      	ldr	r0, [r7, #12]
 800537a:	f000 f893 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00d      	beq.n	80053a0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800538e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005392:	d103      	bne.n	800539c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f44f 7200 	mov.w	r2, #512	; 0x200
 800539a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e079      	b.n	8005494 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053a8:	d108      	bne.n	80053bc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80053aa:	897b      	ldrh	r3, [r7, #10]
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	f043 0301 	orr.w	r3, r3, #1
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	611a      	str	r2, [r3, #16]
 80053ba:	e05f      	b.n	800547c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80053bc:	897b      	ldrh	r3, [r7, #10]
 80053be:	11db      	asrs	r3, r3, #7
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f003 0306 	and.w	r3, r3, #6
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	f063 030f 	orn	r3, r3, #15
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	4930      	ldr	r1, [pc, #192]	; (800549c <I2C_MasterRequestRead+0x194>)
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f000 f8b9 	bl	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e054      	b.n	8005494 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80053ea:	897b      	ldrh	r3, [r7, #10]
 80053ec:	b2da      	uxtb	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	4929      	ldr	r1, [pc, #164]	; (80054a0 <I2C_MasterRequestRead+0x198>)
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f000 f8a9 	bl	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e044      	b.n	8005494 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800540a:	2300      	movs	r3, #0
 800540c:	613b      	str	r3, [r7, #16]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	613b      	str	r3, [r7, #16]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	613b      	str	r3, [r7, #16]
 800541e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800542e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	9300      	str	r3, [sp, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f000 f831 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00d      	beq.n	8005464 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005452:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005456:	d103      	bne.n	8005460 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800545e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e017      	b.n	8005494 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005464:	897b      	ldrh	r3, [r7, #10]
 8005466:	11db      	asrs	r3, r3, #7
 8005468:	b2db      	uxtb	r3, r3
 800546a:	f003 0306 	and.w	r3, r3, #6
 800546e:	b2db      	uxtb	r3, r3
 8005470:	f063 030e 	orn	r3, r3, #14
 8005474:	b2da      	uxtb	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	4907      	ldr	r1, [pc, #28]	; (80054a0 <I2C_MasterRequestRead+0x198>)
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 f865 	bl	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e000      	b.n	8005494 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3718      	adds	r7, #24
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	00010008 	.word	0x00010008
 80054a0:	00010002 	.word	0x00010002

080054a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	4613      	mov	r3, r2
 80054b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054b4:	e025      	b.n	8005502 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054bc:	d021      	beq.n	8005502 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054be:	f7fc fe49 	bl	8002154 <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	683a      	ldr	r2, [r7, #0]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d302      	bcc.n	80054d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d116      	bne.n	8005502 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2220      	movs	r2, #32
 80054de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	f043 0220 	orr.w	r2, r3, #32
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e023      	b.n	800554a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	0c1b      	lsrs	r3, r3, #16
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b01      	cmp	r3, #1
 800550a:	d10d      	bne.n	8005528 <I2C_WaitOnFlagUntilTimeout+0x84>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	43da      	mvns	r2, r3
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4013      	ands	r3, r2
 8005518:	b29b      	uxth	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	bf0c      	ite	eq
 800551e:	2301      	moveq	r3, #1
 8005520:	2300      	movne	r3, #0
 8005522:	b2db      	uxtb	r3, r3
 8005524:	461a      	mov	r2, r3
 8005526:	e00c      	b.n	8005542 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	43da      	mvns	r2, r3
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	4013      	ands	r3, r2
 8005534:	b29b      	uxth	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	bf0c      	ite	eq
 800553a:	2301      	moveq	r3, #1
 800553c:	2300      	movne	r3, #0
 800553e:	b2db      	uxtb	r3, r3
 8005540:	461a      	mov	r2, r3
 8005542:	79fb      	ldrb	r3, [r7, #7]
 8005544:	429a      	cmp	r2, r3
 8005546:	d0b6      	beq.n	80054b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	60f8      	str	r0, [r7, #12]
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	607a      	str	r2, [r7, #4]
 800555e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005560:	e051      	b.n	8005606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800556c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005570:	d123      	bne.n	80055ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005580:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800558a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2220      	movs	r2, #32
 8005596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a6:	f043 0204 	orr.w	r2, r3, #4
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e046      	b.n	8005648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c0:	d021      	beq.n	8005606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055c2:	f7fc fdc7 	bl	8002154 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d302      	bcc.n	80055d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d116      	bne.n	8005606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f2:	f043 0220 	orr.w	r2, r3, #32
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e020      	b.n	8005648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	0c1b      	lsrs	r3, r3, #16
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b01      	cmp	r3, #1
 800560e:	d10c      	bne.n	800562a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	43da      	mvns	r2, r3
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	4013      	ands	r3, r2
 800561c:	b29b      	uxth	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	bf14      	ite	ne
 8005622:	2301      	movne	r3, #1
 8005624:	2300      	moveq	r3, #0
 8005626:	b2db      	uxtb	r3, r3
 8005628:	e00b      	b.n	8005642 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	43da      	mvns	r2, r3
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	4013      	ands	r3, r2
 8005636:	b29b      	uxth	r3, r3
 8005638:	2b00      	cmp	r3, #0
 800563a:	bf14      	ite	ne
 800563c:	2301      	movne	r3, #1
 800563e:	2300      	moveq	r3, #0
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d18d      	bne.n	8005562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3710      	adds	r7, #16
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800565c:	e02d      	b.n	80056ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 f8ce 	bl	8005800 <I2C_IsAcknowledgeFailed>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d001      	beq.n	800566e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e02d      	b.n	80056ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005674:	d021      	beq.n	80056ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005676:	f7fc fd6d 	bl	8002154 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	429a      	cmp	r2, r3
 8005684:	d302      	bcc.n	800568c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d116      	bne.n	80056ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2220      	movs	r2, #32
 8005696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	f043 0220 	orr.w	r2, r3, #32
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e007      	b.n	80056ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056c4:	2b80      	cmp	r3, #128	; 0x80
 80056c6:	d1ca      	bne.n	800565e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b084      	sub	sp, #16
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056de:	e02d      	b.n	800573c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f88d 	bl	8005800 <I2C_IsAcknowledgeFailed>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d001      	beq.n	80056f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e02d      	b.n	800574c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f6:	d021      	beq.n	800573c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056f8:	f7fc fd2c 	bl	8002154 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	429a      	cmp	r2, r3
 8005706:	d302      	bcc.n	800570e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d116      	bne.n	800573c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005728:	f043 0220 	orr.w	r2, r3, #32
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e007      	b.n	800574c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	f003 0304 	and.w	r3, r3, #4
 8005746:	2b04      	cmp	r3, #4
 8005748:	d1ca      	bne.n	80056e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005760:	e042      	b.n	80057e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	f003 0310 	and.w	r3, r3, #16
 800576c:	2b10      	cmp	r3, #16
 800576e:	d119      	bne.n	80057a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f06f 0210 	mvn.w	r2, #16
 8005778:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2220      	movs	r2, #32
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e029      	b.n	80057f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057a4:	f7fc fcd6 	bl	8002154 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	68ba      	ldr	r2, [r7, #8]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d302      	bcc.n	80057ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d116      	bne.n	80057e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d4:	f043 0220 	orr.w	r2, r3, #32
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e007      	b.n	80057f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f2:	2b40      	cmp	r3, #64	; 0x40
 80057f4:	d1b5      	bne.n	8005762 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005816:	d11b      	bne.n	8005850 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005820:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2220      	movs	r2, #32
 800582c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583c:	f043 0204 	orr.w	r2, r3, #4
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e000      	b.n	8005852 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	370c      	adds	r7, #12
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
	...

08005860 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b088      	sub	sp, #32
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d101      	bne.n	8005872 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e128      	b.n	8005ac4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d109      	bne.n	8005892 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a90      	ldr	r2, [pc, #576]	; (8005acc <HAL_I2S_Init+0x26c>)
 800588a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7fc f9f5 	bl	8001c7c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2202      	movs	r2, #2
 8005896:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	69db      	ldr	r3, [r3, #28]
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	6812      	ldr	r2, [r2, #0]
 80058a4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80058a8:	f023 030f 	bic.w	r3, r3, #15
 80058ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2202      	movs	r2, #2
 80058b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d060      	beq.n	8005980 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d102      	bne.n	80058cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80058c6:	2310      	movs	r3, #16
 80058c8:	617b      	str	r3, [r7, #20]
 80058ca:	e001      	b.n	80058d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80058cc:	2320      	movs	r3, #32
 80058ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	2b20      	cmp	r3, #32
 80058d6:	d802      	bhi.n	80058de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80058de:	2001      	movs	r0, #1
 80058e0:	f001 fb80 	bl	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 80058e4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058ee:	d125      	bne.n	800593c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d010      	beq.n	800591a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8005902:	4613      	mov	r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	4413      	add	r3, r2
 8005908:	005b      	lsls	r3, r3, #1
 800590a:	461a      	mov	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	fbb2 f3f3 	udiv	r3, r2, r3
 8005914:	3305      	adds	r3, #5
 8005916:	613b      	str	r3, [r7, #16]
 8005918:	e01f      	b.n	800595a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	00db      	lsls	r3, r3, #3
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	fbb2 f2f3 	udiv	r2, r2, r3
 8005924:	4613      	mov	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	005b      	lsls	r3, r3, #1
 800592c:	461a      	mov	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	fbb2 f3f3 	udiv	r3, r2, r3
 8005936:	3305      	adds	r3, #5
 8005938:	613b      	str	r3, [r7, #16]
 800593a:	e00e      	b.n	800595a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	fbb2 f2f3 	udiv	r2, r2, r3
 8005944:	4613      	mov	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	005b      	lsls	r3, r3, #1
 800594c:	461a      	mov	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	695b      	ldr	r3, [r3, #20]
 8005952:	fbb2 f3f3 	udiv	r3, r2, r3
 8005956:	3305      	adds	r3, #5
 8005958:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	4a5c      	ldr	r2, [pc, #368]	; (8005ad0 <HAL_I2S_Init+0x270>)
 800595e:	fba2 2303 	umull	r2, r3, r2, r3
 8005962:	08db      	lsrs	r3, r3, #3
 8005964:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	f003 0301 	and.w	r3, r3, #1
 800596c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	085b      	lsrs	r3, r3, #1
 8005976:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	021b      	lsls	r3, r3, #8
 800597c:	61bb      	str	r3, [r7, #24]
 800597e:	e003      	b.n	8005988 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005980:	2302      	movs	r3, #2
 8005982:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005984:	2300      	movs	r3, #0
 8005986:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d902      	bls.n	8005994 <HAL_I2S_Init+0x134>
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	2bff      	cmp	r3, #255	; 0xff
 8005992:	d907      	bls.n	80059a4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005998:	f043 0210 	orr.w	r2, r3, #16
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e08f      	b.n	8005ac4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	691a      	ldr	r2, [r3, #16]
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	ea42 0103 	orr.w	r1, r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69fa      	ldr	r2, [r7, #28]
 80059b4:	430a      	orrs	r2, r1
 80059b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	69db      	ldr	r3, [r3, #28]
 80059be:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80059c2:	f023 030f 	bic.w	r3, r3, #15
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	6851      	ldr	r1, [r2, #4]
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	6892      	ldr	r2, [r2, #8]
 80059ce:	4311      	orrs	r1, r2
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	68d2      	ldr	r2, [r2, #12]
 80059d4:	4311      	orrs	r1, r2
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	6992      	ldr	r2, [r2, #24]
 80059da:	430a      	orrs	r2, r1
 80059dc:	431a      	orrs	r2, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059e6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d161      	bne.n	8005ab4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a38      	ldr	r2, [pc, #224]	; (8005ad4 <HAL_I2S_Init+0x274>)
 80059f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a37      	ldr	r2, [pc, #220]	; (8005ad8 <HAL_I2S_Init+0x278>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d101      	bne.n	8005a04 <HAL_I2S_Init+0x1a4>
 8005a00:	4b36      	ldr	r3, [pc, #216]	; (8005adc <HAL_I2S_Init+0x27c>)
 8005a02:	e001      	b.n	8005a08 <HAL_I2S_Init+0x1a8>
 8005a04:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	6812      	ldr	r2, [r2, #0]
 8005a0e:	4932      	ldr	r1, [pc, #200]	; (8005ad8 <HAL_I2S_Init+0x278>)
 8005a10:	428a      	cmp	r2, r1
 8005a12:	d101      	bne.n	8005a18 <HAL_I2S_Init+0x1b8>
 8005a14:	4a31      	ldr	r2, [pc, #196]	; (8005adc <HAL_I2S_Init+0x27c>)
 8005a16:	e001      	b.n	8005a1c <HAL_I2S_Init+0x1bc>
 8005a18:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005a1c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005a20:	f023 030f 	bic.w	r3, r3, #15
 8005a24:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a2b      	ldr	r2, [pc, #172]	; (8005ad8 <HAL_I2S_Init+0x278>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d101      	bne.n	8005a34 <HAL_I2S_Init+0x1d4>
 8005a30:	4b2a      	ldr	r3, [pc, #168]	; (8005adc <HAL_I2S_Init+0x27c>)
 8005a32:	e001      	b.n	8005a38 <HAL_I2S_Init+0x1d8>
 8005a34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a38:	2202      	movs	r2, #2
 8005a3a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a25      	ldr	r2, [pc, #148]	; (8005ad8 <HAL_I2S_Init+0x278>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d101      	bne.n	8005a4a <HAL_I2S_Init+0x1ea>
 8005a46:	4b25      	ldr	r3, [pc, #148]	; (8005adc <HAL_I2S_Init+0x27c>)
 8005a48:	e001      	b.n	8005a4e <HAL_I2S_Init+0x1ee>
 8005a4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a4e:	69db      	ldr	r3, [r3, #28]
 8005a50:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a5a:	d003      	beq.n	8005a64 <HAL_I2S_Init+0x204>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d103      	bne.n	8005a6c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005a64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a68:	613b      	str	r3, [r7, #16]
 8005a6a:	e001      	b.n	8005a70 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005a84:	4313      	orrs	r3, r2
 8005a86:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	b29a      	uxth	r2, r3
 8005a92:	897b      	ldrh	r3, [r7, #10]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a9c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a0d      	ldr	r2, [pc, #52]	; (8005ad8 <HAL_I2S_Init+0x278>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d101      	bne.n	8005aac <HAL_I2S_Init+0x24c>
 8005aa8:	4b0c      	ldr	r3, [pc, #48]	; (8005adc <HAL_I2S_Init+0x27c>)
 8005aaa:	e001      	b.n	8005ab0 <HAL_I2S_Init+0x250>
 8005aac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ab0:	897a      	ldrh	r2, [r7, #10]
 8005ab2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3720      	adds	r7, #32
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	08005f97 	.word	0x08005f97
 8005ad0:	cccccccd 	.word	0xcccccccd
 8005ad4:	080060ad 	.word	0x080060ad
 8005ad8:	40003800 	.word	0x40003800
 8005adc:	40003400 	.word	0x40003400

08005ae0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	60b9      	str	r1, [r7, #8]
 8005aea:	4613      	mov	r3, r2
 8005aec:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d002      	beq.n	8005afa <HAL_I2S_Transmit_DMA+0x1a>
 8005af4:	88fb      	ldrh	r3, [r7, #6]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d101      	bne.n	8005afe <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e08e      	b.n	8005c1c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d101      	bne.n	8005b0e <HAL_I2S_Transmit_DMA+0x2e>
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	e086      	b.n	8005c1c <HAL_I2S_Transmit_DMA+0x13c>
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d005      	beq.n	8005b2e <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	e076      	b.n	8005c1c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2203      	movs	r2, #3
 8005b32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	69db      	ldr	r3, [r3, #28]
 8005b48:	f003 0307 	and.w	r3, r3, #7
 8005b4c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	2b03      	cmp	r3, #3
 8005b52:	d002      	beq.n	8005b5a <HAL_I2S_Transmit_DMA+0x7a>
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	2b05      	cmp	r3, #5
 8005b58:	d10a      	bne.n	8005b70 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005b5a:	88fb      	ldrh	r3, [r7, #6]
 8005b5c:	005b      	lsls	r3, r3, #1
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005b64:	88fb      	ldrh	r3, [r7, #6]
 8005b66:	005b      	lsls	r3, r3, #1
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b6e:	e005      	b.n	8005b7c <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	88fa      	ldrh	r2, [r7, #6]
 8005b74:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	88fa      	ldrh	r2, [r7, #6]
 8005b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b80:	4a28      	ldr	r2, [pc, #160]	; (8005c24 <HAL_I2S_Transmit_DMA+0x144>)
 8005b82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b88:	4a27      	ldr	r2, [pc, #156]	; (8005c28 <HAL_I2S_Transmit_DMA+0x148>)
 8005b8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b90:	4a26      	ldr	r2, [pc, #152]	; (8005c2c <HAL_I2S_Transmit_DMA+0x14c>)
 8005b92:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005b9c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005ba4:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005baa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005bac:	f7fc fcc2 	bl	8002534 <HAL_DMA_Start_IT>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00f      	beq.n	8005bd6 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bba:	f043 0208 	orr.w	r2, r3, #8
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e022      	b.n	8005c1c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69db      	ldr	r3, [r3, #28]
 8005bdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d107      	bne.n	8005bf4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	69da      	ldr	r2, [r3, #28]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005bf2:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d107      	bne.n	8005c12 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	685a      	ldr	r2, [r3, #4]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f042 0202 	orr.w	r2, r2, #2
 8005c10:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3718      	adds	r7, #24
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	08005e17 	.word	0x08005e17
 8005c28:	08005dd5 	.word	0x08005dd5
 8005c2c:	08005e91 	.word	0x08005e91

08005c30 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d002      	beq.n	8005c4a <HAL_I2S_Receive_DMA+0x1a>
 8005c44:	88fb      	ldrh	r3, [r7, #6]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d101      	bne.n	8005c4e <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e0a1      	b.n	8005d92 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d101      	bne.n	8005c5e <HAL_I2S_Receive_DMA+0x2e>
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	e099      	b.n	8005d92 <HAL_I2S_Receive_DMA+0x162>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d005      	beq.n	8005c7e <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8005c7a:	2302      	movs	r3, #2
 8005c7c:	e089      	b.n	8005d92 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2204      	movs	r2, #4
 8005c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	68ba      	ldr	r2, [r7, #8]
 8005c90:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	f003 0307 	and.w	r3, r3, #7
 8005c9c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	2b03      	cmp	r3, #3
 8005ca2:	d002      	beq.n	8005caa <HAL_I2S_Receive_DMA+0x7a>
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	2b05      	cmp	r3, #5
 8005ca8:	d10a      	bne.n	8005cc0 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8005caa:	88fb      	ldrh	r3, [r7, #6]
 8005cac:	005b      	lsls	r3, r3, #1
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8005cb4:	88fb      	ldrh	r3, [r7, #6]
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	865a      	strh	r2, [r3, #50]	; 0x32
 8005cbe:	e005      	b.n	8005ccc <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	88fa      	ldrh	r2, [r7, #6]
 8005cc4:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	88fa      	ldrh	r2, [r7, #6]
 8005cca:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cd0:	4a32      	ldr	r2, [pc, #200]	; (8005d9c <HAL_I2S_Receive_DMA+0x16c>)
 8005cd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cd8:	4a31      	ldr	r2, [pc, #196]	; (8005da0 <HAL_I2S_Receive_DMA+0x170>)
 8005cda:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ce0:	4a30      	ldr	r2, [pc, #192]	; (8005da4 <HAL_I2S_Receive_DMA+0x174>)
 8005ce2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cf2:	d10a      	bne.n	8005d0a <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	613b      	str	r3, [r7, #16]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	613b      	str	r3, [r7, #16]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	613b      	str	r3, [r7, #16]
 8005d08:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	330c      	adds	r3, #12
 8005d14:	4619      	mov	r1, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8005d20:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8005d22:	f7fc fc07 	bl	8002534 <HAL_DMA_Start_IT>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00f      	beq.n	8005d4c <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d30:	f043 0208 	orr.w	r2, r3, #8
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e022      	b.n	8005d92 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d107      	bne.n	8005d6a <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	69da      	ldr	r2, [r3, #28]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d68:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f003 0301 	and.w	r3, r3, #1
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d107      	bne.n	8005d88 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0201 	orr.w	r2, r2, #1
 8005d86:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3718      	adds	r7, #24
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	08005e75 	.word	0x08005e75
 8005da0:	08005e33 	.word	0x08005e33
 8005da4:	08005e91 	.word	0x08005e91

08005da8 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	4798      	blx	r3
}
 8005db8:	bf00      	nop
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10e      	bne.n	8005e08 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 0202 	bic.w	r2, r2, #2
 8005df8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005e08:	68f8      	ldr	r0, [r7, #12]
 8005e0a:	f7fa fe01 	bl	8000a10 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005e0e:	bf00      	nop
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b084      	sub	sp, #16
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e22:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f7fa fdd3 	bl	80009d0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005e2a:	bf00      	nop
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8005e32:	b580      	push	{r7, lr}
 8005e34:	b084      	sub	sp, #16
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	69db      	ldr	r3, [r3, #28]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10e      	bne.n	8005e66 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	685a      	ldr	r2, [r3, #4]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f022 0201 	bic.w	r2, r2, #1
 8005e56:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f7fa fd88 	bl	800097c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005e6c:	bf00      	nop
 8005e6e:	3710      	adds	r7, #16
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e80:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f7fa fd50 	bl	8000928 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005e88:	bf00      	nop
 8005e8a:	3710      	adds	r7, #16
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9c:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f022 0203 	bic.w	r2, r2, #3
 8005eac:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec6:	f043 0208 	orr.w	r2, r3, #8
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f7ff ff76 	bl	8005dc0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005ed4:	bf00      	nop
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee8:	881a      	ldrh	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef4:	1c9a      	adds	r2, r3, #2
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	3b01      	subs	r3, #1
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10e      	bne.n	8005f30 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	685a      	ldr	r2, [r3, #4]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f20:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7fa fd70 	bl	8000a10 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005f30:	bf00      	nop
 8005f32:	3708      	adds	r7, #8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68da      	ldr	r2, [r3, #12]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4a:	b292      	uxth	r2, r2
 8005f4c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f52:	1c9a      	adds	r2, r3, #2
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10e      	bne.n	8005f8e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005f7e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f7fa fcf7 	bl	800097c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005f8e:	bf00      	nop
 8005f90:	3708      	adds	r7, #8
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}

08005f96 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b086      	sub	sp, #24
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d13a      	bne.n	8006028 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d109      	bne.n	8005fd0 <I2S_IRQHandler+0x3a>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc6:	2b40      	cmp	r3, #64	; 0x40
 8005fc8:	d102      	bne.n	8005fd0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7ff ffb4 	bl	8005f38 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fd6:	2b40      	cmp	r3, #64	; 0x40
 8005fd8:	d126      	bne.n	8006028 <I2S_IRQHandler+0x92>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f003 0320 	and.w	r3, r3, #32
 8005fe4:	2b20      	cmp	r3, #32
 8005fe6:	d11f      	bne.n	8006028 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	685a      	ldr	r2, [r3, #4]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005ff6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	613b      	str	r3, [r7, #16]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	613b      	str	r3, [r7, #16]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	613b      	str	r3, [r7, #16]
 800600c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800601a:	f043 0202 	orr.w	r2, r3, #2
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7ff fecc 	bl	8005dc0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b03      	cmp	r3, #3
 8006032:	d136      	bne.n	80060a2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f003 0302 	and.w	r3, r3, #2
 800603a:	2b02      	cmp	r3, #2
 800603c:	d109      	bne.n	8006052 <I2S_IRQHandler+0xbc>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006048:	2b80      	cmp	r3, #128	; 0x80
 800604a:	d102      	bne.n	8006052 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f7ff ff45 	bl	8005edc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f003 0308 	and.w	r3, r3, #8
 8006058:	2b08      	cmp	r3, #8
 800605a:	d122      	bne.n	80060a2 <I2S_IRQHandler+0x10c>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f003 0320 	and.w	r3, r3, #32
 8006066:	2b20      	cmp	r3, #32
 8006068:	d11b      	bne.n	80060a2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	685a      	ldr	r2, [r3, #4]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006078:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800607a:	2300      	movs	r3, #0
 800607c:	60fb      	str	r3, [r7, #12]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	60fb      	str	r3, [r7, #12]
 8006086:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006094:	f043 0204 	orr.w	r2, r3, #4
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f7ff fe8f 	bl	8005dc0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80060a2:	bf00      	nop
 80060a4:	3718      	adds	r7, #24
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b088      	sub	sp, #32
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4aa2      	ldr	r2, [pc, #648]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d101      	bne.n	80060ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80060c6:	4ba2      	ldr	r3, [pc, #648]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80060c8:	e001      	b.n	80060ce <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80060ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a9b      	ldr	r2, [pc, #620]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d101      	bne.n	80060e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80060e4:	4b9a      	ldr	r3, [pc, #616]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80060e6:	e001      	b.n	80060ec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80060e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060f8:	d004      	beq.n	8006104 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	f040 8099 	bne.w	8006236 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b02      	cmp	r3, #2
 800610c:	d107      	bne.n	800611e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006114:	2b00      	cmp	r3, #0
 8006116:	d002      	beq.n	800611e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 f925 	bl	8006368 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	f003 0301 	and.w	r3, r3, #1
 8006124:	2b01      	cmp	r3, #1
 8006126:	d107      	bne.n	8006138 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612e:	2b00      	cmp	r3, #0
 8006130:	d002      	beq.n	8006138 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 f9c8 	bl	80064c8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800613e:	2b40      	cmp	r3, #64	; 0x40
 8006140:	d13a      	bne.n	80061b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f003 0320 	and.w	r3, r3, #32
 8006148:	2b00      	cmp	r3, #0
 800614a:	d035      	beq.n	80061b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a7e      	ldr	r2, [pc, #504]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d101      	bne.n	800615a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006156:	4b7e      	ldr	r3, [pc, #504]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006158:	e001      	b.n	800615e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800615a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4979      	ldr	r1, [pc, #484]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006166:	428b      	cmp	r3, r1
 8006168:	d101      	bne.n	800616e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800616a:	4b79      	ldr	r3, [pc, #484]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800616c:	e001      	b.n	8006172 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800616e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006172:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006176:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685a      	ldr	r2, [r3, #4]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006186:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006188:	2300      	movs	r3, #0
 800618a:	60fb      	str	r3, [r7, #12]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	60fb      	str	r3, [r7, #12]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061aa:	f043 0202 	orr.w	r2, r3, #2
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7ff fe04 	bl	8005dc0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	f003 0308 	and.w	r3, r3, #8
 80061be:	2b08      	cmp	r3, #8
 80061c0:	f040 80be 	bne.w	8006340 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f003 0320 	and.w	r3, r3, #32
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 80b8 	beq.w	8006340 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80061de:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a59      	ldr	r2, [pc, #356]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d101      	bne.n	80061ee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80061ea:	4b59      	ldr	r3, [pc, #356]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80061ec:	e001      	b.n	80061f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80061ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061f2:	685a      	ldr	r2, [r3, #4]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4954      	ldr	r1, [pc, #336]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80061fa:	428b      	cmp	r3, r1
 80061fc:	d101      	bne.n	8006202 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80061fe:	4b54      	ldr	r3, [pc, #336]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006200:	e001      	b.n	8006206 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006202:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006206:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800620a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800620c:	2300      	movs	r3, #0
 800620e:	60bb      	str	r3, [r7, #8]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	60bb      	str	r3, [r7, #8]
 8006218:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006226:	f043 0204 	orr.w	r2, r3, #4
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7ff fdc6 	bl	8005dc0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006234:	e084      	b.n	8006340 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b02      	cmp	r3, #2
 800623e:	d107      	bne.n	8006250 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006246:	2b00      	cmp	r3, #0
 8006248:	d002      	beq.n	8006250 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f8be 	bl	80063cc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	f003 0301 	and.w	r3, r3, #1
 8006256:	2b01      	cmp	r3, #1
 8006258:	d107      	bne.n	800626a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006260:	2b00      	cmp	r3, #0
 8006262:	d002      	beq.n	800626a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 f8fd 	bl	8006464 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006270:	2b40      	cmp	r3, #64	; 0x40
 8006272:	d12f      	bne.n	80062d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b00      	cmp	r3, #0
 800627c:	d02a      	beq.n	80062d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685a      	ldr	r2, [r3, #4]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800628c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a2e      	ldr	r2, [pc, #184]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d101      	bne.n	800629c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006298:	4b2d      	ldr	r3, [pc, #180]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800629a:	e001      	b.n	80062a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800629c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4929      	ldr	r1, [pc, #164]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80062a8:	428b      	cmp	r3, r1
 80062aa:	d101      	bne.n	80062b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80062ac:	4b28      	ldr	r3, [pc, #160]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80062ae:	e001      	b.n	80062b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80062b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80062b8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c6:	f043 0202 	orr.w	r2, r3, #2
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f7ff fd76 	bl	8005dc0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	f003 0308 	and.w	r3, r3, #8
 80062da:	2b08      	cmp	r3, #8
 80062dc:	d131      	bne.n	8006342 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	f003 0320 	and.w	r3, r3, #32
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d02c      	beq.n	8006342 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a17      	ldr	r2, [pc, #92]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d101      	bne.n	80062f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80062f2:	4b17      	ldr	r3, [pc, #92]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80062f4:	e001      	b.n	80062fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80062f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4912      	ldr	r1, [pc, #72]	; (800634c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006302:	428b      	cmp	r3, r1
 8006304:	d101      	bne.n	800630a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8006306:	4b12      	ldr	r3, [pc, #72]	; (8006350 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006308:	e001      	b.n	800630e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800630a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800630e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006312:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	685a      	ldr	r2, [r3, #4]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006322:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006330:	f043 0204 	orr.w	r2, r3, #4
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7ff fd41 	bl	8005dc0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800633e:	e000      	b.n	8006342 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006340:	bf00      	nop
}
 8006342:	bf00      	nop
 8006344:	3720      	adds	r7, #32
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	40003800 	.word	0x40003800
 8006350:	40003400 	.word	0x40003400

08006354 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006374:	1c99      	adds	r1, r3, #2
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	6251      	str	r1, [r2, #36]	; 0x24
 800637a:	881a      	ldrh	r2, [r3, #0]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006386:	b29b      	uxth	r3, r3
 8006388:	3b01      	subs	r3, #1
 800638a:	b29a      	uxth	r2, r3
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006394:	b29b      	uxth	r3, r3
 8006396:	2b00      	cmp	r3, #0
 8006398:	d113      	bne.n	80063c2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80063a8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d106      	bne.n	80063c2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f7ff ffc9 	bl	8006354 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80063c2:	bf00      	nop
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
	...

080063cc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d8:	1c99      	adds	r1, r3, #2
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	6251      	str	r1, [r2, #36]	; 0x24
 80063de:	8819      	ldrh	r1, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a1d      	ldr	r2, [pc, #116]	; (800645c <I2SEx_TxISR_I2SExt+0x90>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d101      	bne.n	80063ee <I2SEx_TxISR_I2SExt+0x22>
 80063ea:	4b1d      	ldr	r3, [pc, #116]	; (8006460 <I2SEx_TxISR_I2SExt+0x94>)
 80063ec:	e001      	b.n	80063f2 <I2SEx_TxISR_I2SExt+0x26>
 80063ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063f2:	460a      	mov	r2, r1
 80063f4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	3b01      	subs	r3, #1
 80063fe:	b29a      	uxth	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006408:	b29b      	uxth	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d121      	bne.n	8006452 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a12      	ldr	r2, [pc, #72]	; (800645c <I2SEx_TxISR_I2SExt+0x90>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d101      	bne.n	800641c <I2SEx_TxISR_I2SExt+0x50>
 8006418:	4b11      	ldr	r3, [pc, #68]	; (8006460 <I2SEx_TxISR_I2SExt+0x94>)
 800641a:	e001      	b.n	8006420 <I2SEx_TxISR_I2SExt+0x54>
 800641c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006420:	685a      	ldr	r2, [r3, #4]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	490d      	ldr	r1, [pc, #52]	; (800645c <I2SEx_TxISR_I2SExt+0x90>)
 8006428:	428b      	cmp	r3, r1
 800642a:	d101      	bne.n	8006430 <I2SEx_TxISR_I2SExt+0x64>
 800642c:	4b0c      	ldr	r3, [pc, #48]	; (8006460 <I2SEx_TxISR_I2SExt+0x94>)
 800642e:	e001      	b.n	8006434 <I2SEx_TxISR_I2SExt+0x68>
 8006430:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006434:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006438:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800643e:	b29b      	uxth	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	d106      	bne.n	8006452 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f7ff ff81 	bl	8006354 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006452:	bf00      	nop
 8006454:	3708      	adds	r7, #8
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	40003800 	.word	0x40003800
 8006460:	40003400 	.word	0x40003400

08006464 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68d8      	ldr	r0, [r3, #12]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006476:	1c99      	adds	r1, r3, #2
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800647c:	b282      	uxth	r2, r0
 800647e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006484:	b29b      	uxth	r3, r3
 8006486:	3b01      	subs	r3, #1
 8006488:	b29a      	uxth	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006492:	b29b      	uxth	r3, r3
 8006494:	2b00      	cmp	r3, #0
 8006496:	d113      	bne.n	80064c0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	685a      	ldr	r2, [r3, #4]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80064a6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d106      	bne.n	80064c0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f7ff ff4a 	bl	8006354 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80064c0:	bf00      	nop
 80064c2:	3708      	adds	r7, #8
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a20      	ldr	r2, [pc, #128]	; (8006558 <I2SEx_RxISR_I2SExt+0x90>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d101      	bne.n	80064de <I2SEx_RxISR_I2SExt+0x16>
 80064da:	4b20      	ldr	r3, [pc, #128]	; (800655c <I2SEx_RxISR_I2SExt+0x94>)
 80064dc:	e001      	b.n	80064e2 <I2SEx_RxISR_I2SExt+0x1a>
 80064de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80064e2:	68d8      	ldr	r0, [r3, #12]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e8:	1c99      	adds	r1, r3, #2
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	62d1      	str	r1, [r2, #44]	; 0x2c
 80064ee:	b282      	uxth	r2, r0
 80064f0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	3b01      	subs	r3, #1
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006504:	b29b      	uxth	r3, r3
 8006506:	2b00      	cmp	r3, #0
 8006508:	d121      	bne.n	800654e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a12      	ldr	r2, [pc, #72]	; (8006558 <I2SEx_RxISR_I2SExt+0x90>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d101      	bne.n	8006518 <I2SEx_RxISR_I2SExt+0x50>
 8006514:	4b11      	ldr	r3, [pc, #68]	; (800655c <I2SEx_RxISR_I2SExt+0x94>)
 8006516:	e001      	b.n	800651c <I2SEx_RxISR_I2SExt+0x54>
 8006518:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	490d      	ldr	r1, [pc, #52]	; (8006558 <I2SEx_RxISR_I2SExt+0x90>)
 8006524:	428b      	cmp	r3, r1
 8006526:	d101      	bne.n	800652c <I2SEx_RxISR_I2SExt+0x64>
 8006528:	4b0c      	ldr	r3, [pc, #48]	; (800655c <I2SEx_RxISR_I2SExt+0x94>)
 800652a:	e001      	b.n	8006530 <I2SEx_RxISR_I2SExt+0x68>
 800652c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006530:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006534:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800653a:	b29b      	uxth	r3, r3
 800653c:	2b00      	cmp	r3, #0
 800653e:	d106      	bne.n	800654e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f7ff ff03 	bl	8006354 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800654e:	bf00      	nop
 8006550:	3708      	adds	r7, #8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	40003800 	.word	0x40003800
 800655c:	40003400 	.word	0x40003400

08006560 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b086      	sub	sp, #24
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d101      	bne.n	8006572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e264      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 0301 	and.w	r3, r3, #1
 800657a:	2b00      	cmp	r3, #0
 800657c:	d075      	beq.n	800666a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800657e:	4ba3      	ldr	r3, [pc, #652]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f003 030c 	and.w	r3, r3, #12
 8006586:	2b04      	cmp	r3, #4
 8006588:	d00c      	beq.n	80065a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800658a:	4ba0      	ldr	r3, [pc, #640]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006592:	2b08      	cmp	r3, #8
 8006594:	d112      	bne.n	80065bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006596:	4b9d      	ldr	r3, [pc, #628]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800659e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80065a2:	d10b      	bne.n	80065bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065a4:	4b99      	ldr	r3, [pc, #612]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d05b      	beq.n	8006668 <HAL_RCC_OscConfig+0x108>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d157      	bne.n	8006668 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e23f      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065c4:	d106      	bne.n	80065d4 <HAL_RCC_OscConfig+0x74>
 80065c6:	4b91      	ldr	r3, [pc, #580]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a90      	ldr	r2, [pc, #576]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	e01d      	b.n	8006610 <HAL_RCC_OscConfig+0xb0>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065dc:	d10c      	bne.n	80065f8 <HAL_RCC_OscConfig+0x98>
 80065de:	4b8b      	ldr	r3, [pc, #556]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a8a      	ldr	r2, [pc, #552]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065e8:	6013      	str	r3, [r2, #0]
 80065ea:	4b88      	ldr	r3, [pc, #544]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a87      	ldr	r2, [pc, #540]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	e00b      	b.n	8006610 <HAL_RCC_OscConfig+0xb0>
 80065f8:	4b84      	ldr	r3, [pc, #528]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a83      	ldr	r2, [pc, #524]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80065fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	4b81      	ldr	r3, [pc, #516]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a80      	ldr	r2, [pc, #512]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 800660a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800660e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d013      	beq.n	8006640 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006618:	f7fb fd9c 	bl	8002154 <HAL_GetTick>
 800661c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800661e:	e008      	b.n	8006632 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006620:	f7fb fd98 	bl	8002154 <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	2b64      	cmp	r3, #100	; 0x64
 800662c:	d901      	bls.n	8006632 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e204      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006632:	4b76      	ldr	r3, [pc, #472]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d0f0      	beq.n	8006620 <HAL_RCC_OscConfig+0xc0>
 800663e:	e014      	b.n	800666a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006640:	f7fb fd88 	bl	8002154 <HAL_GetTick>
 8006644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006646:	e008      	b.n	800665a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006648:	f7fb fd84 	bl	8002154 <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	2b64      	cmp	r3, #100	; 0x64
 8006654:	d901      	bls.n	800665a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e1f0      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800665a:	4b6c      	ldr	r3, [pc, #432]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1f0      	bne.n	8006648 <HAL_RCC_OscConfig+0xe8>
 8006666:	e000      	b.n	800666a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b00      	cmp	r3, #0
 8006674:	d063      	beq.n	800673e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006676:	4b65      	ldr	r3, [pc, #404]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 030c 	and.w	r3, r3, #12
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00b      	beq.n	800669a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006682:	4b62      	ldr	r3, [pc, #392]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800668a:	2b08      	cmp	r3, #8
 800668c:	d11c      	bne.n	80066c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800668e:	4b5f      	ldr	r3, [pc, #380]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d116      	bne.n	80066c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800669a:	4b5c      	ldr	r3, [pc, #368]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d005      	beq.n	80066b2 <HAL_RCC_OscConfig+0x152>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d001      	beq.n	80066b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e1c4      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066b2:	4b56      	ldr	r3, [pc, #344]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	00db      	lsls	r3, r3, #3
 80066c0:	4952      	ldr	r1, [pc, #328]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80066c2:	4313      	orrs	r3, r2
 80066c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066c6:	e03a      	b.n	800673e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d020      	beq.n	8006712 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066d0:	4b4f      	ldr	r3, [pc, #316]	; (8006810 <HAL_RCC_OscConfig+0x2b0>)
 80066d2:	2201      	movs	r2, #1
 80066d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066d6:	f7fb fd3d 	bl	8002154 <HAL_GetTick>
 80066da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066dc:	e008      	b.n	80066f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066de:	f7fb fd39 	bl	8002154 <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d901      	bls.n	80066f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e1a5      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066f0:	4b46      	ldr	r3, [pc, #280]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0302 	and.w	r3, r3, #2
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d0f0      	beq.n	80066de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066fc:	4b43      	ldr	r3, [pc, #268]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	00db      	lsls	r3, r3, #3
 800670a:	4940      	ldr	r1, [pc, #256]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 800670c:	4313      	orrs	r3, r2
 800670e:	600b      	str	r3, [r1, #0]
 8006710:	e015      	b.n	800673e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006712:	4b3f      	ldr	r3, [pc, #252]	; (8006810 <HAL_RCC_OscConfig+0x2b0>)
 8006714:	2200      	movs	r2, #0
 8006716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006718:	f7fb fd1c 	bl	8002154 <HAL_GetTick>
 800671c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800671e:	e008      	b.n	8006732 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006720:	f7fb fd18 	bl	8002154 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	2b02      	cmp	r3, #2
 800672c:	d901      	bls.n	8006732 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e184      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006732:	4b36      	ldr	r3, [pc, #216]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0302 	and.w	r3, r3, #2
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1f0      	bne.n	8006720 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0308 	and.w	r3, r3, #8
 8006746:	2b00      	cmp	r3, #0
 8006748:	d030      	beq.n	80067ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d016      	beq.n	8006780 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006752:	4b30      	ldr	r3, [pc, #192]	; (8006814 <HAL_RCC_OscConfig+0x2b4>)
 8006754:	2201      	movs	r2, #1
 8006756:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006758:	f7fb fcfc 	bl	8002154 <HAL_GetTick>
 800675c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800675e:	e008      	b.n	8006772 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006760:	f7fb fcf8 	bl	8002154 <HAL_GetTick>
 8006764:	4602      	mov	r2, r0
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	2b02      	cmp	r3, #2
 800676c:	d901      	bls.n	8006772 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e164      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006772:	4b26      	ldr	r3, [pc, #152]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 8006774:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006776:	f003 0302 	and.w	r3, r3, #2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d0f0      	beq.n	8006760 <HAL_RCC_OscConfig+0x200>
 800677e:	e015      	b.n	80067ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006780:	4b24      	ldr	r3, [pc, #144]	; (8006814 <HAL_RCC_OscConfig+0x2b4>)
 8006782:	2200      	movs	r2, #0
 8006784:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006786:	f7fb fce5 	bl	8002154 <HAL_GetTick>
 800678a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800678c:	e008      	b.n	80067a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800678e:	f7fb fce1 	bl	8002154 <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	2b02      	cmp	r3, #2
 800679a:	d901      	bls.n	80067a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e14d      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067a0:	4b1a      	ldr	r3, [pc, #104]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80067a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1f0      	bne.n	800678e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0304 	and.w	r3, r3, #4
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 80a0 	beq.w	80068fa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067ba:	2300      	movs	r3, #0
 80067bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067be:	4b13      	ldr	r3, [pc, #76]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10f      	bne.n	80067ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ca:	2300      	movs	r3, #0
 80067cc:	60bb      	str	r3, [r7, #8]
 80067ce:	4b0f      	ldr	r3, [pc, #60]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80067d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d2:	4a0e      	ldr	r2, [pc, #56]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80067d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067d8:	6413      	str	r3, [r2, #64]	; 0x40
 80067da:	4b0c      	ldr	r3, [pc, #48]	; (800680c <HAL_RCC_OscConfig+0x2ac>)
 80067dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067e2:	60bb      	str	r3, [r7, #8]
 80067e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067e6:	2301      	movs	r3, #1
 80067e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ea:	4b0b      	ldr	r3, [pc, #44]	; (8006818 <HAL_RCC_OscConfig+0x2b8>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d121      	bne.n	800683a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067f6:	4b08      	ldr	r3, [pc, #32]	; (8006818 <HAL_RCC_OscConfig+0x2b8>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a07      	ldr	r2, [pc, #28]	; (8006818 <HAL_RCC_OscConfig+0x2b8>)
 80067fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006802:	f7fb fca7 	bl	8002154 <HAL_GetTick>
 8006806:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006808:	e011      	b.n	800682e <HAL_RCC_OscConfig+0x2ce>
 800680a:	bf00      	nop
 800680c:	40023800 	.word	0x40023800
 8006810:	42470000 	.word	0x42470000
 8006814:	42470e80 	.word	0x42470e80
 8006818:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800681c:	f7fb fc9a 	bl	8002154 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	2b02      	cmp	r3, #2
 8006828:	d901      	bls.n	800682e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e106      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800682e:	4b85      	ldr	r3, [pc, #532]	; (8006a44 <HAL_RCC_OscConfig+0x4e4>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006836:	2b00      	cmp	r3, #0
 8006838:	d0f0      	beq.n	800681c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d106      	bne.n	8006850 <HAL_RCC_OscConfig+0x2f0>
 8006842:	4b81      	ldr	r3, [pc, #516]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006846:	4a80      	ldr	r2, [pc, #512]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006848:	f043 0301 	orr.w	r3, r3, #1
 800684c:	6713      	str	r3, [r2, #112]	; 0x70
 800684e:	e01c      	b.n	800688a <HAL_RCC_OscConfig+0x32a>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	2b05      	cmp	r3, #5
 8006856:	d10c      	bne.n	8006872 <HAL_RCC_OscConfig+0x312>
 8006858:	4b7b      	ldr	r3, [pc, #492]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 800685a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800685c:	4a7a      	ldr	r2, [pc, #488]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 800685e:	f043 0304 	orr.w	r3, r3, #4
 8006862:	6713      	str	r3, [r2, #112]	; 0x70
 8006864:	4b78      	ldr	r3, [pc, #480]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006868:	4a77      	ldr	r2, [pc, #476]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 800686a:	f043 0301 	orr.w	r3, r3, #1
 800686e:	6713      	str	r3, [r2, #112]	; 0x70
 8006870:	e00b      	b.n	800688a <HAL_RCC_OscConfig+0x32a>
 8006872:	4b75      	ldr	r3, [pc, #468]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006876:	4a74      	ldr	r2, [pc, #464]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006878:	f023 0301 	bic.w	r3, r3, #1
 800687c:	6713      	str	r3, [r2, #112]	; 0x70
 800687e:	4b72      	ldr	r3, [pc, #456]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006882:	4a71      	ldr	r2, [pc, #452]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006884:	f023 0304 	bic.w	r3, r3, #4
 8006888:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d015      	beq.n	80068be <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006892:	f7fb fc5f 	bl	8002154 <HAL_GetTick>
 8006896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006898:	e00a      	b.n	80068b0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800689a:	f7fb fc5b 	bl	8002154 <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d901      	bls.n	80068b0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e0c5      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068b0:	4b65      	ldr	r3, [pc, #404]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 80068b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b4:	f003 0302 	and.w	r3, r3, #2
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d0ee      	beq.n	800689a <HAL_RCC_OscConfig+0x33a>
 80068bc:	e014      	b.n	80068e8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068be:	f7fb fc49 	bl	8002154 <HAL_GetTick>
 80068c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068c4:	e00a      	b.n	80068dc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068c6:	f7fb fc45 	bl	8002154 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d901      	bls.n	80068dc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e0af      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068dc:	4b5a      	ldr	r3, [pc, #360]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 80068de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068e0:	f003 0302 	and.w	r3, r3, #2
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d1ee      	bne.n	80068c6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068e8:	7dfb      	ldrb	r3, [r7, #23]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d105      	bne.n	80068fa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068ee:	4b56      	ldr	r3, [pc, #344]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 80068f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f2:	4a55      	ldr	r2, [pc, #340]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 80068f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	f000 809b 	beq.w	8006a3a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006904:	4b50      	ldr	r3, [pc, #320]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	f003 030c 	and.w	r3, r3, #12
 800690c:	2b08      	cmp	r3, #8
 800690e:	d05c      	beq.n	80069ca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	699b      	ldr	r3, [r3, #24]
 8006914:	2b02      	cmp	r3, #2
 8006916:	d141      	bne.n	800699c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006918:	4b4c      	ldr	r3, [pc, #304]	; (8006a4c <HAL_RCC_OscConfig+0x4ec>)
 800691a:	2200      	movs	r2, #0
 800691c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800691e:	f7fb fc19 	bl	8002154 <HAL_GetTick>
 8006922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006924:	e008      	b.n	8006938 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006926:	f7fb fc15 	bl	8002154 <HAL_GetTick>
 800692a:	4602      	mov	r2, r0
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	1ad3      	subs	r3, r2, r3
 8006930:	2b02      	cmp	r3, #2
 8006932:	d901      	bls.n	8006938 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e081      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006938:	4b43      	ldr	r3, [pc, #268]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1f0      	bne.n	8006926 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	69da      	ldr	r2, [r3, #28]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a1b      	ldr	r3, [r3, #32]
 800694c:	431a      	orrs	r2, r3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006952:	019b      	lsls	r3, r3, #6
 8006954:	431a      	orrs	r2, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800695a:	085b      	lsrs	r3, r3, #1
 800695c:	3b01      	subs	r3, #1
 800695e:	041b      	lsls	r3, r3, #16
 8006960:	431a      	orrs	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006966:	061b      	lsls	r3, r3, #24
 8006968:	4937      	ldr	r1, [pc, #220]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 800696a:	4313      	orrs	r3, r2
 800696c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800696e:	4b37      	ldr	r3, [pc, #220]	; (8006a4c <HAL_RCC_OscConfig+0x4ec>)
 8006970:	2201      	movs	r2, #1
 8006972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006974:	f7fb fbee 	bl	8002154 <HAL_GetTick>
 8006978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800697a:	e008      	b.n	800698e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800697c:	f7fb fbea 	bl	8002154 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	2b02      	cmp	r3, #2
 8006988:	d901      	bls.n	800698e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e056      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800698e:	4b2e      	ldr	r3, [pc, #184]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d0f0      	beq.n	800697c <HAL_RCC_OscConfig+0x41c>
 800699a:	e04e      	b.n	8006a3a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800699c:	4b2b      	ldr	r3, [pc, #172]	; (8006a4c <HAL_RCC_OscConfig+0x4ec>)
 800699e:	2200      	movs	r2, #0
 80069a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069a2:	f7fb fbd7 	bl	8002154 <HAL_GetTick>
 80069a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069a8:	e008      	b.n	80069bc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069aa:	f7fb fbd3 	bl	8002154 <HAL_GetTick>
 80069ae:	4602      	mov	r2, r0
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	2b02      	cmp	r3, #2
 80069b6:	d901      	bls.n	80069bc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	e03f      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069bc:	4b22      	ldr	r3, [pc, #136]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1f0      	bne.n	80069aa <HAL_RCC_OscConfig+0x44a>
 80069c8:	e037      	b.n	8006a3a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	699b      	ldr	r3, [r3, #24]
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d101      	bne.n	80069d6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e032      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80069d6:	4b1c      	ldr	r3, [pc, #112]	; (8006a48 <HAL_RCC_OscConfig+0x4e8>)
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	699b      	ldr	r3, [r3, #24]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d028      	beq.n	8006a36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d121      	bne.n	8006a36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d11a      	bne.n	8006a36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a00:	68fa      	ldr	r2, [r7, #12]
 8006a02:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006a06:	4013      	ands	r3, r2
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006a0c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d111      	bne.n	8006a36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a1c:	085b      	lsrs	r3, r3, #1
 8006a1e:	3b01      	subs	r3, #1
 8006a20:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d107      	bne.n	8006a36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a30:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d001      	beq.n	8006a3a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e000      	b.n	8006a3c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3718      	adds	r7, #24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	40007000 	.word	0x40007000
 8006a48:	40023800 	.word	0x40023800
 8006a4c:	42470060 	.word	0x42470060

08006a50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d101      	bne.n	8006a64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e0cc      	b.n	8006bfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a64:	4b68      	ldr	r3, [pc, #416]	; (8006c08 <HAL_RCC_ClockConfig+0x1b8>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0307 	and.w	r3, r3, #7
 8006a6c:	683a      	ldr	r2, [r7, #0]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d90c      	bls.n	8006a8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a72:	4b65      	ldr	r3, [pc, #404]	; (8006c08 <HAL_RCC_ClockConfig+0x1b8>)
 8006a74:	683a      	ldr	r2, [r7, #0]
 8006a76:	b2d2      	uxtb	r2, r2
 8006a78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a7a:	4b63      	ldr	r3, [pc, #396]	; (8006c08 <HAL_RCC_ClockConfig+0x1b8>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 0307 	and.w	r3, r3, #7
 8006a82:	683a      	ldr	r2, [r7, #0]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d001      	beq.n	8006a8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e0b8      	b.n	8006bfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d020      	beq.n	8006ada <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f003 0304 	and.w	r3, r3, #4
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d005      	beq.n	8006ab0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006aa4:	4b59      	ldr	r3, [pc, #356]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	4a58      	ldr	r2, [pc, #352]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006aaa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006aae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0308 	and.w	r3, r3, #8
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d005      	beq.n	8006ac8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006abc:	4b53      	ldr	r3, [pc, #332]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	4a52      	ldr	r2, [pc, #328]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006ac2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006ac6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ac8:	4b50      	ldr	r3, [pc, #320]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	494d      	ldr	r1, [pc, #308]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d044      	beq.n	8006b70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d107      	bne.n	8006afe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aee:	4b47      	ldr	r3, [pc, #284]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d119      	bne.n	8006b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e07f      	b.n	8006bfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d003      	beq.n	8006b0e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b0a:	2b03      	cmp	r3, #3
 8006b0c:	d107      	bne.n	8006b1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b0e:	4b3f      	ldr	r3, [pc, #252]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d109      	bne.n	8006b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e06f      	b.n	8006bfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b1e:	4b3b      	ldr	r3, [pc, #236]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 0302 	and.w	r3, r3, #2
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d101      	bne.n	8006b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e067      	b.n	8006bfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b2e:	4b37      	ldr	r3, [pc, #220]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f023 0203 	bic.w	r2, r3, #3
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	4934      	ldr	r1, [pc, #208]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b40:	f7fb fb08 	bl	8002154 <HAL_GetTick>
 8006b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b46:	e00a      	b.n	8006b5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b48:	f7fb fb04 	bl	8002154 <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d901      	bls.n	8006b5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e04f      	b.n	8006bfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b5e:	4b2b      	ldr	r3, [pc, #172]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 020c 	and.w	r2, r3, #12
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d1eb      	bne.n	8006b48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b70:	4b25      	ldr	r3, [pc, #148]	; (8006c08 <HAL_RCC_ClockConfig+0x1b8>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0307 	and.w	r3, r3, #7
 8006b78:	683a      	ldr	r2, [r7, #0]
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d20c      	bcs.n	8006b98 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b7e:	4b22      	ldr	r3, [pc, #136]	; (8006c08 <HAL_RCC_ClockConfig+0x1b8>)
 8006b80:	683a      	ldr	r2, [r7, #0]
 8006b82:	b2d2      	uxtb	r2, r2
 8006b84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b86:	4b20      	ldr	r3, [pc, #128]	; (8006c08 <HAL_RCC_ClockConfig+0x1b8>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 0307 	and.w	r3, r3, #7
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d001      	beq.n	8006b98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e032      	b.n	8006bfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f003 0304 	and.w	r3, r3, #4
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d008      	beq.n	8006bb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ba4:	4b19      	ldr	r3, [pc, #100]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	4916      	ldr	r1, [pc, #88]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f003 0308 	and.w	r3, r3, #8
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d009      	beq.n	8006bd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bc2:	4b12      	ldr	r3, [pc, #72]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	00db      	lsls	r3, r3, #3
 8006bd0:	490e      	ldr	r1, [pc, #56]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006bd6:	f000 f821 	bl	8006c1c <HAL_RCC_GetSysClockFreq>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	4b0b      	ldr	r3, [pc, #44]	; (8006c0c <HAL_RCC_ClockConfig+0x1bc>)
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	091b      	lsrs	r3, r3, #4
 8006be2:	f003 030f 	and.w	r3, r3, #15
 8006be6:	490a      	ldr	r1, [pc, #40]	; (8006c10 <HAL_RCC_ClockConfig+0x1c0>)
 8006be8:	5ccb      	ldrb	r3, [r1, r3]
 8006bea:	fa22 f303 	lsr.w	r3, r2, r3
 8006bee:	4a09      	ldr	r2, [pc, #36]	; (8006c14 <HAL_RCC_ClockConfig+0x1c4>)
 8006bf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006bf2:	4b09      	ldr	r3, [pc, #36]	; (8006c18 <HAL_RCC_ClockConfig+0x1c8>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7fb fa68 	bl	80020cc <HAL_InitTick>

  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	40023c00 	.word	0x40023c00
 8006c0c:	40023800 	.word	0x40023800
 8006c10:	0800bca0 	.word	0x0800bca0
 8006c14:	20000000 	.word	0x20000000
 8006c18:	20000004 	.word	0x20000004

08006c1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c1c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006c20:	b084      	sub	sp, #16
 8006c22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006c24:	2300      	movs	r3, #0
 8006c26:	607b      	str	r3, [r7, #4]
 8006c28:	2300      	movs	r3, #0
 8006c2a:	60fb      	str	r3, [r7, #12]
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006c30:	2300      	movs	r3, #0
 8006c32:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c34:	4b67      	ldr	r3, [pc, #412]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f003 030c 	and.w	r3, r3, #12
 8006c3c:	2b08      	cmp	r3, #8
 8006c3e:	d00d      	beq.n	8006c5c <HAL_RCC_GetSysClockFreq+0x40>
 8006c40:	2b08      	cmp	r3, #8
 8006c42:	f200 80bd 	bhi.w	8006dc0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <HAL_RCC_GetSysClockFreq+0x34>
 8006c4a:	2b04      	cmp	r3, #4
 8006c4c:	d003      	beq.n	8006c56 <HAL_RCC_GetSysClockFreq+0x3a>
 8006c4e:	e0b7      	b.n	8006dc0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c50:	4b61      	ldr	r3, [pc, #388]	; (8006dd8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006c52:	60bb      	str	r3, [r7, #8]
       break;
 8006c54:	e0b7      	b.n	8006dc6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c56:	4b61      	ldr	r3, [pc, #388]	; (8006ddc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006c58:	60bb      	str	r3, [r7, #8]
      break;
 8006c5a:	e0b4      	b.n	8006dc6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c5c:	4b5d      	ldr	r3, [pc, #372]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c64:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c66:	4b5b      	ldr	r3, [pc, #364]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d04d      	beq.n	8006d0e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c72:	4b58      	ldr	r3, [pc, #352]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	099b      	lsrs	r3, r3, #6
 8006c78:	461a      	mov	r2, r3
 8006c7a:	f04f 0300 	mov.w	r3, #0
 8006c7e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006c82:	f04f 0100 	mov.w	r1, #0
 8006c86:	ea02 0800 	and.w	r8, r2, r0
 8006c8a:	ea03 0901 	and.w	r9, r3, r1
 8006c8e:	4640      	mov	r0, r8
 8006c90:	4649      	mov	r1, r9
 8006c92:	f04f 0200 	mov.w	r2, #0
 8006c96:	f04f 0300 	mov.w	r3, #0
 8006c9a:	014b      	lsls	r3, r1, #5
 8006c9c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006ca0:	0142      	lsls	r2, r0, #5
 8006ca2:	4610      	mov	r0, r2
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	ebb0 0008 	subs.w	r0, r0, r8
 8006caa:	eb61 0109 	sbc.w	r1, r1, r9
 8006cae:	f04f 0200 	mov.w	r2, #0
 8006cb2:	f04f 0300 	mov.w	r3, #0
 8006cb6:	018b      	lsls	r3, r1, #6
 8006cb8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006cbc:	0182      	lsls	r2, r0, #6
 8006cbe:	1a12      	subs	r2, r2, r0
 8006cc0:	eb63 0301 	sbc.w	r3, r3, r1
 8006cc4:	f04f 0000 	mov.w	r0, #0
 8006cc8:	f04f 0100 	mov.w	r1, #0
 8006ccc:	00d9      	lsls	r1, r3, #3
 8006cce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006cd2:	00d0      	lsls	r0, r2, #3
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	460b      	mov	r3, r1
 8006cd8:	eb12 0208 	adds.w	r2, r2, r8
 8006cdc:	eb43 0309 	adc.w	r3, r3, r9
 8006ce0:	f04f 0000 	mov.w	r0, #0
 8006ce4:	f04f 0100 	mov.w	r1, #0
 8006ce8:	0259      	lsls	r1, r3, #9
 8006cea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006cee:	0250      	lsls	r0, r2, #9
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	460b      	mov	r3, r1
 8006cf4:	4610      	mov	r0, r2
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	f04f 0300 	mov.w	r3, #0
 8006d00:	f7f9 fa62 	bl	80001c8 <__aeabi_uldivmod>
 8006d04:	4602      	mov	r2, r0
 8006d06:	460b      	mov	r3, r1
 8006d08:	4613      	mov	r3, r2
 8006d0a:	60fb      	str	r3, [r7, #12]
 8006d0c:	e04a      	b.n	8006da4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d0e:	4b31      	ldr	r3, [pc, #196]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	099b      	lsrs	r3, r3, #6
 8006d14:	461a      	mov	r2, r3
 8006d16:	f04f 0300 	mov.w	r3, #0
 8006d1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006d1e:	f04f 0100 	mov.w	r1, #0
 8006d22:	ea02 0400 	and.w	r4, r2, r0
 8006d26:	ea03 0501 	and.w	r5, r3, r1
 8006d2a:	4620      	mov	r0, r4
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	f04f 0200 	mov.w	r2, #0
 8006d32:	f04f 0300 	mov.w	r3, #0
 8006d36:	014b      	lsls	r3, r1, #5
 8006d38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006d3c:	0142      	lsls	r2, r0, #5
 8006d3e:	4610      	mov	r0, r2
 8006d40:	4619      	mov	r1, r3
 8006d42:	1b00      	subs	r0, r0, r4
 8006d44:	eb61 0105 	sbc.w	r1, r1, r5
 8006d48:	f04f 0200 	mov.w	r2, #0
 8006d4c:	f04f 0300 	mov.w	r3, #0
 8006d50:	018b      	lsls	r3, r1, #6
 8006d52:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006d56:	0182      	lsls	r2, r0, #6
 8006d58:	1a12      	subs	r2, r2, r0
 8006d5a:	eb63 0301 	sbc.w	r3, r3, r1
 8006d5e:	f04f 0000 	mov.w	r0, #0
 8006d62:	f04f 0100 	mov.w	r1, #0
 8006d66:	00d9      	lsls	r1, r3, #3
 8006d68:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d6c:	00d0      	lsls	r0, r2, #3
 8006d6e:	4602      	mov	r2, r0
 8006d70:	460b      	mov	r3, r1
 8006d72:	1912      	adds	r2, r2, r4
 8006d74:	eb45 0303 	adc.w	r3, r5, r3
 8006d78:	f04f 0000 	mov.w	r0, #0
 8006d7c:	f04f 0100 	mov.w	r1, #0
 8006d80:	0299      	lsls	r1, r3, #10
 8006d82:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006d86:	0290      	lsls	r0, r2, #10
 8006d88:	4602      	mov	r2, r0
 8006d8a:	460b      	mov	r3, r1
 8006d8c:	4610      	mov	r0, r2
 8006d8e:	4619      	mov	r1, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	461a      	mov	r2, r3
 8006d94:	f04f 0300 	mov.w	r3, #0
 8006d98:	f7f9 fa16 	bl	80001c8 <__aeabi_uldivmod>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	460b      	mov	r3, r1
 8006da0:	4613      	mov	r3, r2
 8006da2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006da4:	4b0b      	ldr	r3, [pc, #44]	; (8006dd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	0c1b      	lsrs	r3, r3, #16
 8006daa:	f003 0303 	and.w	r3, r3, #3
 8006dae:	3301      	adds	r3, #1
 8006db0:	005b      	lsls	r3, r3, #1
 8006db2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dbc:	60bb      	str	r3, [r7, #8]
      break;
 8006dbe:	e002      	b.n	8006dc6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006dc0:	4b05      	ldr	r3, [pc, #20]	; (8006dd8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006dc2:	60bb      	str	r3, [r7, #8]
      break;
 8006dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dc6:	68bb      	ldr	r3, [r7, #8]
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006dd2:	bf00      	nop
 8006dd4:	40023800 	.word	0x40023800
 8006dd8:	00f42400 	.word	0x00f42400
 8006ddc:	007a1200 	.word	0x007a1200

08006de0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006de0:	b480      	push	{r7}
 8006de2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006de4:	4b03      	ldr	r3, [pc, #12]	; (8006df4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006de6:	681b      	ldr	r3, [r3, #0]
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	20000000 	.word	0x20000000

08006df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006dfc:	f7ff fff0 	bl	8006de0 <HAL_RCC_GetHCLKFreq>
 8006e00:	4602      	mov	r2, r0
 8006e02:	4b05      	ldr	r3, [pc, #20]	; (8006e18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	0a9b      	lsrs	r3, r3, #10
 8006e08:	f003 0307 	and.w	r3, r3, #7
 8006e0c:	4903      	ldr	r1, [pc, #12]	; (8006e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e0e:	5ccb      	ldrb	r3, [r1, r3]
 8006e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	40023800 	.word	0x40023800
 8006e1c:	0800bcb0 	.word	0x0800bcb0

08006e20 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b086      	sub	sp, #24
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 0301 	and.w	r3, r3, #1
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d105      	bne.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d035      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e48:	4b62      	ldr	r3, [pc, #392]	; (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e4e:	f7fb f981 	bl	8002154 <HAL_GetTick>
 8006e52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e54:	e008      	b.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e56:	f7fb f97d 	bl	8002154 <HAL_GetTick>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	d901      	bls.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e64:	2303      	movs	r3, #3
 8006e66:	e0b0      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e68:	4b5b      	ldr	r3, [pc, #364]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1f0      	bne.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	019a      	lsls	r2, r3, #6
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	071b      	lsls	r3, r3, #28
 8006e80:	4955      	ldr	r1, [pc, #340]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e82:	4313      	orrs	r3, r2
 8006e84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e88:	4b52      	ldr	r3, [pc, #328]	; (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e8e:	f7fb f961 	bl	8002154 <HAL_GetTick>
 8006e92:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e94:	e008      	b.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e96:	f7fb f95d 	bl	8002154 <HAL_GetTick>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d901      	bls.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e090      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ea8:	4b4b      	ldr	r3, [pc, #300]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d0f0      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 0302 	and.w	r3, r3, #2
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f000 8083 	beq.w	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	60fb      	str	r3, [r7, #12]
 8006ec6:	4b44      	ldr	r3, [pc, #272]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eca:	4a43      	ldr	r2, [pc, #268]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8006ed2:	4b41      	ldr	r3, [pc, #260]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006eda:	60fb      	str	r3, [r7, #12]
 8006edc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006ede:	4b3f      	ldr	r3, [pc, #252]	; (8006fdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a3e      	ldr	r2, [pc, #248]	; (8006fdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ee8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006eea:	f7fb f933 	bl	8002154 <HAL_GetTick>
 8006eee:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006ef0:	e008      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006ef2:	f7fb f92f 	bl	8002154 <HAL_GetTick>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	2b02      	cmp	r3, #2
 8006efe:	d901      	bls.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e062      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006f04:	4b35      	ldr	r3, [pc, #212]	; (8006fdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d0f0      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f10:	4b31      	ldr	r3, [pc, #196]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f18:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d02f      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f28:	693a      	ldr	r2, [r7, #16]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d028      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f2e:	4b2a      	ldr	r3, [pc, #168]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f36:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f38:	4b29      	ldr	r3, [pc, #164]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f3e:	4b28      	ldr	r3, [pc, #160]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006f40:	2200      	movs	r2, #0
 8006f42:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006f44:	4a24      	ldr	r2, [pc, #144]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f4a:	4b23      	ldr	r3, [pc, #140]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d114      	bne.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006f56:	f7fb f8fd 	bl	8002154 <HAL_GetTick>
 8006f5a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f5c:	e00a      	b.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f5e:	f7fb f8f9 	bl	8002154 <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d901      	bls.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006f70:	2303      	movs	r3, #3
 8006f72:	e02a      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f74:	4b18      	ldr	r3, [pc, #96]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f78:	f003 0302 	and.w	r3, r3, #2
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d0ee      	beq.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f8c:	d10d      	bne.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006f8e:	4b12      	ldr	r3, [pc, #72]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fa2:	490d      	ldr	r1, [pc, #52]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	608b      	str	r3, [r1, #8]
 8006fa8:	e005      	b.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006faa:	4b0b      	ldr	r3, [pc, #44]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	4a0a      	ldr	r2, [pc, #40]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fb0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006fb4:	6093      	str	r3, [r2, #8]
 8006fb6:	4b08      	ldr	r3, [pc, #32]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fb8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fc2:	4905      	ldr	r1, [pc, #20]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3718      	adds	r7, #24
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	42470068 	.word	0x42470068
 8006fd8:	40023800 	.word	0x40023800
 8006fdc:	40007000 	.word	0x40007000
 8006fe0:	42470e40 	.word	0x42470e40

08006fe4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b087      	sub	sp, #28
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d13e      	bne.n	8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007002:	4b23      	ldr	r3, [pc, #140]	; (8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d005      	beq.n	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2b01      	cmp	r3, #1
 8007016:	d12f      	bne.n	8007078 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007018:	4b1e      	ldr	r3, [pc, #120]	; (8007094 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800701a:	617b      	str	r3, [r7, #20]
          break;
 800701c:	e02f      	b.n	800707e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800701e:	4b1c      	ldr	r3, [pc, #112]	; (8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007026:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800702a:	d108      	bne.n	800703e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800702c:	4b18      	ldr	r3, [pc, #96]	; (8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007034:	4a18      	ldr	r2, [pc, #96]	; (8007098 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007036:	fbb2 f3f3 	udiv	r3, r2, r3
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	e007      	b.n	800704e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800703e:	4b14      	ldr	r3, [pc, #80]	; (8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007046:	4a15      	ldr	r2, [pc, #84]	; (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007048:	fbb2 f3f3 	udiv	r3, r2, r3
 800704c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800704e:	4b10      	ldr	r3, [pc, #64]	; (8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007050:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007054:	099b      	lsrs	r3, r3, #6
 8007056:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	fb02 f303 	mul.w	r3, r2, r3
 8007060:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007062:	4b0b      	ldr	r3, [pc, #44]	; (8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007064:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007068:	0f1b      	lsrs	r3, r3, #28
 800706a:	f003 0307 	and.w	r3, r3, #7
 800706e:	68ba      	ldr	r2, [r7, #8]
 8007070:	fbb2 f3f3 	udiv	r3, r2, r3
 8007074:	617b      	str	r3, [r7, #20]
          break;
 8007076:	e002      	b.n	800707e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007078:	2300      	movs	r3, #0
 800707a:	617b      	str	r3, [r7, #20]
          break;
 800707c:	bf00      	nop
        }
      }
      break;
 800707e:	bf00      	nop
    }
  }
  return frequency;
 8007080:	697b      	ldr	r3, [r7, #20]
}
 8007082:	4618      	mov	r0, r3
 8007084:	371c      	adds	r7, #28
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	40023800 	.word	0x40023800
 8007094:	00bb8000 	.word	0x00bb8000
 8007098:	007a1200 	.word	0x007a1200
 800709c:	00f42400 	.word	0x00f42400

080070a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070a0:	b084      	sub	sp, #16
 80070a2:	b580      	push	{r7, lr}
 80070a4:	b084      	sub	sp, #16
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
 80070aa:	f107 001c 	add.w	r0, r7, #28
 80070ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d122      	bne.n	80070fe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070bc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80070cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80070e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d105      	bne.n	80070f2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f9a0 	bl	8007438 <USB_CoreReset>
 80070f8:	4603      	mov	r3, r0
 80070fa:	73fb      	strb	r3, [r7, #15]
 80070fc:	e01a      	b.n	8007134 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	68db      	ldr	r3, [r3, #12]
 8007102:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f994 	bl	8007438 <USB_CoreReset>
 8007110:	4603      	mov	r3, r0
 8007112:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007114:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007116:	2b00      	cmp	r3, #0
 8007118:	d106      	bne.n	8007128 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800711e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	639a      	str	r2, [r3, #56]	; 0x38
 8007126:	e005      	b.n	8007134 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007136:	2b01      	cmp	r3, #1
 8007138:	d10b      	bne.n	8007152 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	f043 0206 	orr.w	r2, r3, #6
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	f043 0220 	orr.w	r2, r3, #32
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007152:	7bfb      	ldrb	r3, [r7, #15]
}
 8007154:	4618      	mov	r0, r3
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800715e:	b004      	add	sp, #16
 8007160:	4770      	bx	lr

08007162 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007162:	b480      	push	{r7}
 8007164:	b083      	sub	sp, #12
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	f043 0201 	orr.w	r2, r3, #1
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007176:	2300      	movs	r3, #0
}
 8007178:	4618      	mov	r0, r3
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007184:	b480      	push	{r7}
 8007186:	b083      	sub	sp, #12
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f023 0201 	bic.w	r2, r3, #1
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b084      	sub	sp, #16
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
 80071ae:	460b      	mov	r3, r1
 80071b0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80071c2:	78fb      	ldrb	r3, [r7, #3]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d115      	bne.n	80071f4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80071d4:	2001      	movs	r0, #1
 80071d6:	f7fa ffc9 	bl	800216c <HAL_Delay>
      ms++;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	3301      	adds	r3, #1
 80071de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 f91a 	bl	800741a <USB_GetMode>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d01e      	beq.n	800722a <USB_SetCurrentMode+0x84>
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2b31      	cmp	r3, #49	; 0x31
 80071f0:	d9f0      	bls.n	80071d4 <USB_SetCurrentMode+0x2e>
 80071f2:	e01a      	b.n	800722a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80071f4:	78fb      	ldrb	r3, [r7, #3]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d115      	bne.n	8007226 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007206:	2001      	movs	r0, #1
 8007208:	f7fa ffb0 	bl	800216c <HAL_Delay>
      ms++;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	3301      	adds	r3, #1
 8007210:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 f901 	bl	800741a <USB_GetMode>
 8007218:	4603      	mov	r3, r0
 800721a:	2b00      	cmp	r3, #0
 800721c:	d005      	beq.n	800722a <USB_SetCurrentMode+0x84>
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2b31      	cmp	r3, #49	; 0x31
 8007222:	d9f0      	bls.n	8007206 <USB_SetCurrentMode+0x60>
 8007224:	e001      	b.n	800722a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e005      	b.n	8007236 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2b32      	cmp	r3, #50	; 0x32
 800722e:	d101      	bne.n	8007234 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e000      	b.n	8007236 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
	...

08007240 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800724a:	2300      	movs	r3, #0
 800724c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	019b      	lsls	r3, r3, #6
 8007252:	f043 0220 	orr.w	r2, r3, #32
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3301      	adds	r3, #1
 800725e:	60fb      	str	r3, [r7, #12]
 8007260:	4a08      	ldr	r2, [pc, #32]	; (8007284 <USB_FlushTxFifo+0x44>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d901      	bls.n	800726a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8007266:	2303      	movs	r3, #3
 8007268:	e006      	b.n	8007278 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	f003 0320 	and.w	r3, r3, #32
 8007272:	2b20      	cmp	r3, #32
 8007274:	d0f1      	beq.n	800725a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007276:	2300      	movs	r3, #0
}
 8007278:	4618      	mov	r0, r3
 800727a:	3714      	adds	r7, #20
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr
 8007284:	00030d40 	.word	0x00030d40

08007288 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007290:	2300      	movs	r3, #0
 8007292:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2210      	movs	r2, #16
 8007298:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	3301      	adds	r3, #1
 800729e:	60fb      	str	r3, [r7, #12]
 80072a0:	4a08      	ldr	r2, [pc, #32]	; (80072c4 <USB_FlushRxFifo+0x3c>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d901      	bls.n	80072aa <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e006      	b.n	80072b8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	691b      	ldr	r3, [r3, #16]
 80072ae:	f003 0310 	and.w	r3, r3, #16
 80072b2:	2b10      	cmp	r3, #16
 80072b4:	d0f1      	beq.n	800729a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3714      	adds	r7, #20
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	00030d40 	.word	0x00030d40

080072c8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b089      	sub	sp, #36	; 0x24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	4611      	mov	r1, r2
 80072d4:	461a      	mov	r2, r3
 80072d6:	460b      	mov	r3, r1
 80072d8:	71fb      	strb	r3, [r7, #7]
 80072da:	4613      	mov	r3, r2
 80072dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80072e6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d123      	bne.n	8007336 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80072ee:	88bb      	ldrh	r3, [r7, #4]
 80072f0:	3303      	adds	r3, #3
 80072f2:	089b      	lsrs	r3, r3, #2
 80072f4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80072f6:	2300      	movs	r3, #0
 80072f8:	61bb      	str	r3, [r7, #24]
 80072fa:	e018      	b.n	800732e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80072fc:	79fb      	ldrb	r3, [r7, #7]
 80072fe:	031a      	lsls	r2, r3, #12
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	4413      	add	r3, r2
 8007304:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007308:	461a      	mov	r2, r3
 800730a:	69fb      	ldr	r3, [r7, #28]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	3301      	adds	r3, #1
 8007314:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	3301      	adds	r3, #1
 800731a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	3301      	adds	r3, #1
 8007320:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	3301      	adds	r3, #1
 8007326:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007328:	69bb      	ldr	r3, [r7, #24]
 800732a:	3301      	adds	r3, #1
 800732c:	61bb      	str	r3, [r7, #24]
 800732e:	69ba      	ldr	r2, [r7, #24]
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	429a      	cmp	r2, r3
 8007334:	d3e2      	bcc.n	80072fc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007336:	2300      	movs	r3, #0
}
 8007338:	4618      	mov	r0, r3
 800733a:	3724      	adds	r7, #36	; 0x24
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007344:	b480      	push	{r7}
 8007346:	b08b      	sub	sp, #44	; 0x2c
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	4613      	mov	r3, r2
 8007350:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800735a:	88fb      	ldrh	r3, [r7, #6]
 800735c:	089b      	lsrs	r3, r3, #2
 800735e:	b29b      	uxth	r3, r3
 8007360:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007362:	88fb      	ldrh	r3, [r7, #6]
 8007364:	f003 0303 	and.w	r3, r3, #3
 8007368:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800736a:	2300      	movs	r3, #0
 800736c:	623b      	str	r3, [r7, #32]
 800736e:	e014      	b.n	800739a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737a:	601a      	str	r2, [r3, #0]
    pDest++;
 800737c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737e:	3301      	adds	r3, #1
 8007380:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007384:	3301      	adds	r3, #1
 8007386:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738a:	3301      	adds	r3, #1
 800738c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800738e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007390:	3301      	adds	r3, #1
 8007392:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007394:	6a3b      	ldr	r3, [r7, #32]
 8007396:	3301      	adds	r3, #1
 8007398:	623b      	str	r3, [r7, #32]
 800739a:	6a3a      	ldr	r2, [r7, #32]
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d3e6      	bcc.n	8007370 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80073a2:	8bfb      	ldrh	r3, [r7, #30]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d01e      	beq.n	80073e6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80073a8:	2300      	movs	r3, #0
 80073aa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073b2:	461a      	mov	r2, r3
 80073b4:	f107 0310 	add.w	r3, r7, #16
 80073b8:	6812      	ldr	r2, [r2, #0]
 80073ba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80073bc:	693a      	ldr	r2, [r7, #16]
 80073be:	6a3b      	ldr	r3, [r7, #32]
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	00db      	lsls	r3, r3, #3
 80073c4:	fa22 f303 	lsr.w	r3, r2, r3
 80073c8:	b2da      	uxtb	r2, r3
 80073ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073cc:	701a      	strb	r2, [r3, #0]
      i++;
 80073ce:	6a3b      	ldr	r3, [r7, #32]
 80073d0:	3301      	adds	r3, #1
 80073d2:	623b      	str	r3, [r7, #32]
      pDest++;
 80073d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d6:	3301      	adds	r3, #1
 80073d8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80073da:	8bfb      	ldrh	r3, [r7, #30]
 80073dc:	3b01      	subs	r3, #1
 80073de:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80073e0:	8bfb      	ldrh	r3, [r7, #30]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d1ea      	bne.n	80073bc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80073e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	372c      	adds	r7, #44	; 0x2c
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	699b      	ldr	r3, [r3, #24]
 8007406:	68fa      	ldr	r2, [r7, #12]
 8007408:	4013      	ands	r3, r2
 800740a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800740c:	68fb      	ldr	r3, [r7, #12]
}
 800740e:	4618      	mov	r0, r3
 8007410:	3714      	adds	r7, #20
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr

0800741a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800741a:	b480      	push	{r7}
 800741c:	b083      	sub	sp, #12
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	f003 0301 	and.w	r3, r3, #1
}
 800742a:	4618      	mov	r0, r3
 800742c:	370c      	adds	r7, #12
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr
	...

08007438 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007440:	2300      	movs	r3, #0
 8007442:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	3301      	adds	r3, #1
 8007448:	60fb      	str	r3, [r7, #12]
 800744a:	4a13      	ldr	r2, [pc, #76]	; (8007498 <USB_CoreReset+0x60>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d901      	bls.n	8007454 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	e01a      	b.n	800748a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	691b      	ldr	r3, [r3, #16]
 8007458:	2b00      	cmp	r3, #0
 800745a:	daf3      	bge.n	8007444 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800745c:	2300      	movs	r3, #0
 800745e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	f043 0201 	orr.w	r2, r3, #1
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	3301      	adds	r3, #1
 8007470:	60fb      	str	r3, [r7, #12]
 8007472:	4a09      	ldr	r2, [pc, #36]	; (8007498 <USB_CoreReset+0x60>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d901      	bls.n	800747c <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	e006      	b.n	800748a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	691b      	ldr	r3, [r3, #16]
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	2b01      	cmp	r3, #1
 8007486:	d0f1      	beq.n	800746c <USB_CoreReset+0x34>

  return HAL_OK;
 8007488:	2300      	movs	r3, #0
}
 800748a:	4618      	mov	r0, r3
 800748c:	3714      	adds	r7, #20
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	00030d40 	.word	0x00030d40

0800749c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800749c:	b084      	sub	sp, #16
 800749e:	b580      	push	{r7, lr}
 80074a0:	b084      	sub	sp, #16
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
 80074a6:	f107 001c 	add.w	r0, r7, #28
 80074aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074b8:	461a      	mov	r2, r3
 80074ba:	2300      	movs	r3, #0
 80074bc:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ce:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074da:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d018      	beq.n	8007520 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80074ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d10a      	bne.n	800750a <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	68ba      	ldr	r2, [r7, #8]
 80074fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007502:	f043 0304 	orr.w	r3, r3, #4
 8007506:	6013      	str	r3, [r2, #0]
 8007508:	e014      	b.n	8007534 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68ba      	ldr	r2, [r7, #8]
 8007514:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007518:	f023 0304 	bic.w	r3, r3, #4
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	e009      	b.n	8007534 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68ba      	ldr	r2, [r7, #8]
 800752a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800752e:	f023 0304 	bic.w	r3, r3, #4
 8007532:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8007534:	2110      	movs	r1, #16
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7ff fe82 	bl	8007240 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f7ff fea3 	bl	8007288 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007542:	2300      	movs	r3, #0
 8007544:	60fb      	str	r3, [r7, #12]
 8007546:	e015      	b.n	8007574 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	4413      	add	r3, r2
 8007550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007554:	461a      	mov	r2, r3
 8007556:	f04f 33ff 	mov.w	r3, #4294967295
 800755a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	015a      	lsls	r2, r3, #5
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	4413      	add	r3, r2
 8007564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007568:	461a      	mov	r2, r3
 800756a:	2300      	movs	r3, #0
 800756c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	3301      	adds	r3, #1
 8007572:	60fb      	str	r3, [r7, #12]
 8007574:	6a3b      	ldr	r3, [r7, #32]
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	429a      	cmp	r2, r3
 800757a:	d3e5      	bcc.n	8007548 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f04f 32ff 	mov.w	r2, #4294967295
 8007588:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800758e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007592:	2b00      	cmp	r3, #0
 8007594:	d00b      	beq.n	80075ae <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f44f 7200 	mov.w	r2, #512	; 0x200
 800759c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a13      	ldr	r2, [pc, #76]	; (80075f0 <USB_HostInit+0x154>)
 80075a2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	4a13      	ldr	r2, [pc, #76]	; (80075f4 <USB_HostInit+0x158>)
 80075a8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80075ac:	e009      	b.n	80075c2 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2280      	movs	r2, #128	; 0x80
 80075b2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4a10      	ldr	r2, [pc, #64]	; (80075f8 <USB_HostInit+0x15c>)
 80075b8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a0f      	ldr	r2, [pc, #60]	; (80075fc <USB_HostInit+0x160>)
 80075be:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80075c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d105      	bne.n	80075d4 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	699b      	ldr	r3, [r3, #24]
 80075cc:	f043 0210 	orr.w	r2, r3, #16
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	699a      	ldr	r2, [r3, #24]
 80075d8:	4b09      	ldr	r3, [pc, #36]	; (8007600 <USB_HostInit+0x164>)
 80075da:	4313      	orrs	r3, r2
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80075e0:	2300      	movs	r3, #0
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075ec:	b004      	add	sp, #16
 80075ee:	4770      	bx	lr
 80075f0:	01000200 	.word	0x01000200
 80075f4:	00e00300 	.word	0x00e00300
 80075f8:	00600080 	.word	0x00600080
 80075fc:	004000e0 	.word	0x004000e0
 8007600:	a3200008 	.word	0xa3200008

08007604 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	460b      	mov	r3, r1
 800760e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007622:	f023 0303 	bic.w	r3, r3, #3
 8007626:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	78fb      	ldrb	r3, [r7, #3]
 8007632:	f003 0303 	and.w	r3, r3, #3
 8007636:	68f9      	ldr	r1, [r7, #12]
 8007638:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800763c:	4313      	orrs	r3, r2
 800763e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007640:	78fb      	ldrb	r3, [r7, #3]
 8007642:	2b01      	cmp	r3, #1
 8007644:	d107      	bne.n	8007656 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800764c:	461a      	mov	r2, r3
 800764e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007652:	6053      	str	r3, [r2, #4]
 8007654:	e009      	b.n	800766a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007656:	78fb      	ldrb	r3, [r7, #3]
 8007658:	2b02      	cmp	r3, #2
 800765a:	d106      	bne.n	800766a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007662:	461a      	mov	r2, r3
 8007664:	f241 7370 	movw	r3, #6000	; 0x1770
 8007668:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	3714      	adds	r7, #20
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007684:	2300      	movs	r3, #0
 8007686:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007698:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80076a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076a6:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80076a8:	2064      	movs	r0, #100	; 0x64
 80076aa:	f7fa fd5f 	bl	800216c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	68fa      	ldr	r2, [r7, #12]
 80076b2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80076b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076ba:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80076bc:	200a      	movs	r0, #10
 80076be:	f7fa fd55 	bl	800216c <HAL_Delay>

  return HAL_OK;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3710      	adds	r7, #16
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b085      	sub	sp, #20
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	460b      	mov	r3, r1
 80076d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80076f0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d109      	bne.n	8007710 <USB_DriveVbus+0x44>
 80076fc:	78fb      	ldrb	r3, [r7, #3]
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d106      	bne.n	8007710 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800770a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800770e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007716:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800771a:	d109      	bne.n	8007730 <USB_DriveVbus+0x64>
 800771c:	78fb      	ldrb	r3, [r7, #3]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d106      	bne.n	8007730 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	68fa      	ldr	r2, [r7, #12]
 8007726:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800772a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800772e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3714      	adds	r7, #20
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr

0800773e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800773e:	b480      	push	{r7}
 8007740:	b085      	sub	sp, #20
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800774a:	2300      	movs	r3, #0
 800774c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	0c5b      	lsrs	r3, r3, #17
 800775c:	f003 0303 	and.w	r3, r3, #3
}
 8007760:	4618      	mov	r0, r3
 8007762:	3714      	adds	r7, #20
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800776c:	b480      	push	{r7}
 800776e:	b085      	sub	sp, #20
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	b29b      	uxth	r3, r3
}
 8007782:	4618      	mov	r0, r3
 8007784:	3714      	adds	r7, #20
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr
	...

08007790 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b088      	sub	sp, #32
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	4608      	mov	r0, r1
 800779a:	4611      	mov	r1, r2
 800779c:	461a      	mov	r2, r3
 800779e:	4603      	mov	r3, r0
 80077a0:	70fb      	strb	r3, [r7, #3]
 80077a2:	460b      	mov	r3, r1
 80077a4:	70bb      	strb	r3, [r7, #2]
 80077a6:	4613      	mov	r3, r2
 80077a8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80077aa:	2300      	movs	r3, #0
 80077ac:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80077b2:	78fb      	ldrb	r3, [r7, #3]
 80077b4:	015a      	lsls	r2, r3, #5
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	4413      	add	r3, r2
 80077ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077be:	461a      	mov	r2, r3
 80077c0:	f04f 33ff 	mov.w	r3, #4294967295
 80077c4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80077c6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80077ca:	2b03      	cmp	r3, #3
 80077cc:	d87e      	bhi.n	80078cc <USB_HC_Init+0x13c>
 80077ce:	a201      	add	r2, pc, #4	; (adr r2, 80077d4 <USB_HC_Init+0x44>)
 80077d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d4:	080077e5 	.word	0x080077e5
 80077d8:	0800788f 	.word	0x0800788f
 80077dc:	080077e5 	.word	0x080077e5
 80077e0:	08007851 	.word	0x08007851
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80077e4:	78fb      	ldrb	r3, [r7, #3]
 80077e6:	015a      	lsls	r2, r3, #5
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	4413      	add	r3, r2
 80077ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077f0:	461a      	mov	r2, r3
 80077f2:	f240 439d 	movw	r3, #1181	; 0x49d
 80077f6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80077f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	da10      	bge.n	8007822 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007800:	78fb      	ldrb	r3, [r7, #3]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	4413      	add	r3, r2
 8007808:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	78fa      	ldrb	r2, [r7, #3]
 8007810:	0151      	lsls	r1, r2, #5
 8007812:	693a      	ldr	r2, [r7, #16]
 8007814:	440a      	add	r2, r1
 8007816:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800781a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800781e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8007820:	e057      	b.n	80078d2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800782a:	2b00      	cmp	r3, #0
 800782c:	d051      	beq.n	80078d2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800782e:	78fb      	ldrb	r3, [r7, #3]
 8007830:	015a      	lsls	r2, r3, #5
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	4413      	add	r3, r2
 8007836:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	78fa      	ldrb	r2, [r7, #3]
 800783e:	0151      	lsls	r1, r2, #5
 8007840:	693a      	ldr	r2, [r7, #16]
 8007842:	440a      	add	r2, r1
 8007844:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007848:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800784c:	60d3      	str	r3, [r2, #12]
      break;
 800784e:	e040      	b.n	80078d2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007850:	78fb      	ldrb	r3, [r7, #3]
 8007852:	015a      	lsls	r2, r3, #5
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	4413      	add	r3, r2
 8007858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800785c:	461a      	mov	r2, r3
 800785e:	f240 639d 	movw	r3, #1693	; 0x69d
 8007862:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007864:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007868:	2b00      	cmp	r3, #0
 800786a:	da34      	bge.n	80078d6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800786c:	78fb      	ldrb	r3, [r7, #3]
 800786e:	015a      	lsls	r2, r3, #5
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	4413      	add	r3, r2
 8007874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	78fa      	ldrb	r2, [r7, #3]
 800787c:	0151      	lsls	r1, r2, #5
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	440a      	add	r2, r1
 8007882:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007886:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800788a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800788c:	e023      	b.n	80078d6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800788e:	78fb      	ldrb	r3, [r7, #3]
 8007890:	015a      	lsls	r2, r3, #5
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	4413      	add	r3, r2
 8007896:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800789a:	461a      	mov	r2, r3
 800789c:	f240 2325 	movw	r3, #549	; 0x225
 80078a0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80078a2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	da17      	bge.n	80078da <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80078aa:	78fb      	ldrb	r3, [r7, #3]
 80078ac:	015a      	lsls	r2, r3, #5
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	4413      	add	r3, r2
 80078b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	78fa      	ldrb	r2, [r7, #3]
 80078ba:	0151      	lsls	r1, r2, #5
 80078bc:	693a      	ldr	r2, [r7, #16]
 80078be:	440a      	add	r2, r1
 80078c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078c4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80078c8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80078ca:	e006      	b.n	80078da <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	77fb      	strb	r3, [r7, #31]
      break;
 80078d0:	e004      	b.n	80078dc <USB_HC_Init+0x14c>
      break;
 80078d2:	bf00      	nop
 80078d4:	e002      	b.n	80078dc <USB_HC_Init+0x14c>
      break;
 80078d6:	bf00      	nop
 80078d8:	e000      	b.n	80078dc <USB_HC_Init+0x14c>
      break;
 80078da:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078e2:	699a      	ldr	r2, [r3, #24]
 80078e4:	78fb      	ldrb	r3, [r7, #3]
 80078e6:	f003 030f 	and.w	r3, r3, #15
 80078ea:	2101      	movs	r1, #1
 80078ec:	fa01 f303 	lsl.w	r3, r1, r3
 80078f0:	6939      	ldr	r1, [r7, #16]
 80078f2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80078f6:	4313      	orrs	r3, r2
 80078f8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	699b      	ldr	r3, [r3, #24]
 80078fe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007906:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800790a:	2b00      	cmp	r3, #0
 800790c:	da03      	bge.n	8007916 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800790e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007912:	61bb      	str	r3, [r7, #24]
 8007914:	e001      	b.n	800791a <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8007916:	2300      	movs	r3, #0
 8007918:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f7ff ff0f 	bl	800773e <USB_GetHostSpeed>
 8007920:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007922:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007926:	2b02      	cmp	r3, #2
 8007928:	d106      	bne.n	8007938 <USB_HC_Init+0x1a8>
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2b02      	cmp	r3, #2
 800792e:	d003      	beq.n	8007938 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007930:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007934:	617b      	str	r3, [r7, #20]
 8007936:	e001      	b.n	800793c <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007938:	2300      	movs	r3, #0
 800793a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800793c:	787b      	ldrb	r3, [r7, #1]
 800793e:	059b      	lsls	r3, r3, #22
 8007940:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007944:	78bb      	ldrb	r3, [r7, #2]
 8007946:	02db      	lsls	r3, r3, #11
 8007948:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800794c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800794e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007952:	049b      	lsls	r3, r3, #18
 8007954:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007958:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800795a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800795c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007960:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007966:	78fb      	ldrb	r3, [r7, #3]
 8007968:	0159      	lsls	r1, r3, #5
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	440b      	add	r3, r1
 800796e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007972:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007978:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800797a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800797e:	2b03      	cmp	r3, #3
 8007980:	d10f      	bne.n	80079a2 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8007982:	78fb      	ldrb	r3, [r7, #3]
 8007984:	015a      	lsls	r2, r3, #5
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	4413      	add	r3, r2
 800798a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	78fa      	ldrb	r2, [r7, #3]
 8007992:	0151      	lsls	r1, r2, #5
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	440a      	add	r2, r1
 8007998:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800799c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079a0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80079a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3720      	adds	r7, #32
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b08c      	sub	sp, #48	; 0x30
 80079b0:	af02      	add	r7, sp, #8
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	4613      	mov	r3, r2
 80079b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	785b      	ldrb	r3, [r3, #1]
 80079c2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80079c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80079c8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d02d      	beq.n	8007a32 <USB_HC_StartXfer+0x86>
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	791b      	ldrb	r3, [r3, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d129      	bne.n	8007a32 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80079de:	79fb      	ldrb	r3, [r7, #7]
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d117      	bne.n	8007a14 <USB_HC_StartXfer+0x68>
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	79db      	ldrb	r3, [r3, #7]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d003      	beq.n	80079f4 <USB_HC_StartXfer+0x48>
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	79db      	ldrb	r3, [r3, #7]
 80079f0:	2b02      	cmp	r3, #2
 80079f2:	d10f      	bne.n	8007a14 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80079f4:	69fb      	ldr	r3, [r7, #28]
 80079f6:	015a      	lsls	r2, r3, #5
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	4413      	add	r3, r2
 80079fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	69fa      	ldr	r2, [r7, #28]
 8007a04:	0151      	lsls	r1, r2, #5
 8007a06:	6a3a      	ldr	r2, [r7, #32]
 8007a08:	440a      	add	r2, r1
 8007a0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a12:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8007a14:	79fb      	ldrb	r3, [r7, #7]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10b      	bne.n	8007a32 <USB_HC_StartXfer+0x86>
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	795b      	ldrb	r3, [r3, #5]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d107      	bne.n	8007a32 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	785b      	ldrb	r3, [r3, #1]
 8007a26:	4619      	mov	r1, r3
 8007a28:	68f8      	ldr	r0, [r7, #12]
 8007a2a:	f000 fa2f 	bl	8007e8c <USB_DoPing>
      return HAL_OK;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	e0f8      	b.n	8007c24 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d018      	beq.n	8007a6c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	695b      	ldr	r3, [r3, #20]
 8007a3e:	68ba      	ldr	r2, [r7, #8]
 8007a40:	8912      	ldrh	r2, [r2, #8]
 8007a42:	4413      	add	r3, r2
 8007a44:	3b01      	subs	r3, #1
 8007a46:	68ba      	ldr	r2, [r7, #8]
 8007a48:	8912      	ldrh	r2, [r2, #8]
 8007a4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a4e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8007a50:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007a52:	8b7b      	ldrh	r3, [r7, #26]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d90b      	bls.n	8007a70 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8007a58:	8b7b      	ldrh	r3, [r7, #26]
 8007a5a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007a5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	8912      	ldrh	r2, [r2, #8]
 8007a62:	fb02 f203 	mul.w	r2, r2, r3
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	611a      	str	r2, [r3, #16]
 8007a6a:	e001      	b.n	8007a70 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	78db      	ldrb	r3, [r3, #3]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d007      	beq.n	8007a88 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007a78:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007a7a:	68ba      	ldr	r2, [r7, #8]
 8007a7c:	8912      	ldrh	r2, [r2, #8]
 8007a7e:	fb02 f203 	mul.w	r2, r2, r3
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	611a      	str	r2, [r3, #16]
 8007a86:	e003      	b.n	8007a90 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	695a      	ldr	r2, [r3, #20]
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	691b      	ldr	r3, [r3, #16]
 8007a94:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007a98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007a9a:	04d9      	lsls	r1, r3, #19
 8007a9c:	4b63      	ldr	r3, [pc, #396]	; (8007c2c <USB_HC_StartXfer+0x280>)
 8007a9e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007aa0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	7a9b      	ldrb	r3, [r3, #10]
 8007aa6:	075b      	lsls	r3, r3, #29
 8007aa8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007aac:	69f9      	ldr	r1, [r7, #28]
 8007aae:	0148      	lsls	r0, r1, #5
 8007ab0:	6a39      	ldr	r1, [r7, #32]
 8007ab2:	4401      	add	r1, r0
 8007ab4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007ab8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007aba:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007abc:	79fb      	ldrb	r3, [r7, #7]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d009      	beq.n	8007ad6 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	68d9      	ldr	r1, [r3, #12]
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	6a3b      	ldr	r3, [r7, #32]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ad2:	460a      	mov	r2, r1
 8007ad4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007ad6:	6a3b      	ldr	r3, [r7, #32]
 8007ad8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f003 0301 	and.w	r3, r3, #1
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	bf0c      	ite	eq
 8007ae6:	2301      	moveq	r3, #1
 8007ae8:	2300      	movne	r3, #0
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	6a3b      	ldr	r3, [r7, #32]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	69fa      	ldr	r2, [r7, #28]
 8007afe:	0151      	lsls	r1, r2, #5
 8007b00:	6a3a      	ldr	r2, [r7, #32]
 8007b02:	440a      	add	r2, r1
 8007b04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b08:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007b0c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007b0e:	69fb      	ldr	r3, [r7, #28]
 8007b10:	015a      	lsls	r2, r3, #5
 8007b12:	6a3b      	ldr	r3, [r7, #32]
 8007b14:	4413      	add	r3, r2
 8007b16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	7e7b      	ldrb	r3, [r7, #25]
 8007b1e:	075b      	lsls	r3, r3, #29
 8007b20:	69f9      	ldr	r1, [r7, #28]
 8007b22:	0148      	lsls	r0, r1, #5
 8007b24:	6a39      	ldr	r1, [r7, #32]
 8007b26:	4401      	add	r1, r0
 8007b28:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007b30:	69fb      	ldr	r3, [r7, #28]
 8007b32:	015a      	lsls	r2, r3, #5
 8007b34:	6a3b      	ldr	r3, [r7, #32]
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007b46:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	78db      	ldrb	r3, [r3, #3]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d004      	beq.n	8007b5a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b56:	613b      	str	r3, [r7, #16]
 8007b58:	e003      	b.n	8007b62 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b60:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b68:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	015a      	lsls	r2, r3, #5
 8007b6e:	6a3b      	ldr	r3, [r7, #32]
 8007b70:	4413      	add	r3, r2
 8007b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b76:	461a      	mov	r2, r3
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007b7c:	79fb      	ldrb	r3, [r7, #7]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8007b82:	2300      	movs	r3, #0
 8007b84:	e04e      	b.n	8007c24 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	78db      	ldrb	r3, [r3, #3]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d149      	bne.n	8007c22 <USB_HC_StartXfer+0x276>
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	695b      	ldr	r3, [r3, #20]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d045      	beq.n	8007c22 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	79db      	ldrb	r3, [r3, #7]
 8007b9a:	2b03      	cmp	r3, #3
 8007b9c:	d830      	bhi.n	8007c00 <USB_HC_StartXfer+0x254>
 8007b9e:	a201      	add	r2, pc, #4	; (adr r2, 8007ba4 <USB_HC_StartXfer+0x1f8>)
 8007ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba4:	08007bb5 	.word	0x08007bb5
 8007ba8:	08007bd9 	.word	0x08007bd9
 8007bac:	08007bb5 	.word	0x08007bb5
 8007bb0:	08007bd9 	.word	0x08007bd9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	695b      	ldr	r3, [r3, #20]
 8007bb8:	3303      	adds	r3, #3
 8007bba:	089b      	lsrs	r3, r3, #2
 8007bbc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007bbe:	8afa      	ldrh	r2, [r7, #22]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d91c      	bls.n	8007c04 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	699b      	ldr	r3, [r3, #24]
 8007bce:	f043 0220 	orr.w	r2, r3, #32
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	619a      	str	r2, [r3, #24]
        }
        break;
 8007bd6:	e015      	b.n	8007c04 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	695b      	ldr	r3, [r3, #20]
 8007bdc:	3303      	adds	r3, #3
 8007bde:	089b      	lsrs	r3, r3, #2
 8007be0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007be2:	8afa      	ldrh	r2, [r7, #22]
 8007be4:	6a3b      	ldr	r3, [r7, #32]
 8007be6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007bea:	691b      	ldr	r3, [r3, #16]
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d90a      	bls.n	8007c08 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	619a      	str	r2, [r3, #24]
        }
        break;
 8007bfe:	e003      	b.n	8007c08 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8007c00:	bf00      	nop
 8007c02:	e002      	b.n	8007c0a <USB_HC_StartXfer+0x25e>
        break;
 8007c04:	bf00      	nop
 8007c06:	e000      	b.n	8007c0a <USB_HC_StartXfer+0x25e>
        break;
 8007c08:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	68d9      	ldr	r1, [r3, #12]
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	785a      	ldrb	r2, [r3, #1]
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	695b      	ldr	r3, [r3, #20]
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	2000      	movs	r0, #0
 8007c1a:	9000      	str	r0, [sp, #0]
 8007c1c:	68f8      	ldr	r0, [r7, #12]
 8007c1e:	f7ff fb53 	bl	80072c8 <USB_WritePacket>
  }

  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3728      	adds	r7, #40	; 0x28
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	1ff80000 	.word	0x1ff80000

08007c30 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b085      	sub	sp, #20
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c42:	695b      	ldr	r3, [r3, #20]
 8007c44:	b29b      	uxth	r3, r3
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007c52:	b480      	push	{r7}
 8007c54:	b089      	sub	sp, #36	; 0x24
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
 8007c5a:	460b      	mov	r3, r1
 8007c5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8007c62:	78fb      	ldrb	r3, [r7, #3]
 8007c64:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	015a      	lsls	r2, r3, #5
 8007c6e:	69bb      	ldr	r3, [r7, #24]
 8007c70:	4413      	add	r3, r2
 8007c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	0c9b      	lsrs	r3, r3, #18
 8007c7a:	f003 0303 	and.w	r3, r3, #3
 8007c7e:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	015a      	lsls	r2, r3, #5
 8007c84:	69bb      	ldr	r3, [r7, #24]
 8007c86:	4413      	add	r3, r2
 8007c88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	0fdb      	lsrs	r3, r3, #31
 8007c90:	f003 0301 	and.w	r3, r3, #1
 8007c94:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	f003 0320 	and.w	r3, r3, #32
 8007c9e:	2b20      	cmp	r3, #32
 8007ca0:	d104      	bne.n	8007cac <USB_HC_Halt+0x5a>
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d101      	bne.n	8007cac <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	e0e8      	b.n	8007e7e <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d002      	beq.n	8007cb8 <USB_HC_Halt+0x66>
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	d173      	bne.n	8007da0 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	015a      	lsls	r2, r3, #5
 8007cbc:	69bb      	ldr	r3, [r7, #24]
 8007cbe:	4413      	add	r3, r2
 8007cc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	697a      	ldr	r2, [r7, #20]
 8007cc8:	0151      	lsls	r1, r2, #5
 8007cca:	69ba      	ldr	r2, [r7, #24]
 8007ccc:	440a      	add	r2, r1
 8007cce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007cd2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007cd6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f003 0320 	and.w	r3, r3, #32
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f040 80cb 	bne.w	8007e7c <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d143      	bne.n	8007d7a <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	015a      	lsls	r2, r3, #5
 8007cf6:	69bb      	ldr	r3, [r7, #24]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	697a      	ldr	r2, [r7, #20]
 8007d02:	0151      	lsls	r1, r2, #5
 8007d04:	69ba      	ldr	r2, [r7, #24]
 8007d06:	440a      	add	r2, r1
 8007d08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d10:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	697a      	ldr	r2, [r7, #20]
 8007d22:	0151      	lsls	r1, r2, #5
 8007d24:	69ba      	ldr	r2, [r7, #24]
 8007d26:	440a      	add	r2, r1
 8007d28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007d30:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	015a      	lsls	r2, r3, #5
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	4413      	add	r3, r2
 8007d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	0151      	lsls	r1, r2, #5
 8007d44:	69ba      	ldr	r2, [r7, #24]
 8007d46:	440a      	add	r2, r1
 8007d48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d4c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007d50:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	3301      	adds	r3, #1
 8007d56:	61fb      	str	r3, [r7, #28]
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007d5e:	d81d      	bhi.n	8007d9c <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d76:	d0ec      	beq.n	8007d52 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007d78:	e080      	b.n	8007e7c <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	015a      	lsls	r2, r3, #5
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	4413      	add	r3, r2
 8007d82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	697a      	ldr	r2, [r7, #20]
 8007d8a:	0151      	lsls	r1, r2, #5
 8007d8c:	69ba      	ldr	r2, [r7, #24]
 8007d8e:	440a      	add	r2, r1
 8007d90:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007d98:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007d9a:	e06f      	b.n	8007e7c <USB_HC_Halt+0x22a>
            break;
 8007d9c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007d9e:	e06d      	b.n	8007e7c <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	015a      	lsls	r2, r3, #5
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	4413      	add	r3, r2
 8007da8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	697a      	ldr	r2, [r7, #20]
 8007db0:	0151      	lsls	r1, r2, #5
 8007db2:	69ba      	ldr	r2, [r7, #24]
 8007db4:	440a      	add	r2, r1
 8007db6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007dba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007dbe:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d143      	bne.n	8007e58 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	697a      	ldr	r2, [r7, #20]
 8007de0:	0151      	lsls	r1, r2, #5
 8007de2:	69ba      	ldr	r2, [r7, #24]
 8007de4:	440a      	add	r2, r1
 8007de6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007dea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007dee:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	015a      	lsls	r2, r3, #5
 8007df4:	69bb      	ldr	r3, [r7, #24]
 8007df6:	4413      	add	r3, r2
 8007df8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	0151      	lsls	r1, r2, #5
 8007e02:	69ba      	ldr	r2, [r7, #24]
 8007e04:	440a      	add	r2, r1
 8007e06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007e0e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	015a      	lsls	r2, r3, #5
 8007e14:	69bb      	ldr	r3, [r7, #24]
 8007e16:	4413      	add	r3, r2
 8007e18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	0151      	lsls	r1, r2, #5
 8007e22:	69ba      	ldr	r2, [r7, #24]
 8007e24:	440a      	add	r2, r1
 8007e26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e2a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007e2e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	3301      	adds	r3, #1
 8007e34:	61fb      	str	r3, [r7, #28]
 8007e36:	69fb      	ldr	r3, [r7, #28]
 8007e38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007e3c:	d81d      	bhi.n	8007e7a <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	015a      	lsls	r2, r3, #5
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	4413      	add	r3, r2
 8007e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e54:	d0ec      	beq.n	8007e30 <USB_HC_Halt+0x1de>
 8007e56:	e011      	b.n	8007e7c <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	015a      	lsls	r2, r3, #5
 8007e5c:	69bb      	ldr	r3, [r7, #24]
 8007e5e:	4413      	add	r3, r2
 8007e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	697a      	ldr	r2, [r7, #20]
 8007e68:	0151      	lsls	r1, r2, #5
 8007e6a:	69ba      	ldr	r2, [r7, #24]
 8007e6c:	440a      	add	r2, r1
 8007e6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007e76:	6013      	str	r3, [r2, #0]
 8007e78:	e000      	b.n	8007e7c <USB_HC_Halt+0x22a>
          break;
 8007e7a:	bf00      	nop
    }
  }

  return HAL_OK;
 8007e7c:	2300      	movs	r3, #0
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	3724      	adds	r7, #36	; 0x24
 8007e82:	46bd      	mov	sp, r7
 8007e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e88:	4770      	bx	lr
	...

08007e8c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b087      	sub	sp, #28
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	460b      	mov	r3, r1
 8007e96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007e9c:	78fb      	ldrb	r3, [r7, #3]
 8007e9e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	04da      	lsls	r2, r3, #19
 8007ea8:	4b15      	ldr	r3, [pc, #84]	; (8007f00 <USB_DoPing+0x74>)
 8007eaa:	4013      	ands	r3, r2
 8007eac:	693a      	ldr	r2, [r7, #16]
 8007eae:	0151      	lsls	r1, r2, #5
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	440a      	add	r2, r1
 8007eb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007eb8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007ebc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	015a      	lsls	r2, r3, #5
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007ed4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007edc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	015a      	lsls	r2, r3, #5
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	4413      	add	r3, r2
 8007ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eea:	461a      	mov	r2, r3
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007ef0:	2300      	movs	r3, #0
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	371c      	adds	r7, #28
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	1ff80000 	.word	0x1ff80000

08007f04 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8007f10:	2300      	movs	r3, #0
 8007f12:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f7ff f935 	bl	8007184 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8007f1a:	2110      	movs	r1, #16
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f7ff f98f 	bl	8007240 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f7ff f9b0 	bl	8007288 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007f28:	2300      	movs	r3, #0
 8007f2a:	613b      	str	r3, [r7, #16]
 8007f2c:	e01f      	b.n	8007f6e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	015a      	lsls	r2, r3, #5
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	4413      	add	r3, r2
 8007f36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f44:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f4c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007f54:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	015a      	lsls	r2, r3, #5
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f62:	461a      	mov	r2, r3
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	613b      	str	r3, [r7, #16]
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	2b0f      	cmp	r3, #15
 8007f72:	d9dc      	bls.n	8007f2e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007f74:	2300      	movs	r3, #0
 8007f76:	613b      	str	r3, [r7, #16]
 8007f78:	e034      	b.n	8007fe4 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	015a      	lsls	r2, r3, #5
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	4413      	add	r3, r2
 8007f82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f90:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f98:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007fa0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	015a      	lsls	r2, r3, #5
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	4413      	add	r3, r2
 8007faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fae:	461a      	mov	r2, r3
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007fc0:	d80c      	bhi.n	8007fdc <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	015a      	lsls	r2, r3, #5
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	4413      	add	r3, r2
 8007fca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fd8:	d0ec      	beq.n	8007fb4 <USB_StopHost+0xb0>
 8007fda:	e000      	b.n	8007fde <USB_StopHost+0xda>
        break;
 8007fdc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	613b      	str	r3, [r7, #16]
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	2b0f      	cmp	r3, #15
 8007fe8:	d9c7      	bls.n	8007f7a <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ff6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8007ffe:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f7ff f8ae 	bl	8007162 <USB_EnableGlobalInt>

  return HAL_OK;
 8008006:	2300      	movs	r3, #0
}
 8008008:	4618      	mov	r0, r3
 800800a:	3718      	adds	r7, #24
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8008014:	4904      	ldr	r1, [pc, #16]	; (8008028 <MX_FATFS_Init+0x18>)
 8008016:	4805      	ldr	r0, [pc, #20]	; (800802c <MX_FATFS_Init+0x1c>)
 8008018:	f003 f84c 	bl	800b0b4 <FATFS_LinkDriver>
 800801c:	4603      	mov	r3, r0
 800801e:	461a      	mov	r2, r3
 8008020:	4b03      	ldr	r3, [pc, #12]	; (8008030 <MX_FATFS_Init+0x20>)
 8008022:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008024:	bf00      	nop
 8008026:	bd80      	pop	{r7, pc}
 8008028:	20001360 	.word	0x20001360
 800802c:	0800bcc0 	.word	0x0800bcc0
 8008030:	200033c8 	.word	0x200033c8

08008034 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	4603      	mov	r3, r0
 800803c:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800803e:	2300      	movs	r3, #0
}
 8008040:	4618      	mov	r0, r3
 8008042:	370c      	adds	r7, #12
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr

0800804c <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b084      	sub	sp, #16
 8008050:	af00      	add	r7, sp, #0
 8008052:	4603      	mov	r3, r0
 8008054:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8008056:	2301      	movs	r3, #1
 8008058:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800805a:	79fb      	ldrb	r3, [r7, #7]
 800805c:	4619      	mov	r1, r3
 800805e:	4808      	ldr	r0, [pc, #32]	; (8008080 <USBH_status+0x34>)
 8008060:	f000 fe1a 	bl	8008c98 <USBH_MSC_UnitIsReady>
 8008064:	4603      	mov	r3, r0
 8008066:	2b00      	cmp	r3, #0
 8008068:	d002      	beq.n	8008070 <USBH_status+0x24>
  {
    res = RES_OK;
 800806a:	2300      	movs	r3, #0
 800806c:	73fb      	strb	r3, [r7, #15]
 800806e:	e001      	b.n	8008074 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8008074:	7bfb      	ldrb	r3, [r7, #15]
}
 8008076:	4618      	mov	r0, r3
 8008078:	3710      	adds	r7, #16
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	200033cc 	.word	0x200033cc

08008084 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b094      	sub	sp, #80	; 0x50
 8008088:	af02      	add	r7, sp, #8
 800808a:	60b9      	str	r1, [r7, #8]
 800808c:	607a      	str	r2, [r7, #4]
 800808e:	603b      	str	r3, [r7, #0]
 8008090:	4603      	mov	r3, r0
 8008092:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800809a:	7bf9      	ldrb	r1, [r7, #15]
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	4813      	ldr	r0, [pc, #76]	; (80080f4 <USBH_read+0x70>)
 80080a6:	f000 fe41 	bl	8008d2c <USBH_MSC_Read>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d103      	bne.n	80080b8 <USBH_read+0x34>
  {
    res = RES_OK;
 80080b0:	2300      	movs	r3, #0
 80080b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80080b6:	e017      	b.n	80080e8 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80080b8:	f107 0210 	add.w	r2, r7, #16
 80080bc:	7bfb      	ldrb	r3, [r7, #15]
 80080be:	4619      	mov	r1, r3
 80080c0:	480c      	ldr	r0, [pc, #48]	; (80080f4 <USBH_read+0x70>)
 80080c2:	f000 fe0f 	bl	8008ce4 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80080c6:	7f7b      	ldrb	r3, [r7, #29]
 80080c8:	2b3a      	cmp	r3, #58	; 0x3a
 80080ca:	d005      	beq.n	80080d8 <USBH_read+0x54>
 80080cc:	2b3a      	cmp	r3, #58	; 0x3a
 80080ce:	dc07      	bgt.n	80080e0 <USBH_read+0x5c>
 80080d0:	2b04      	cmp	r3, #4
 80080d2:	d001      	beq.n	80080d8 <USBH_read+0x54>
 80080d4:	2b28      	cmp	r3, #40	; 0x28
 80080d6:	d103      	bne.n	80080e0 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 80080d8:	2303      	movs	r3, #3
 80080da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80080de:	e003      	b.n	80080e8 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80080e6:	bf00      	nop
    }
  }

  return res;
 80080e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3748      	adds	r7, #72	; 0x48
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}
 80080f4:	200033cc 	.word	0x200033cc

080080f8 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b094      	sub	sp, #80	; 0x50
 80080fc:	af02      	add	r7, sp, #8
 80080fe:	60b9      	str	r1, [r7, #8]
 8008100:	607a      	str	r2, [r7, #4]
 8008102:	603b      	str	r3, [r7, #0]
 8008104:	4603      	mov	r3, r0
 8008106:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800810e:	7bf9      	ldrb	r1, [r7, #15]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	9300      	str	r3, [sp, #0]
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	4817      	ldr	r0, [pc, #92]	; (8008178 <USBH_write+0x80>)
 800811a:	f000 fe70 	bl	8008dfe <USBH_MSC_Write>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d103      	bne.n	800812c <USBH_write+0x34>
  {
    res = RES_OK;
 8008124:	2300      	movs	r3, #0
 8008126:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800812a:	e01f      	b.n	800816c <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800812c:	f107 0210 	add.w	r2, r7, #16
 8008130:	7bfb      	ldrb	r3, [r7, #15]
 8008132:	4619      	mov	r1, r3
 8008134:	4810      	ldr	r0, [pc, #64]	; (8008178 <USBH_write+0x80>)
 8008136:	f000 fdd5 	bl	8008ce4 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800813a:	7f7b      	ldrb	r3, [r7, #29]
 800813c:	2b3a      	cmp	r3, #58	; 0x3a
 800813e:	d00d      	beq.n	800815c <USBH_write+0x64>
 8008140:	2b3a      	cmp	r3, #58	; 0x3a
 8008142:	dc0f      	bgt.n	8008164 <USBH_write+0x6c>
 8008144:	2b28      	cmp	r3, #40	; 0x28
 8008146:	d009      	beq.n	800815c <USBH_write+0x64>
 8008148:	2b28      	cmp	r3, #40	; 0x28
 800814a:	dc0b      	bgt.n	8008164 <USBH_write+0x6c>
 800814c:	2b04      	cmp	r3, #4
 800814e:	d005      	beq.n	800815c <USBH_write+0x64>
 8008150:	2b27      	cmp	r3, #39	; 0x27
 8008152:	d107      	bne.n	8008164 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 8008154:	2302      	movs	r3, #2
 8008156:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800815a:	e007      	b.n	800816c <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800815c:	2303      	movs	r3, #3
 800815e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8008162:	e003      	b.n	800816c <USBH_write+0x74>

    default:
      res = RES_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800816a:	bf00      	nop
    }
  }

  return res;
 800816c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8008170:	4618      	mov	r0, r3
 8008172:	3748      	adds	r7, #72	; 0x48
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	200033cc 	.word	0x200033cc

0800817c <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b090      	sub	sp, #64	; 0x40
 8008180:	af00      	add	r7, sp, #0
 8008182:	4603      	mov	r3, r0
 8008184:	603a      	str	r2, [r7, #0]
 8008186:	71fb      	strb	r3, [r7, #7]
 8008188:	460b      	mov	r3, r1
 800818a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 8008192:	79bb      	ldrb	r3, [r7, #6]
 8008194:	2b03      	cmp	r3, #3
 8008196:	d852      	bhi.n	800823e <USBH_ioctl+0xc2>
 8008198:	a201      	add	r2, pc, #4	; (adr r2, 80081a0 <USBH_ioctl+0x24>)
 800819a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800819e:	bf00      	nop
 80081a0:	080081b1 	.word	0x080081b1
 80081a4:	080081b9 	.word	0x080081b9
 80081a8:	080081e3 	.word	0x080081e3
 80081ac:	0800820f 	.word	0x0800820f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 80081b0:	2300      	movs	r3, #0
 80081b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80081b6:	e045      	b.n	8008244 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80081b8:	f107 0208 	add.w	r2, r7, #8
 80081bc:	79fb      	ldrb	r3, [r7, #7]
 80081be:	4619      	mov	r1, r3
 80081c0:	4823      	ldr	r0, [pc, #140]	; (8008250 <USBH_ioctl+0xd4>)
 80081c2:	f000 fd8f 	bl	8008ce4 <USBH_MSC_GetLUNInfo>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d106      	bne.n	80081da <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 80081cc:	68fa      	ldr	r2, [r7, #12]
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80081d2:	2300      	movs	r3, #0
 80081d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80081d8:	e034      	b.n	8008244 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80081e0:	e030      	b.n	8008244 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80081e2:	f107 0208 	add.w	r2, r7, #8
 80081e6:	79fb      	ldrb	r3, [r7, #7]
 80081e8:	4619      	mov	r1, r3
 80081ea:	4819      	ldr	r0, [pc, #100]	; (8008250 <USBH_ioctl+0xd4>)
 80081ec:	f000 fd7a 	bl	8008ce4 <USBH_MSC_GetLUNInfo>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d107      	bne.n	8008206 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 80081f6:	8a3b      	ldrh	r3, [r7, #16]
 80081f8:	461a      	mov	r2, r3
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80081fe:	2300      	movs	r3, #0
 8008200:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8008204:	e01e      	b.n	8008244 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800820c:	e01a      	b.n	8008244 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800820e:	f107 0208 	add.w	r2, r7, #8
 8008212:	79fb      	ldrb	r3, [r7, #7]
 8008214:	4619      	mov	r1, r3
 8008216:	480e      	ldr	r0, [pc, #56]	; (8008250 <USBH_ioctl+0xd4>)
 8008218:	f000 fd64 	bl	8008ce4 <USBH_MSC_GetLUNInfo>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d109      	bne.n	8008236 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 8008222:	8a3b      	ldrh	r3, [r7, #16]
 8008224:	0a5b      	lsrs	r3, r3, #9
 8008226:	b29b      	uxth	r3, r3
 8008228:	461a      	mov	r2, r3
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800822e:	2300      	movs	r3, #0
 8008230:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8008234:	e006      	b.n	8008244 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800823c:	e002      	b.n	8008244 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800823e:	2304      	movs	r3, #4
 8008240:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8008244:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8008248:	4618      	mov	r0, r3
 800824a:	3740      	adds	r7, #64	; 0x40
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}
 8008250:	200033cc 	.word	0x200033cc

08008254 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008254:	b590      	push	{r4, r7, lr}
 8008256:	b089      	sub	sp, #36	; 0x24
 8008258:	af04      	add	r7, sp, #16
 800825a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008262:	7919      	ldrb	r1, [r3, #4]
 8008264:	2350      	movs	r3, #80	; 0x50
 8008266:	2206      	movs	r2, #6
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f001 fc53 	bl	8009b14 <USBH_FindInterface>
 800826e:	4603      	mov	r3, r0
 8008270:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 8008272:	7bfb      	ldrb	r3, [r7, #15]
 8008274:	2bff      	cmp	r3, #255	; 0xff
 8008276:	d002      	beq.n	800827e <USBH_MSC_InterfaceInit+0x2a>
 8008278:	7bfb      	ldrb	r3, [r7, #15]
 800827a:	2b01      	cmp	r3, #1
 800827c:	d901      	bls.n	8008282 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800827e:	2302      	movs	r3, #2
 8008280:	e0ef      	b.n	8008462 <USBH_MSC_InterfaceInit+0x20e>
  }

  status = USBH_SelectInterface(phost, interface);
 8008282:	7bfb      	ldrb	r3, [r7, #15]
 8008284:	4619      	mov	r1, r3
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f001 fc28 	bl	8009adc <USBH_SelectInterface>
 800828c:	4603      	mov	r3, r0
 800828e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008290:	7bbb      	ldrb	r3, [r7, #14]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d001      	beq.n	800829a <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 8008296:	2302      	movs	r3, #2
 8008298:	e0e3      	b.n	8008462 <USBH_MSC_InterfaceInit+0x20e>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80082a0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80082a4:	f003 fa78 	bl	800b798 <malloc>
 80082a8:	4603      	mov	r3, r0
 80082aa:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d101      	bne.n	80082c0 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 80082bc:	2302      	movs	r3, #2
 80082be:	e0d0      	b.n	8008462 <USBH_MSC_InterfaceInit+0x20e>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 80082c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80082c4:	2100      	movs	r1, #0
 80082c6:	68b8      	ldr	r0, [r7, #8]
 80082c8:	f003 fa84 	bl	800b7d4 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80082cc:	7bfb      	ldrb	r3, [r7, #15]
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	211a      	movs	r1, #26
 80082d2:	fb01 f303 	mul.w	r3, r1, r3
 80082d6:	4413      	add	r3, r2
 80082d8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	b25b      	sxtb	r3, r3
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	da16      	bge.n	8008312 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 80082e4:	7bfb      	ldrb	r3, [r7, #15]
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	211a      	movs	r1, #26
 80082ea:	fb01 f303 	mul.w	r3, r1, r3
 80082ee:	4413      	add	r3, r2
 80082f0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80082f4:	781a      	ldrb	r2, [r3, #0]
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80082fa:	7bfb      	ldrb	r3, [r7, #15]
 80082fc:	687a      	ldr	r2, [r7, #4]
 80082fe:	211a      	movs	r1, #26
 8008300:	fb01 f303 	mul.w	r3, r1, r3
 8008304:	4413      	add	r3, r2
 8008306:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800830a:	881a      	ldrh	r2, [r3, #0]
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	815a      	strh	r2, [r3, #10]
 8008310:	e015      	b.n	800833e <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8008312:	7bfb      	ldrb	r3, [r7, #15]
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	211a      	movs	r1, #26
 8008318:	fb01 f303 	mul.w	r3, r1, r3
 800831c:	4413      	add	r3, r2
 800831e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008322:	781a      	ldrb	r2, [r3, #0]
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008328:	7bfb      	ldrb	r3, [r7, #15]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	211a      	movs	r1, #26
 800832e:	fb01 f303 	mul.w	r3, r1, r3
 8008332:	4413      	add	r3, r2
 8008334:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008338:	881a      	ldrh	r2, [r3, #0]
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800833e:	7bfb      	ldrb	r3, [r7, #15]
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	211a      	movs	r1, #26
 8008344:	fb01 f303 	mul.w	r3, r1, r3
 8008348:	4413      	add	r3, r2
 800834a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	b25b      	sxtb	r3, r3
 8008352:	2b00      	cmp	r3, #0
 8008354:	da16      	bge.n	8008384 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8008356:	7bfb      	ldrb	r3, [r7, #15]
 8008358:	687a      	ldr	r2, [r7, #4]
 800835a:	211a      	movs	r1, #26
 800835c:	fb01 f303 	mul.w	r3, r1, r3
 8008360:	4413      	add	r3, r2
 8008362:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008366:	781a      	ldrb	r2, [r3, #0]
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800836c:	7bfb      	ldrb	r3, [r7, #15]
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	211a      	movs	r1, #26
 8008372:	fb01 f303 	mul.w	r3, r1, r3
 8008376:	4413      	add	r3, r2
 8008378:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800837c:	881a      	ldrh	r2, [r3, #0]
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	815a      	strh	r2, [r3, #10]
 8008382:	e015      	b.n	80083b0 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8008384:	7bfb      	ldrb	r3, [r7, #15]
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	211a      	movs	r1, #26
 800838a:	fb01 f303 	mul.w	r3, r1, r3
 800838e:	4413      	add	r3, r2
 8008390:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008394:	781a      	ldrb	r2, [r3, #0]
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800839a:	7bfb      	ldrb	r3, [r7, #15]
 800839c:	687a      	ldr	r2, [r7, #4]
 800839e:	211a      	movs	r1, #26
 80083a0:	fb01 f303 	mul.w	r3, r1, r3
 80083a4:	4413      	add	r3, r2
 80083a6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80083aa:	881a      	ldrh	r2, [r3, #0]
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	2200      	movs	r2, #0
 80083b4:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	2200      	movs	r2, #0
 80083ba:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	2200      	movs	r2, #0
 80083c0:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	799b      	ldrb	r3, [r3, #6]
 80083c6:	4619      	mov	r1, r3
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f002 fdc4 	bl	800af56 <USBH_AllocPipe>
 80083ce:	4603      	mov	r3, r0
 80083d0:	461a      	mov	r2, r3
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	79db      	ldrb	r3, [r3, #7]
 80083da:	4619      	mov	r1, r3
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f002 fdba 	bl	800af56 <USBH_AllocPipe>
 80083e2:	4603      	mov	r3, r0
 80083e4:	461a      	mov	r2, r3
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 fdac 	bl	8008f48 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	7959      	ldrb	r1, [r3, #5]
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	7998      	ldrb	r0, [r3, #6]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	8912      	ldrh	r2, [r2, #8]
 8008408:	9202      	str	r2, [sp, #8]
 800840a:	2202      	movs	r2, #2
 800840c:	9201      	str	r2, [sp, #4]
 800840e:	9300      	str	r3, [sp, #0]
 8008410:	4623      	mov	r3, r4
 8008412:	4602      	mov	r2, r0
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f002 fd6f 	bl	800aef8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	7919      	ldrb	r1, [r3, #4]
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	79d8      	ldrb	r0, [r3, #7]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800842e:	68ba      	ldr	r2, [r7, #8]
 8008430:	8952      	ldrh	r2, [r2, #10]
 8008432:	9202      	str	r2, [sp, #8]
 8008434:	2202      	movs	r2, #2
 8008436:	9201      	str	r2, [sp, #4]
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	4623      	mov	r3, r4
 800843c:	4602      	mov	r2, r0
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f002 fd5a 	bl	800aef8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	791b      	ldrb	r3, [r3, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	4619      	mov	r1, r3
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f003 f8c5 	bl	800b5dc <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	795b      	ldrb	r3, [r3, #5]
 8008456:	2200      	movs	r2, #0
 8008458:	4619      	mov	r1, r3
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f003 f8be 	bl	800b5dc <USBH_LL_SetToggle>

  return USBH_OK;
 8008460:	2300      	movs	r3, #0
}
 8008462:	4618      	mov	r0, r3
 8008464:	3714      	adds	r7, #20
 8008466:	46bd      	mov	sp, r7
 8008468:	bd90      	pop	{r4, r7, pc}

0800846a <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800846a:	b580      	push	{r7, lr}
 800846c:	b084      	sub	sp, #16
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008478:	69db      	ldr	r3, [r3, #28]
 800847a:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	795b      	ldrb	r3, [r3, #5]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d00e      	beq.n	80084a2 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	795b      	ldrb	r3, [r3, #5]
 8008488:	4619      	mov	r1, r3
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f002 fd53 	bl	800af36 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	795b      	ldrb	r3, [r3, #5]
 8008494:	4619      	mov	r1, r3
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f002 fd7e 	bl	800af98 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2200      	movs	r2, #0
 80084a0:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	791b      	ldrb	r3, [r3, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00e      	beq.n	80084c8 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	791b      	ldrb	r3, [r3, #4]
 80084ae:	4619      	mov	r1, r3
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f002 fd40 	bl	800af36 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	791b      	ldrb	r3, [r3, #4]
 80084ba:	4619      	mov	r1, r3
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f002 fd6b 	bl	800af98 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2200      	movs	r2, #0
 80084c6:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084ce:	69db      	ldr	r3, [r3, #28]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00b      	beq.n	80084ec <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084da:	69db      	ldr	r3, [r3, #28]
 80084dc:	4618      	mov	r0, r3
 80084de:	f003 f963 	bl	800b7a8 <free>
    phost->pActiveClass->pData = 0U;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084e8:	2200      	movs	r2, #0
 80084ea:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b084      	sub	sp, #16
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008504:	69db      	ldr	r3, [r3, #28]
 8008506:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008508:	2301      	movs	r3, #1
 800850a:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	7b9b      	ldrb	r3, [r3, #14]
 8008510:	2b03      	cmp	r3, #3
 8008512:	d041      	beq.n	8008598 <USBH_MSC_ClassRequest+0xa2>
 8008514:	2b03      	cmp	r3, #3
 8008516:	dc4b      	bgt.n	80085b0 <USBH_MSC_ClassRequest+0xba>
 8008518:	2b00      	cmp	r3, #0
 800851a:	d001      	beq.n	8008520 <USBH_MSC_ClassRequest+0x2a>
 800851c:	2b02      	cmp	r3, #2
 800851e:	d147      	bne.n	80085b0 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	4619      	mov	r1, r3
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 fcf0 	bl	8008f0a <USBH_MSC_BOT_REQ_GetMaxLUN>
 800852a:	4603      	mov	r3, r0
 800852c:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800852e:	7bfb      	ldrb	r3, [r7, #15]
 8008530:	2b03      	cmp	r3, #3
 8008532:	d104      	bne.n	800853e <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	2200      	movs	r2, #0
 8008538:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800853a:	2300      	movs	r3, #0
 800853c:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800853e:	7bfb      	ldrb	r3, [r7, #15]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d137      	bne.n	80085b4 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	781b      	ldrb	r3, [r3, #0]
 8008548:	2b02      	cmp	r3, #2
 800854a:	d804      	bhi.n	8008556 <USBH_MSC_ClassRequest+0x60>
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	3301      	adds	r3, #1
 8008552:	b2da      	uxtb	r2, r3
 8008554:	e000      	b.n	8008558 <USBH_MSC_ClassRequest+0x62>
 8008556:	2202      	movs	r2, #2
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800855c:	2300      	movs	r3, #0
 800855e:	73bb      	strb	r3, [r7, #14]
 8008560:	e014      	b.n	800858c <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8008562:	7bbb      	ldrb	r3, [r7, #14]
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	2134      	movs	r1, #52	; 0x34
 8008568:	fb01 f303 	mul.w	r3, r1, r3
 800856c:	4413      	add	r3, r2
 800856e:	3392      	adds	r3, #146	; 0x92
 8008570:	2202      	movs	r2, #2
 8008572:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8008574:	7bbb      	ldrb	r3, [r7, #14]
 8008576:	68ba      	ldr	r2, [r7, #8]
 8008578:	2134      	movs	r1, #52	; 0x34
 800857a:	fb01 f303 	mul.w	r3, r1, r3
 800857e:	4413      	add	r3, r2
 8008580:	33c1      	adds	r3, #193	; 0xc1
 8008582:	2200      	movs	r2, #0
 8008584:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008586:	7bbb      	ldrb	r3, [r7, #14]
 8008588:	3301      	adds	r3, #1
 800858a:	73bb      	strb	r3, [r7, #14]
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	7bba      	ldrb	r2, [r7, #14]
 8008592:	429a      	cmp	r2, r3
 8008594:	d3e5      	bcc.n	8008562 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 8008596:	e00d      	b.n	80085b4 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 8008598:	2100      	movs	r1, #0
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f002 f87b 	bl	800a696 <USBH_ClrFeature>
 80085a0:	4603      	mov	r3, r0
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d108      	bne.n	80085b8 <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	7bda      	ldrb	r2, [r3, #15]
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	739a      	strb	r2, [r3, #14]
      }
      break;
 80085ae:	e003      	b.n	80085b8 <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 80085b0:	bf00      	nop
 80085b2:	e002      	b.n	80085ba <USBH_MSC_ClassRequest+0xc4>
      break;
 80085b4:	bf00      	nop
 80085b6:	e000      	b.n	80085ba <USBH_MSC_ClassRequest+0xc4>
      break;
 80085b8:	bf00      	nop
  }

  return status;
 80085ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3710      	adds	r7, #16
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80085d2:	69db      	ldr	r3, [r3, #28]
 80085d4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 80085d6:	2301      	movs	r3, #1
 80085d8:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 80085da:	2301      	movs	r3, #1
 80085dc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 80085de:	2301      	movs	r3, #1
 80085e0:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	7b1b      	ldrb	r3, [r3, #12]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d003      	beq.n	80085f2 <USBH_MSC_Process+0x2e>
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	f000 8271 	beq.w	8008ad2 <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 80085f0:	e272      	b.n	8008ad8 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	429a      	cmp	r2, r3
 8008600:	f080 824f 	bcs.w	8008aa2 <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800860a:	4619      	mov	r1, r3
 800860c:	693a      	ldr	r2, [r7, #16]
 800860e:	2334      	movs	r3, #52	; 0x34
 8008610:	fb03 f301 	mul.w	r3, r3, r1
 8008614:	4413      	add	r3, r2
 8008616:	3391      	adds	r3, #145	; 0x91
 8008618:	2201      	movs	r2, #1
 800861a:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008622:	4619      	mov	r1, r3
 8008624:	693a      	ldr	r2, [r7, #16]
 8008626:	2334      	movs	r3, #52	; 0x34
 8008628:	fb03 f301 	mul.w	r3, r3, r1
 800862c:	4413      	add	r3, r2
 800862e:	3390      	adds	r3, #144	; 0x90
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	2b08      	cmp	r3, #8
 8008634:	f200 8243 	bhi.w	8008abe <USBH_MSC_Process+0x4fa>
 8008638:	a201      	add	r2, pc, #4	; (adr r2, 8008640 <USBH_MSC_Process+0x7c>)
 800863a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800863e:	bf00      	nop
 8008640:	08008665 	.word	0x08008665
 8008644:	08008abf 	.word	0x08008abf
 8008648:	0800872d 	.word	0x0800872d
 800864c:	080088b1 	.word	0x080088b1
 8008650:	0800868b 	.word	0x0800868b
 8008654:	0800897d 	.word	0x0800897d
 8008658:	08008abf 	.word	0x08008abf
 800865c:	08008abf 	.word	0x08008abf
 8008660:	08008a91 	.word	0x08008a91
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800866a:	4619      	mov	r1, r3
 800866c:	693a      	ldr	r2, [r7, #16]
 800866e:	2334      	movs	r3, #52	; 0x34
 8008670:	fb03 f301 	mul.w	r3, r3, r1
 8008674:	4413      	add	r3, r2
 8008676:	3390      	adds	r3, #144	; 0x90
 8008678:	2204      	movs	r2, #4
 800867a:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8008688:	e222      	b.n	8008ad0 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008690:	b2d9      	uxtb	r1, r3
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008698:	461a      	mov	r2, r3
 800869a:	2334      	movs	r3, #52	; 0x34
 800869c:	fb03 f302 	mul.w	r3, r3, r2
 80086a0:	3398      	adds	r3, #152	; 0x98
 80086a2:	693a      	ldr	r2, [r7, #16]
 80086a4:	4413      	add	r3, r2
 80086a6:	3307      	adds	r3, #7
 80086a8:	461a      	mov	r2, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 ff6a 	bl	8009584 <USBH_MSC_SCSI_Inquiry>
 80086b0:	4603      	mov	r3, r0
 80086b2:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80086b4:	7bfb      	ldrb	r3, [r7, #15]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d10b      	bne.n	80086d2 <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80086c0:	4619      	mov	r1, r3
 80086c2:	693a      	ldr	r2, [r7, #16]
 80086c4:	2334      	movs	r3, #52	; 0x34
 80086c6:	fb03 f301 	mul.w	r3, r3, r1
 80086ca:	4413      	add	r3, r2
 80086cc:	3390      	adds	r3, #144	; 0x90
 80086ce:	2202      	movs	r2, #2
 80086d0:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 80086d2:	7bfb      	ldrb	r3, [r7, #15]
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d10c      	bne.n	80086f2 <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80086de:	4619      	mov	r1, r3
 80086e0:	693a      	ldr	r2, [r7, #16]
 80086e2:	2334      	movs	r3, #52	; 0x34
 80086e4:	fb03 f301 	mul.w	r3, r3, r1
 80086e8:	4413      	add	r3, r2
 80086ea:	3390      	adds	r3, #144	; 0x90
 80086ec:	2205      	movs	r2, #5
 80086ee:	701a      	strb	r2, [r3, #0]
            break;
 80086f0:	e1e7      	b.n	8008ac2 <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
 80086f4:	2b04      	cmp	r3, #4
 80086f6:	f040 81e4 	bne.w	8008ac2 <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008700:	4619      	mov	r1, r3
 8008702:	693a      	ldr	r2, [r7, #16]
 8008704:	2334      	movs	r3, #52	; 0x34
 8008706:	fb03 f301 	mul.w	r3, r3, r1
 800870a:	4413      	add	r3, r2
 800870c:	3390      	adds	r3, #144	; 0x90
 800870e:	2201      	movs	r2, #1
 8008710:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008718:	4619      	mov	r1, r3
 800871a:	693a      	ldr	r2, [r7, #16]
 800871c:	2334      	movs	r3, #52	; 0x34
 800871e:	fb03 f301 	mul.w	r3, r3, r1
 8008722:	4413      	add	r3, r2
 8008724:	3391      	adds	r3, #145	; 0x91
 8008726:	2202      	movs	r2, #2
 8008728:	701a      	strb	r2, [r3, #0]
            break;
 800872a:	e1ca      	b.n	8008ac2 <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008732:	b2db      	uxtb	r3, r3
 8008734:	4619      	mov	r1, r3
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 fe66 	bl	8009408 <USBH_MSC_SCSI_TestUnitReady>
 800873c:	4603      	mov	r3, r0
 800873e:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8008740:	7bbb      	ldrb	r3, [r7, #14]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d149      	bne.n	80087da <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800874c:	4619      	mov	r1, r3
 800874e:	693a      	ldr	r2, [r7, #16]
 8008750:	2334      	movs	r3, #52	; 0x34
 8008752:	fb03 f301 	mul.w	r3, r3, r1
 8008756:	4413      	add	r3, r2
 8008758:	3392      	adds	r3, #146	; 0x92
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00c      	beq.n	800877a <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008766:	4619      	mov	r1, r3
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	2334      	movs	r3, #52	; 0x34
 800876c:	fb03 f301 	mul.w	r3, r3, r1
 8008770:	4413      	add	r3, r2
 8008772:	33c1      	adds	r3, #193	; 0xc1
 8008774:	2201      	movs	r2, #1
 8008776:	701a      	strb	r2, [r3, #0]
 8008778:	e00b      	b.n	8008792 <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008780:	4619      	mov	r1, r3
 8008782:	693a      	ldr	r2, [r7, #16]
 8008784:	2334      	movs	r3, #52	; 0x34
 8008786:	fb03 f301 	mul.w	r3, r3, r1
 800878a:	4413      	add	r3, r2
 800878c:	33c1      	adds	r3, #193	; 0xc1
 800878e:	2200      	movs	r2, #0
 8008790:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008798:	4619      	mov	r1, r3
 800879a:	693a      	ldr	r2, [r7, #16]
 800879c:	2334      	movs	r3, #52	; 0x34
 800879e:	fb03 f301 	mul.w	r3, r3, r1
 80087a2:	4413      	add	r3, r2
 80087a4:	3390      	adds	r3, #144	; 0x90
 80087a6:	2203      	movs	r2, #3
 80087a8:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80087b0:	4619      	mov	r1, r3
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	2334      	movs	r3, #52	; 0x34
 80087b6:	fb03 f301 	mul.w	r3, r3, r1
 80087ba:	4413      	add	r3, r2
 80087bc:	3391      	adds	r3, #145	; 0x91
 80087be:	2200      	movs	r2, #0
 80087c0:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80087c8:	4619      	mov	r1, r3
 80087ca:	693a      	ldr	r2, [r7, #16]
 80087cc:	2334      	movs	r3, #52	; 0x34
 80087ce:	fb03 f301 	mul.w	r3, r3, r1
 80087d2:	4413      	add	r3, r2
 80087d4:	3392      	adds	r3, #146	; 0x92
 80087d6:	2200      	movs	r2, #0
 80087d8:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 80087da:	7bbb      	ldrb	r3, [r7, #14]
 80087dc:	2b02      	cmp	r3, #2
 80087de:	d14a      	bne.n	8008876 <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80087e6:	4619      	mov	r1, r3
 80087e8:	693a      	ldr	r2, [r7, #16]
 80087ea:	2334      	movs	r3, #52	; 0x34
 80087ec:	fb03 f301 	mul.w	r3, r3, r1
 80087f0:	4413      	add	r3, r2
 80087f2:	3392      	adds	r3, #146	; 0x92
 80087f4:	781b      	ldrb	r3, [r3, #0]
 80087f6:	2b02      	cmp	r3, #2
 80087f8:	d00c      	beq.n	8008814 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008800:	4619      	mov	r1, r3
 8008802:	693a      	ldr	r2, [r7, #16]
 8008804:	2334      	movs	r3, #52	; 0x34
 8008806:	fb03 f301 	mul.w	r3, r3, r1
 800880a:	4413      	add	r3, r2
 800880c:	33c1      	adds	r3, #193	; 0xc1
 800880e:	2201      	movs	r2, #1
 8008810:	701a      	strb	r2, [r3, #0]
 8008812:	e00b      	b.n	800882c <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800881a:	4619      	mov	r1, r3
 800881c:	693a      	ldr	r2, [r7, #16]
 800881e:	2334      	movs	r3, #52	; 0x34
 8008820:	fb03 f301 	mul.w	r3, r3, r1
 8008824:	4413      	add	r3, r2
 8008826:	33c1      	adds	r3, #193	; 0xc1
 8008828:	2200      	movs	r2, #0
 800882a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008832:	4619      	mov	r1, r3
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	2334      	movs	r3, #52	; 0x34
 8008838:	fb03 f301 	mul.w	r3, r3, r1
 800883c:	4413      	add	r3, r2
 800883e:	3390      	adds	r3, #144	; 0x90
 8008840:	2205      	movs	r2, #5
 8008842:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800884a:	4619      	mov	r1, r3
 800884c:	693a      	ldr	r2, [r7, #16]
 800884e:	2334      	movs	r3, #52	; 0x34
 8008850:	fb03 f301 	mul.w	r3, r3, r1
 8008854:	4413      	add	r3, r2
 8008856:	3391      	adds	r3, #145	; 0x91
 8008858:	2201      	movs	r2, #1
 800885a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008862:	4619      	mov	r1, r3
 8008864:	693a      	ldr	r2, [r7, #16]
 8008866:	2334      	movs	r3, #52	; 0x34
 8008868:	fb03 f301 	mul.w	r3, r3, r1
 800886c:	4413      	add	r3, r2
 800886e:	3392      	adds	r3, #146	; 0x92
 8008870:	2202      	movs	r2, #2
 8008872:	701a      	strb	r2, [r3, #0]
            break;
 8008874:	e127      	b.n	8008ac6 <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8008876:	7bbb      	ldrb	r3, [r7, #14]
 8008878:	2b04      	cmp	r3, #4
 800887a:	f040 8124 	bne.w	8008ac6 <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008884:	4619      	mov	r1, r3
 8008886:	693a      	ldr	r2, [r7, #16]
 8008888:	2334      	movs	r3, #52	; 0x34
 800888a:	fb03 f301 	mul.w	r3, r3, r1
 800888e:	4413      	add	r3, r2
 8008890:	3390      	adds	r3, #144	; 0x90
 8008892:	2201      	movs	r2, #1
 8008894:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800889c:	4619      	mov	r1, r3
 800889e:	693a      	ldr	r2, [r7, #16]
 80088a0:	2334      	movs	r3, #52	; 0x34
 80088a2:	fb03 f301 	mul.w	r3, r3, r1
 80088a6:	4413      	add	r3, r2
 80088a8:	3391      	adds	r3, #145	; 0x91
 80088aa:	2202      	movs	r2, #2
 80088ac:	701a      	strb	r2, [r3, #0]
            break;
 80088ae:	e10a      	b.n	8008ac6 <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80088b6:	b2d9      	uxtb	r1, r3
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80088be:	461a      	mov	r2, r3
 80088c0:	2334      	movs	r3, #52	; 0x34
 80088c2:	fb03 f302 	mul.w	r3, r3, r2
 80088c6:	3390      	adds	r3, #144	; 0x90
 80088c8:	693a      	ldr	r2, [r7, #16]
 80088ca:	4413      	add	r3, r2
 80088cc:	3304      	adds	r3, #4
 80088ce:	461a      	mov	r2, r3
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 fddc 	bl	800948e <USBH_MSC_SCSI_ReadCapacity>
 80088d6:	4603      	mov	r3, r0
 80088d8:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80088da:	7bfb      	ldrb	r3, [r7, #15]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d120      	bne.n	8008922 <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80088e6:	4619      	mov	r1, r3
 80088e8:	693a      	ldr	r2, [r7, #16]
 80088ea:	2334      	movs	r3, #52	; 0x34
 80088ec:	fb03 f301 	mul.w	r3, r3, r1
 80088f0:	4413      	add	r3, r2
 80088f2:	3390      	adds	r3, #144	; 0x90
 80088f4:	2201      	movs	r2, #1
 80088f6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80088fe:	4619      	mov	r1, r3
 8008900:	693a      	ldr	r2, [r7, #16]
 8008902:	2334      	movs	r3, #52	; 0x34
 8008904:	fb03 f301 	mul.w	r3, r3, r1
 8008908:	4413      	add	r3, r2
 800890a:	3391      	adds	r3, #145	; 0x91
 800890c:	2200      	movs	r2, #0
 800890e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008916:	3301      	adds	r3, #1
 8008918:	b29a      	uxth	r2, r3
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8008920:	e0d3      	b.n	8008aca <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 8008922:	7bfb      	ldrb	r3, [r7, #15]
 8008924:	2b02      	cmp	r3, #2
 8008926:	d10c      	bne.n	8008942 <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800892e:	4619      	mov	r1, r3
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	2334      	movs	r3, #52	; 0x34
 8008934:	fb03 f301 	mul.w	r3, r3, r1
 8008938:	4413      	add	r3, r2
 800893a:	3390      	adds	r3, #144	; 0x90
 800893c:	2205      	movs	r2, #5
 800893e:	701a      	strb	r2, [r3, #0]
            break;
 8008940:	e0c3      	b.n	8008aca <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008942:	7bfb      	ldrb	r3, [r7, #15]
 8008944:	2b04      	cmp	r3, #4
 8008946:	f040 80c0 	bne.w	8008aca <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008950:	4619      	mov	r1, r3
 8008952:	693a      	ldr	r2, [r7, #16]
 8008954:	2334      	movs	r3, #52	; 0x34
 8008956:	fb03 f301 	mul.w	r3, r3, r1
 800895a:	4413      	add	r3, r2
 800895c:	3390      	adds	r3, #144	; 0x90
 800895e:	2201      	movs	r2, #1
 8008960:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008968:	4619      	mov	r1, r3
 800896a:	693a      	ldr	r2, [r7, #16]
 800896c:	2334      	movs	r3, #52	; 0x34
 800896e:	fb03 f301 	mul.w	r3, r3, r1
 8008972:	4413      	add	r3, r2
 8008974:	3391      	adds	r3, #145	; 0x91
 8008976:	2202      	movs	r2, #2
 8008978:	701a      	strb	r2, [r3, #0]
            break;
 800897a:	e0a6      	b.n	8008aca <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008982:	b2d9      	uxtb	r1, r3
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800898a:	461a      	mov	r2, r3
 800898c:	2334      	movs	r3, #52	; 0x34
 800898e:	fb03 f302 	mul.w	r3, r3, r2
 8008992:	3398      	adds	r3, #152	; 0x98
 8008994:	693a      	ldr	r2, [r7, #16]
 8008996:	4413      	add	r3, r2
 8008998:	3304      	adds	r3, #4
 800899a:	461a      	mov	r2, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 fe96 	bl	80096ce <USBH_MSC_SCSI_RequestSense>
 80089a2:	4603      	mov	r3, r0
 80089a4:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80089a6:	7bfb      	ldrb	r3, [r7, #15]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d145      	bne.n	8008a38 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80089b2:	4619      	mov	r1, r3
 80089b4:	693a      	ldr	r2, [r7, #16]
 80089b6:	2334      	movs	r3, #52	; 0x34
 80089b8:	fb03 f301 	mul.w	r3, r3, r1
 80089bc:	4413      	add	r3, r2
 80089be:	339c      	adds	r3, #156	; 0x9c
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	2b06      	cmp	r3, #6
 80089c4:	d00c      	beq.n	80089e0 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80089cc:	4619      	mov	r1, r3
 80089ce:	693a      	ldr	r2, [r7, #16]
 80089d0:	2334      	movs	r3, #52	; 0x34
 80089d2:	fb03 f301 	mul.w	r3, r3, r1
 80089d6:	4413      	add	r3, r2
 80089d8:	339c      	adds	r3, #156	; 0x9c
 80089da:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80089dc:	2b02      	cmp	r3, #2
 80089de:	d117      	bne.n	8008a10 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80089ec:	1ad3      	subs	r3, r2, r3
 80089ee:	f242 720f 	movw	r2, #9999	; 0x270f
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d80c      	bhi.n	8008a10 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80089fc:	4619      	mov	r1, r3
 80089fe:	693a      	ldr	r2, [r7, #16]
 8008a00:	2334      	movs	r3, #52	; 0x34
 8008a02:	fb03 f301 	mul.w	r3, r3, r1
 8008a06:	4413      	add	r3, r2
 8008a08:	3390      	adds	r3, #144	; 0x90
 8008a0a:	2202      	movs	r2, #2
 8008a0c:	701a      	strb	r2, [r3, #0]
                  break;
 8008a0e:	e05f      	b.n	8008ad0 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008a16:	4619      	mov	r1, r3
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	2334      	movs	r3, #52	; 0x34
 8008a1c:	fb03 f301 	mul.w	r3, r3, r1
 8008a20:	4413      	add	r3, r2
 8008a22:	3390      	adds	r3, #144	; 0x90
 8008a24:	2201      	movs	r2, #1
 8008a26:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008a2e:	3301      	adds	r3, #1
 8008a30:	b29a      	uxth	r2, r3
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 8008a38:	7bfb      	ldrb	r3, [r7, #15]
 8008a3a:	2b02      	cmp	r3, #2
 8008a3c:	d10c      	bne.n	8008a58 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008a44:	4619      	mov	r1, r3
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	2334      	movs	r3, #52	; 0x34
 8008a4a:	fb03 f301 	mul.w	r3, r3, r1
 8008a4e:	4413      	add	r3, r2
 8008a50:	3390      	adds	r3, #144	; 0x90
 8008a52:	2208      	movs	r2, #8
 8008a54:	701a      	strb	r2, [r3, #0]
            break;
 8008a56:	e03a      	b.n	8008ace <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008a58:	7bfb      	ldrb	r3, [r7, #15]
 8008a5a:	2b04      	cmp	r3, #4
 8008a5c:	d137      	bne.n	8008ace <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008a64:	4619      	mov	r1, r3
 8008a66:	693a      	ldr	r2, [r7, #16]
 8008a68:	2334      	movs	r3, #52	; 0x34
 8008a6a:	fb03 f301 	mul.w	r3, r3, r1
 8008a6e:	4413      	add	r3, r2
 8008a70:	3390      	adds	r3, #144	; 0x90
 8008a72:	2201      	movs	r2, #1
 8008a74:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	693a      	ldr	r2, [r7, #16]
 8008a80:	2334      	movs	r3, #52	; 0x34
 8008a82:	fb03 f301 	mul.w	r3, r3, r1
 8008a86:	4413      	add	r3, r2
 8008a88:	3391      	adds	r3, #145	; 0x91
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	701a      	strb	r2, [r3, #0]
            break;
 8008a8e:	e01e      	b.n	8008ace <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008a96:	3301      	adds	r3, #1
 8008a98:	b29a      	uxth	r2, r3
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8008aa0:	e016      	b.n	8008ad0 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	2201      	movs	r2, #1
 8008aae:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008ab6:	2102      	movs	r1, #2
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	4798      	blx	r3
      break;
 8008abc:	e00c      	b.n	8008ad8 <USBH_MSC_Process+0x514>
            break;
 8008abe:	bf00      	nop
 8008ac0:	e00a      	b.n	8008ad8 <USBH_MSC_Process+0x514>
            break;
 8008ac2:	bf00      	nop
 8008ac4:	e008      	b.n	8008ad8 <USBH_MSC_Process+0x514>
            break;
 8008ac6:	bf00      	nop
 8008ac8:	e006      	b.n	8008ad8 <USBH_MSC_Process+0x514>
            break;
 8008aca:	bf00      	nop
 8008acc:	e004      	b.n	8008ad8 <USBH_MSC_Process+0x514>
            break;
 8008ace:	bf00      	nop
      break;
 8008ad0:	e002      	b.n	8008ad8 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	75fb      	strb	r3, [r7, #23]
      break;
 8008ad6:	bf00      	nop
  }
  return error;
 8008ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3718      	adds	r7, #24
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}
 8008ae2:	bf00      	nop

08008ae4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	370c      	adds	r7, #12
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr

08008afa <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b088      	sub	sp, #32
 8008afe:	af02      	add	r7, sp, #8
 8008b00:	6078      	str	r0, [r7, #4]
 8008b02:	460b      	mov	r3, r1
 8008b04:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b0c:	69db      	ldr	r3, [r3, #28]
 8008b0e:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 8008b10:	2301      	movs	r3, #1
 8008b12:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 8008b14:	2301      	movs	r3, #1
 8008b16:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8008b18:	78fb      	ldrb	r3, [r7, #3]
 8008b1a:	693a      	ldr	r2, [r7, #16]
 8008b1c:	2134      	movs	r1, #52	; 0x34
 8008b1e:	fb01 f303 	mul.w	r3, r1, r3
 8008b22:	4413      	add	r3, r2
 8008b24:	3390      	adds	r3, #144	; 0x90
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	2b07      	cmp	r3, #7
 8008b2a:	d03c      	beq.n	8008ba6 <USBH_MSC_RdWrProcess+0xac>
 8008b2c:	2b07      	cmp	r3, #7
 8008b2e:	f300 80a7 	bgt.w	8008c80 <USBH_MSC_RdWrProcess+0x186>
 8008b32:	2b05      	cmp	r3, #5
 8008b34:	d06c      	beq.n	8008c10 <USBH_MSC_RdWrProcess+0x116>
 8008b36:	2b06      	cmp	r3, #6
 8008b38:	f040 80a2 	bne.w	8008c80 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 8008b3c:	78f9      	ldrb	r1, [r7, #3]
 8008b3e:	2300      	movs	r3, #0
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	2300      	movs	r3, #0
 8008b44:	2200      	movs	r2, #0
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 fea5 	bl	8009896 <USBH_MSC_SCSI_Read>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8008b50:	7bfb      	ldrb	r3, [r7, #15]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d10b      	bne.n	8008b6e <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8008b56:	78fb      	ldrb	r3, [r7, #3]
 8008b58:	693a      	ldr	r2, [r7, #16]
 8008b5a:	2134      	movs	r1, #52	; 0x34
 8008b5c:	fb01 f303 	mul.w	r3, r1, r3
 8008b60:	4413      	add	r3, r2
 8008b62:	3390      	adds	r3, #144	; 0x90
 8008b64:	2201      	movs	r2, #1
 8008b66:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8008b6c:	e08a      	b.n	8008c84 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 8008b6e:	7bfb      	ldrb	r3, [r7, #15]
 8008b70:	2b02      	cmp	r3, #2
 8008b72:	d109      	bne.n	8008b88 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8008b74:	78fb      	ldrb	r3, [r7, #3]
 8008b76:	693a      	ldr	r2, [r7, #16]
 8008b78:	2134      	movs	r1, #52	; 0x34
 8008b7a:	fb01 f303 	mul.w	r3, r1, r3
 8008b7e:	4413      	add	r3, r2
 8008b80:	3390      	adds	r3, #144	; 0x90
 8008b82:	2205      	movs	r2, #5
 8008b84:	701a      	strb	r2, [r3, #0]
      break;
 8008b86:	e07d      	b.n	8008c84 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008b88:	7bfb      	ldrb	r3, [r7, #15]
 8008b8a:	2b04      	cmp	r3, #4
 8008b8c:	d17a      	bne.n	8008c84 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8008b8e:	78fb      	ldrb	r3, [r7, #3]
 8008b90:	693a      	ldr	r2, [r7, #16]
 8008b92:	2134      	movs	r1, #52	; 0x34
 8008b94:	fb01 f303 	mul.w	r3, r1, r3
 8008b98:	4413      	add	r3, r2
 8008b9a:	3390      	adds	r3, #144	; 0x90
 8008b9c:	2208      	movs	r2, #8
 8008b9e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8008ba0:	2302      	movs	r3, #2
 8008ba2:	75fb      	strb	r3, [r7, #23]
      break;
 8008ba4:	e06e      	b.n	8008c84 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 8008ba6:	78f9      	ldrb	r1, [r7, #3]
 8008ba8:	2300      	movs	r3, #0
 8008baa:	9300      	str	r3, [sp, #0]
 8008bac:	2300      	movs	r3, #0
 8008bae:	2200      	movs	r2, #0
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fe05 	bl	80097c0 <USBH_MSC_SCSI_Write>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8008bba:	7bfb      	ldrb	r3, [r7, #15]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10b      	bne.n	8008bd8 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8008bc0:	78fb      	ldrb	r3, [r7, #3]
 8008bc2:	693a      	ldr	r2, [r7, #16]
 8008bc4:	2134      	movs	r1, #52	; 0x34
 8008bc6:	fb01 f303 	mul.w	r3, r1, r3
 8008bca:	4413      	add	r3, r2
 8008bcc:	3390      	adds	r3, #144	; 0x90
 8008bce:	2201      	movs	r2, #1
 8008bd0:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8008bd6:	e057      	b.n	8008c88 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 8008bd8:	7bfb      	ldrb	r3, [r7, #15]
 8008bda:	2b02      	cmp	r3, #2
 8008bdc:	d109      	bne.n	8008bf2 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8008bde:	78fb      	ldrb	r3, [r7, #3]
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	2134      	movs	r1, #52	; 0x34
 8008be4:	fb01 f303 	mul.w	r3, r1, r3
 8008be8:	4413      	add	r3, r2
 8008bea:	3390      	adds	r3, #144	; 0x90
 8008bec:	2205      	movs	r2, #5
 8008bee:	701a      	strb	r2, [r3, #0]
      break;
 8008bf0:	e04a      	b.n	8008c88 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008bf2:	7bfb      	ldrb	r3, [r7, #15]
 8008bf4:	2b04      	cmp	r3, #4
 8008bf6:	d147      	bne.n	8008c88 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8008bf8:	78fb      	ldrb	r3, [r7, #3]
 8008bfa:	693a      	ldr	r2, [r7, #16]
 8008bfc:	2134      	movs	r1, #52	; 0x34
 8008bfe:	fb01 f303 	mul.w	r3, r1, r3
 8008c02:	4413      	add	r3, r2
 8008c04:	3390      	adds	r3, #144	; 0x90
 8008c06:	2208      	movs	r2, #8
 8008c08:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8008c0a:	2302      	movs	r3, #2
 8008c0c:	75fb      	strb	r3, [r7, #23]
      break;
 8008c0e:	e03b      	b.n	8008c88 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8008c10:	78fb      	ldrb	r3, [r7, #3]
 8008c12:	2234      	movs	r2, #52	; 0x34
 8008c14:	fb02 f303 	mul.w	r3, r2, r3
 8008c18:	3398      	adds	r3, #152	; 0x98
 8008c1a:	693a      	ldr	r2, [r7, #16]
 8008c1c:	4413      	add	r3, r2
 8008c1e:	1d1a      	adds	r2, r3, #4
 8008c20:	78fb      	ldrb	r3, [r7, #3]
 8008c22:	4619      	mov	r1, r3
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f000 fd52 	bl	80096ce <USBH_MSC_SCSI_RequestSense>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8008c2e:	7bfb      	ldrb	r3, [r7, #15]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d113      	bne.n	8008c5c <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8008c34:	78fb      	ldrb	r3, [r7, #3]
 8008c36:	693a      	ldr	r2, [r7, #16]
 8008c38:	2134      	movs	r1, #52	; 0x34
 8008c3a:	fb01 f303 	mul.w	r3, r1, r3
 8008c3e:	4413      	add	r3, r2
 8008c40:	3390      	adds	r3, #144	; 0x90
 8008c42:	2201      	movs	r2, #1
 8008c44:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 8008c46:	78fb      	ldrb	r3, [r7, #3]
 8008c48:	693a      	ldr	r2, [r7, #16]
 8008c4a:	2134      	movs	r1, #52	; 0x34
 8008c4c:	fb01 f303 	mul.w	r3, r1, r3
 8008c50:	4413      	add	r3, r2
 8008c52:	3391      	adds	r3, #145	; 0x91
 8008c54:	2202      	movs	r2, #2
 8008c56:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 8008c58:	2302      	movs	r3, #2
 8008c5a:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 8008c5c:	7bfb      	ldrb	r3, [r7, #15]
 8008c5e:	2b02      	cmp	r3, #2
 8008c60:	d014      	beq.n	8008c8c <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008c62:	7bfb      	ldrb	r3, [r7, #15]
 8008c64:	2b04      	cmp	r3, #4
 8008c66:	d111      	bne.n	8008c8c <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8008c68:	78fb      	ldrb	r3, [r7, #3]
 8008c6a:	693a      	ldr	r2, [r7, #16]
 8008c6c:	2134      	movs	r1, #52	; 0x34
 8008c6e:	fb01 f303 	mul.w	r3, r1, r3
 8008c72:	4413      	add	r3, r2
 8008c74:	3390      	adds	r3, #144	; 0x90
 8008c76:	2208      	movs	r2, #8
 8008c78:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8008c7a:	2302      	movs	r3, #2
 8008c7c:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8008c7e:	e005      	b.n	8008c8c <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 8008c80:	bf00      	nop
 8008c82:	e004      	b.n	8008c8e <USBH_MSC_RdWrProcess+0x194>
      break;
 8008c84:	bf00      	nop
 8008c86:	e002      	b.n	8008c8e <USBH_MSC_RdWrProcess+0x194>
      break;
 8008c88:	bf00      	nop
 8008c8a:	e000      	b.n	8008c8e <USBH_MSC_RdWrProcess+0x194>
      break;
 8008c8c:	bf00      	nop

  }
  return error;
 8008c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3718      	adds	r7, #24
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b085      	sub	sp, #20
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008caa:	69db      	ldr	r3, [r3, #28]
 8008cac:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	2b0b      	cmp	r3, #11
 8008cb6:	d10c      	bne.n	8008cd2 <USBH_MSC_UnitIsReady+0x3a>
 8008cb8:	78fb      	ldrb	r3, [r7, #3]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	2134      	movs	r1, #52	; 0x34
 8008cbe:	fb01 f303 	mul.w	r3, r1, r3
 8008cc2:	4413      	add	r3, r2
 8008cc4:	3391      	adds	r3, #145	; 0x91
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d102      	bne.n	8008cd2 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	73fb      	strb	r3, [r7, #15]
 8008cd0:	e001      	b.n	8008cd6 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8008cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3714      	adds	r7, #20
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b086      	sub	sp, #24
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	60f8      	str	r0, [r7, #12]
 8008cec:	460b      	mov	r3, r1
 8008cee:	607a      	str	r2, [r7, #4]
 8008cf0:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cf8:	69db      	ldr	r3, [r3, #28]
 8008cfa:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	781b      	ldrb	r3, [r3, #0]
 8008d00:	b2db      	uxtb	r3, r3
 8008d02:	2b0b      	cmp	r3, #11
 8008d04:	d10d      	bne.n	8008d22 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8008d06:	7afb      	ldrb	r3, [r7, #11]
 8008d08:	2234      	movs	r2, #52	; 0x34
 8008d0a:	fb02 f303 	mul.w	r3, r2, r3
 8008d0e:	3390      	adds	r3, #144	; 0x90
 8008d10:	697a      	ldr	r2, [r7, #20]
 8008d12:	4413      	add	r3, r2
 8008d14:	2234      	movs	r2, #52	; 0x34
 8008d16:	4619      	mov	r1, r3
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f002 fd4d 	bl	800b7b8 <memcpy>
    return USBH_OK;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	e000      	b.n	8008d24 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 8008d22:	2302      	movs	r3, #2
  }
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3718      	adds	r7, #24
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}

08008d2c <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b088      	sub	sp, #32
 8008d30:	af02      	add	r7, sp, #8
 8008d32:	60f8      	str	r0, [r7, #12]
 8008d34:	607a      	str	r2, [r7, #4]
 8008d36:	603b      	str	r3, [r7, #0]
 8008d38:	460b      	mov	r3, r1
 8008d3a:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d42:	69db      	ldr	r3, [r3, #28]
 8008d44:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d00e      	beq.n	8008d70 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	781b      	ldrb	r3, [r3, #0]
 8008d56:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8008d58:	2b0b      	cmp	r3, #11
 8008d5a:	d109      	bne.n	8008d70 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8008d5c:	7afb      	ldrb	r3, [r7, #11]
 8008d5e:	697a      	ldr	r2, [r7, #20]
 8008d60:	2134      	movs	r1, #52	; 0x34
 8008d62:	fb01 f303 	mul.w	r3, r1, r3
 8008d66:	4413      	add	r3, r2
 8008d68:	3390      	adds	r3, #144	; 0x90
 8008d6a:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d001      	beq.n	8008d74 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8008d70:	2302      	movs	r3, #2
 8008d72:	e040      	b.n	8008df6 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	2206      	movs	r2, #6
 8008d78:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8008d7a:	7afb      	ldrb	r3, [r7, #11]
 8008d7c:	697a      	ldr	r2, [r7, #20]
 8008d7e:	2134      	movs	r1, #52	; 0x34
 8008d80:	fb01 f303 	mul.w	r3, r1, r3
 8008d84:	4413      	add	r3, r2
 8008d86:	3390      	adds	r3, #144	; 0x90
 8008d88:	2206      	movs	r2, #6
 8008d8a:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8008d8c:	7afb      	ldrb	r3, [r7, #11]
 8008d8e:	b29a      	uxth	r2, r3
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 8008d96:	7af9      	ldrb	r1, [r7, #11]
 8008d98:	6a3b      	ldr	r3, [r7, #32]
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	687a      	ldr	r2, [r7, #4]
 8008da0:	68f8      	ldr	r0, [r7, #12]
 8008da2:	f000 fd78 	bl	8009896 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008dac:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8008dae:	e016      	b.n	8008dde <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	1ad2      	subs	r2, r2, r3
 8008dba:	6a3b      	ldr	r3, [r7, #32]
 8008dbc:	f242 7110 	movw	r1, #10000	; 0x2710
 8008dc0:	fb01 f303 	mul.w	r3, r1, r3
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d805      	bhi.n	8008dd4 <USBH_MSC_Read+0xa8>
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008dce:	b2db      	uxtb	r3, r3
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d104      	bne.n	8008dde <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8008dda:	2302      	movs	r3, #2
 8008ddc:	e00b      	b.n	8008df6 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8008dde:	7afb      	ldrb	r3, [r7, #11]
 8008de0:	4619      	mov	r1, r3
 8008de2:	68f8      	ldr	r0, [r7, #12]
 8008de4:	f7ff fe89 	bl	8008afa <USBH_MSC_RdWrProcess>
 8008de8:	4603      	mov	r3, r0
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d0e0      	beq.n	8008db0 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	2201      	movs	r2, #1
 8008df2:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 8008df4:	2300      	movs	r3, #0
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3718      	adds	r7, #24
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b088      	sub	sp, #32
 8008e02:	af02      	add	r7, sp, #8
 8008e04:	60f8      	str	r0, [r7, #12]
 8008e06:	607a      	str	r2, [r7, #4]
 8008e08:	603b      	str	r3, [r7, #0]
 8008e0a:	460b      	mov	r3, r1
 8008e0c:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e14:	69db      	ldr	r3, [r3, #28]
 8008e16:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008e1e:	b2db      	uxtb	r3, r3
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d00e      	beq.n	8008e42 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8008e2a:	2b0b      	cmp	r3, #11
 8008e2c:	d109      	bne.n	8008e42 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8008e2e:	7afb      	ldrb	r3, [r7, #11]
 8008e30:	697a      	ldr	r2, [r7, #20]
 8008e32:	2134      	movs	r1, #52	; 0x34
 8008e34:	fb01 f303 	mul.w	r3, r1, r3
 8008e38:	4413      	add	r3, r2
 8008e3a:	3390      	adds	r3, #144	; 0x90
 8008e3c:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d001      	beq.n	8008e46 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 8008e42:	2302      	movs	r3, #2
 8008e44:	e040      	b.n	8008ec8 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	2207      	movs	r2, #7
 8008e4a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8008e4c:	7afb      	ldrb	r3, [r7, #11]
 8008e4e:	697a      	ldr	r2, [r7, #20]
 8008e50:	2134      	movs	r1, #52	; 0x34
 8008e52:	fb01 f303 	mul.w	r3, r1, r3
 8008e56:	4413      	add	r3, r2
 8008e58:	3390      	adds	r3, #144	; 0x90
 8008e5a:	2207      	movs	r2, #7
 8008e5c:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8008e5e:	7afb      	ldrb	r3, [r7, #11]
 8008e60:	b29a      	uxth	r2, r3
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8008e68:	7af9      	ldrb	r1, [r7, #11]
 8008e6a:	6a3b      	ldr	r3, [r7, #32]
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	68f8      	ldr	r0, [r7, #12]
 8008e74:	f000 fca4 	bl	80097c0 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008e7e:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8008e80:	e016      	b.n	8008eb0 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	1ad2      	subs	r2, r2, r3
 8008e8c:	6a3b      	ldr	r3, [r7, #32]
 8008e8e:	f242 7110 	movw	r1, #10000	; 0x2710
 8008e92:	fb01 f303 	mul.w	r3, r1, r3
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d805      	bhi.n	8008ea6 <USBH_MSC_Write+0xa8>
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d104      	bne.n	8008eb0 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8008eac:	2302      	movs	r3, #2
 8008eae:	e00b      	b.n	8008ec8 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8008eb0:	7afb      	ldrb	r3, [r7, #11]
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f7ff fe20 	bl	8008afa <USBH_MSC_RdWrProcess>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d0e0      	beq.n	8008e82 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3718      	adds	r7, #24
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2221      	movs	r2, #33	; 0x21
 8008edc:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	22ff      	movs	r2, #255	; 0xff
 8008ee2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	2100      	movs	r1, #0
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f001 fdab 	bl	800aa56 <USBH_CtlReq>
 8008f00:	4603      	mov	r3, r0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3708      	adds	r7, #8
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b082      	sub	sp, #8
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
 8008f12:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	22a1      	movs	r2, #161	; 0xa1
 8008f18:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	22fe      	movs	r2, #254	; 0xfe
 8008f1e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2201      	movs	r2, #1
 8008f30:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 8008f32:	2201      	movs	r2, #1
 8008f34:	6839      	ldr	r1, [r7, #0]
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f001 fd8d 	bl	800aa56 <USBH_CtlReq>
 8008f3c:	4603      	mov	r3, r0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3708      	adds	r7, #8
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
	...

08008f48 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f56:	69db      	ldr	r3, [r3, #28]
 8008f58:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	4a09      	ldr	r2, [pc, #36]	; (8008f84 <USBH_MSC_BOT_Init+0x3c>)
 8008f5e:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	4a09      	ldr	r2, [pc, #36]	; (8008f88 <USBH_MSC_BOT_Init+0x40>)
 8008f64:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2201      	movs	r2, #1
 8008f72:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3714      	adds	r7, #20
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr
 8008f84:	43425355 	.word	0x43425355
 8008f88:	20304050 	.word	0x20304050

08008f8c <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b088      	sub	sp, #32
 8008f90:	af02      	add	r7, sp, #8
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	460b      	mov	r3, r1
 8008f96:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008fae:	69db      	ldr	r3, [r3, #28]
 8008fb0:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	2b0a      	cmp	r3, #10
 8008fc0:	f200 819e 	bhi.w	8009300 <USBH_MSC_BOT_Process+0x374>
 8008fc4:	a201      	add	r2, pc, #4	; (adr r2, 8008fcc <USBH_MSC_BOT_Process+0x40>)
 8008fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fca:	bf00      	nop
 8008fcc:	08008ff9 	.word	0x08008ff9
 8008fd0:	08009021 	.word	0x08009021
 8008fd4:	0800908b 	.word	0x0800908b
 8008fd8:	080090a9 	.word	0x080090a9
 8008fdc:	0800912d 	.word	0x0800912d
 8008fe0:	0800914f 	.word	0x0800914f
 8008fe4:	080091e7 	.word	0x080091e7
 8008fe8:	08009203 	.word	0x08009203
 8008fec:	08009255 	.word	0x08009255
 8008ff0:	08009285 	.word	0x08009285
 8008ff4:	080092e7 	.word	0x080092e7
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	78fa      	ldrb	r2, [r7, #3]
 8008ffc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	2202      	movs	r2, #2
 8009004:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	795b      	ldrb	r3, [r3, #5]
 8009012:	2201      	movs	r2, #1
 8009014:	9200      	str	r2, [sp, #0]
 8009016:	221f      	movs	r2, #31
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f001 ff2a 	bl	800ae72 <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800901e:	e17e      	b.n	800931e <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	795b      	ldrb	r3, [r3, #5]
 8009024:	4619      	mov	r1, r3
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f002 faae 	bl	800b588 <USBH_LL_GetURBState>
 800902c:	4603      	mov	r3, r0
 800902e:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009030:	7d3b      	ldrb	r3, [r7, #20]
 8009032:	2b01      	cmp	r3, #1
 8009034:	d118      	bne.n	8009068 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800903a:	2b00      	cmp	r3, #0
 800903c:	d00f      	beq.n	800905e <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8009044:	b25b      	sxtb	r3, r3
 8009046:	2b00      	cmp	r3, #0
 8009048:	da04      	bge.n	8009054 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	2203      	movs	r2, #3
 800904e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8009052:	e157      	b.n	8009304 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	2205      	movs	r2, #5
 8009058:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800905c:	e152      	b.n	8009304 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	2207      	movs	r2, #7
 8009062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009066:	e14d      	b.n	8009304 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009068:	7d3b      	ldrb	r3, [r7, #20]
 800906a:	2b02      	cmp	r3, #2
 800906c:	d104      	bne.n	8009078 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	2201      	movs	r2, #1
 8009072:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009076:	e145      	b.n	8009304 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 8009078:	7d3b      	ldrb	r3, [r7, #20]
 800907a:	2b05      	cmp	r3, #5
 800907c:	f040 8142 	bne.w	8009304 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	220a      	movs	r2, #10
 8009084:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009088:	e13c      	b.n	8009304 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	895a      	ldrh	r2, [r3, #10]
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	791b      	ldrb	r3, [r3, #4]
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f001 ff0f 	bl	800aebc <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	2204      	movs	r2, #4
 80090a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 80090a6:	e13a      	b.n	800931e <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	791b      	ldrb	r3, [r3, #4]
 80090ac:	4619      	mov	r1, r3
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f002 fa6a 	bl	800b588 <USBH_LL_GetURBState>
 80090b4:	4603      	mov	r3, r0
 80090b6:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80090b8:	7d3b      	ldrb	r3, [r7, #20]
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d12d      	bne.n	800911a <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090c2:	693a      	ldr	r2, [r7, #16]
 80090c4:	8952      	ldrh	r2, [r2, #10]
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d910      	bls.n	80090ec <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090d0:	693a      	ldr	r2, [r7, #16]
 80090d2:	8952      	ldrh	r2, [r2, #10]
 80090d4:	441a      	add	r2, r3
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090e0:	693a      	ldr	r2, [r7, #16]
 80090e2:	8952      	ldrh	r2, [r2, #10]
 80090e4:	1a9a      	subs	r2, r3, r2
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	65da      	str	r2, [r3, #92]	; 0x5c
 80090ea:	e002      	b.n	80090f2 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	2200      	movs	r2, #0
 80090f0:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00a      	beq.n	8009110 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	895a      	ldrh	r2, [r3, #10]
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	791b      	ldrb	r3, [r3, #4]
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f001 fed7 	bl	800aebc <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800910e:	e0fb      	b.n	8009308 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	2207      	movs	r2, #7
 8009114:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009118:	e0f6      	b.n	8009308 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800911a:	7d3b      	ldrb	r3, [r7, #20]
 800911c:	2b05      	cmp	r3, #5
 800911e:	f040 80f3 	bne.w	8009308 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	2209      	movs	r2, #9
 8009126:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800912a:	e0ed      	b.n	8009308 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	891a      	ldrh	r2, [r3, #8]
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	795b      	ldrb	r3, [r3, #5]
 800913a:	2001      	movs	r0, #1
 800913c:	9000      	str	r0, [sp, #0]
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f001 fe97 	bl	800ae72 <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	2206      	movs	r2, #6
 8009148:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800914c:	e0e7      	b.n	800931e <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	795b      	ldrb	r3, [r3, #5]
 8009152:	4619      	mov	r1, r3
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f002 fa17 	bl	800b588 <USBH_LL_GetURBState>
 800915a:	4603      	mov	r3, r0
 800915c:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800915e:	7d3b      	ldrb	r3, [r7, #20]
 8009160:	2b01      	cmp	r3, #1
 8009162:	d12f      	bne.n	80091c4 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009168:	693a      	ldr	r2, [r7, #16]
 800916a:	8912      	ldrh	r2, [r2, #8]
 800916c:	4293      	cmp	r3, r2
 800916e:	d910      	bls.n	8009192 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009176:	693a      	ldr	r2, [r7, #16]
 8009178:	8912      	ldrh	r2, [r2, #8]
 800917a:	441a      	add	r2, r3
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009186:	693a      	ldr	r2, [r7, #16]
 8009188:	8912      	ldrh	r2, [r2, #8]
 800918a:	1a9a      	subs	r2, r3, r2
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	65da      	str	r2, [r3, #92]	; 0x5c
 8009190:	e002      	b.n	8009198 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	2200      	movs	r2, #0
 8009196:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800919c:	2b00      	cmp	r3, #0
 800919e:	d00c      	beq.n	80091ba <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 80091a0:	693b      	ldr	r3, [r7, #16]
 80091a2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	891a      	ldrh	r2, [r3, #8]
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	795b      	ldrb	r3, [r3, #5]
 80091ae:	2001      	movs	r0, #1
 80091b0:	9000      	str	r0, [sp, #0]
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f001 fe5d 	bl	800ae72 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 80091b8:	e0a8      	b.n	800930c <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	2207      	movs	r2, #7
 80091be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80091c2:	e0a3      	b.n	800930c <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 80091c4:	7d3b      	ldrb	r3, [r7, #20]
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	d104      	bne.n	80091d4 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	2205      	movs	r2, #5
 80091ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80091d2:	e09b      	b.n	800930c <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 80091d4:	7d3b      	ldrb	r3, [r7, #20]
 80091d6:	2b05      	cmp	r3, #5
 80091d8:	f040 8098 	bne.w	800930c <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	220a      	movs	r2, #10
 80091e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80091e4:	e092      	b.n	800930c <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	f103 0178 	add.w	r1, r3, #120	; 0x78
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	791b      	ldrb	r3, [r3, #4]
 80091f0:	220d      	movs	r2, #13
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f001 fe62 	bl	800aebc <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	2208      	movs	r2, #8
 80091fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009200:	e08d      	b.n	800931e <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	791b      	ldrb	r3, [r3, #4]
 8009206:	4619      	mov	r1, r3
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f002 f9bd 	bl	800b588 <USBH_LL_GetURBState>
 800920e:	4603      	mov	r3, r0
 8009210:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 8009212:	7d3b      	ldrb	r3, [r7, #20]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d115      	bne.n	8009244 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	2201      	movs	r2, #1
 800921c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	2201      	movs	r2, #1
 8009224:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f000 f8a9 	bl	8009380 <USBH_MSC_DecodeCSW>
 800922e:	4603      	mov	r3, r0
 8009230:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 8009232:	7d7b      	ldrb	r3, [r7, #21]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d102      	bne.n	800923e <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 8009238:	2300      	movs	r3, #0
 800923a:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800923c:	e068      	b.n	8009310 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800923e:	2302      	movs	r3, #2
 8009240:	75fb      	strb	r3, [r7, #23]
      break;
 8009242:	e065      	b.n	8009310 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 8009244:	7d3b      	ldrb	r3, [r7, #20]
 8009246:	2b05      	cmp	r3, #5
 8009248:	d162      	bne.n	8009310 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	2209      	movs	r2, #9
 800924e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009252:	e05d      	b.n	8009310 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 8009254:	78fb      	ldrb	r3, [r7, #3]
 8009256:	2200      	movs	r2, #0
 8009258:	4619      	mov	r1, r3
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 f864 	bl	8009328 <USBH_MSC_BOT_Abort>
 8009260:	4603      	mov	r3, r0
 8009262:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8009264:	7dbb      	ldrb	r3, [r7, #22]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d104      	bne.n	8009274 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	2207      	movs	r2, #7
 800926e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 8009272:	e04f      	b.n	8009314 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 8009274:	7dbb      	ldrb	r3, [r7, #22]
 8009276:	2b04      	cmp	r3, #4
 8009278:	d14c      	bne.n	8009314 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	220b      	movs	r2, #11
 800927e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009282:	e047      	b.n	8009314 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 8009284:	78fb      	ldrb	r3, [r7, #3]
 8009286:	2201      	movs	r2, #1
 8009288:	4619      	mov	r1, r3
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 f84c 	bl	8009328 <USBH_MSC_BOT_Abort>
 8009290:	4603      	mov	r3, r0
 8009292:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8009294:	7dbb      	ldrb	r3, [r7, #22]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d11d      	bne.n	80092d6 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	795b      	ldrb	r3, [r3, #5]
 800929e:	4619      	mov	r1, r3
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f002 f9cb 	bl	800b63c <USBH_LL_GetToggle>
 80092a6:	4603      	mov	r3, r0
 80092a8:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	7959      	ldrb	r1, [r3, #5]
 80092ae:	7bfb      	ldrb	r3, [r7, #15]
 80092b0:	f1c3 0301 	rsb	r3, r3, #1
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	461a      	mov	r2, r3
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f002 f98f 	bl	800b5dc <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	791b      	ldrb	r3, [r3, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	4619      	mov	r1, r3
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f002 f988 	bl	800b5dc <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	2209      	movs	r2, #9
 80092d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 80092d4:	e020      	b.n	8009318 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 80092d6:	7dbb      	ldrb	r3, [r7, #22]
 80092d8:	2b04      	cmp	r3, #4
 80092da:	d11d      	bne.n	8009318 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	220b      	movs	r2, #11
 80092e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80092e4:	e018      	b.n	8009318 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f7ff fdf2 	bl	8008ed0 <USBH_MSC_BOT_REQ_Reset>
 80092ec:	4603      	mov	r3, r0
 80092ee:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 80092f0:	7dfb      	ldrb	r3, [r7, #23]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d112      	bne.n	800931c <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	2201      	movs	r2, #1
 80092fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 80092fe:	e00d      	b.n	800931c <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 8009300:	bf00      	nop
 8009302:	e00c      	b.n	800931e <USBH_MSC_BOT_Process+0x392>
      break;
 8009304:	bf00      	nop
 8009306:	e00a      	b.n	800931e <USBH_MSC_BOT_Process+0x392>
      break;
 8009308:	bf00      	nop
 800930a:	e008      	b.n	800931e <USBH_MSC_BOT_Process+0x392>
      break;
 800930c:	bf00      	nop
 800930e:	e006      	b.n	800931e <USBH_MSC_BOT_Process+0x392>
      break;
 8009310:	bf00      	nop
 8009312:	e004      	b.n	800931e <USBH_MSC_BOT_Process+0x392>
      break;
 8009314:	bf00      	nop
 8009316:	e002      	b.n	800931e <USBH_MSC_BOT_Process+0x392>
      break;
 8009318:	bf00      	nop
 800931a:	e000      	b.n	800931e <USBH_MSC_BOT_Process+0x392>
      break;
 800931c:	bf00      	nop
  }
  return status;
 800931e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009320:	4618      	mov	r0, r3
 8009322:	3718      	adds	r7, #24
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}

08009328 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b084      	sub	sp, #16
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
 8009330:	460b      	mov	r3, r1
 8009332:	70fb      	strb	r3, [r7, #3]
 8009334:	4613      	mov	r3, r2
 8009336:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8009338:	2302      	movs	r3, #2
 800933a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009342:	69db      	ldr	r3, [r3, #28]
 8009344:	60bb      	str	r3, [r7, #8]

  switch (dir)
 8009346:	78bb      	ldrb	r3, [r7, #2]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d002      	beq.n	8009352 <USBH_MSC_BOT_Abort+0x2a>
 800934c:	2b01      	cmp	r3, #1
 800934e:	d009      	beq.n	8009364 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8009350:	e011      	b.n	8009376 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	79db      	ldrb	r3, [r3, #7]
 8009356:	4619      	mov	r1, r3
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f001 f99c 	bl	800a696 <USBH_ClrFeature>
 800935e:	4603      	mov	r3, r0
 8009360:	73fb      	strb	r3, [r7, #15]
      break;
 8009362:	e008      	b.n	8009376 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	799b      	ldrb	r3, [r3, #6]
 8009368:	4619      	mov	r1, r3
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f001 f993 	bl	800a696 <USBH_ClrFeature>
 8009370:	4603      	mov	r3, r0
 8009372:	73fb      	strb	r3, [r7, #15]
      break;
 8009374:	bf00      	nop
  }
  return status;
 8009376:	7bfb      	ldrb	r3, [r7, #15]
}
 8009378:	4618      	mov	r0, r3
 800937a:	3710      	adds	r7, #16
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b084      	sub	sp, #16
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800938e:	69db      	ldr	r3, [r3, #28]
 8009390:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8009392:	2301      	movs	r3, #1
 8009394:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	791b      	ldrb	r3, [r3, #4]
 800939a:	4619      	mov	r1, r3
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f002 f861 	bl	800b464 <USBH_LL_GetLastXferSize>
 80093a2:	4603      	mov	r3, r0
 80093a4:	2b0d      	cmp	r3, #13
 80093a6:	d002      	beq.n	80093ae <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 80093a8:	2302      	movs	r3, #2
 80093aa:	73fb      	strb	r3, [r7, #15]
 80093ac:	e024      	b.n	80093f8 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80093b2:	4a14      	ldr	r2, [pc, #80]	; (8009404 <USBH_MSC_DecodeCSW+0x84>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d11d      	bne.n	80093f4 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d119      	bne.n	80093f8 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d102      	bne.n	80093d4 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 80093ce:	2300      	movs	r3, #0
 80093d0:	73fb      	strb	r3, [r7, #15]
 80093d2:	e011      	b.n	80093f8 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d102      	bne.n	80093e4 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 80093de:	2301      	movs	r3, #1
 80093e0:	73fb      	strb	r3, [r7, #15]
 80093e2:	e009      	b.n	80093f8 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	d104      	bne.n	80093f8 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 80093ee:	2302      	movs	r3, #2
 80093f0:	73fb      	strb	r3, [r7, #15]
 80093f2:	e001      	b.n	80093f8 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 80093f4:	2302      	movs	r3, #2
 80093f6:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3710      	adds	r7, #16
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}
 8009402:	bf00      	nop
 8009404:	53425355 	.word	0x53425355

08009408 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b084      	sub	sp, #16
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
 8009410:	460b      	mov	r3, r1
 8009412:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009414:	2302      	movs	r3, #2
 8009416:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800941e:	69db      	ldr	r3, [r3, #28]
 8009420:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009428:	2b01      	cmp	r3, #1
 800942a:	d002      	beq.n	8009432 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800942c:	2b02      	cmp	r3, #2
 800942e:	d021      	beq.n	8009474 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8009430:	e028      	b.n	8009484 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	2200      	movs	r2, #0
 8009436:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	2200      	movs	r2, #0
 800943c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	220a      	movs	r2, #10
 8009444:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	3363      	adds	r3, #99	; 0x63
 800944c:	2210      	movs	r2, #16
 800944e:	2100      	movs	r1, #0
 8009450:	4618      	mov	r0, r3
 8009452:	f002 f9bf 	bl	800b7d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	2200      	movs	r2, #0
 800945a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	2201      	movs	r2, #1
 8009462:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	2202      	movs	r2, #2
 800946a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800946e:	2301      	movs	r3, #1
 8009470:	73fb      	strb	r3, [r7, #15]
      break;
 8009472:	e007      	b.n	8009484 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009474:	78fb      	ldrb	r3, [r7, #3]
 8009476:	4619      	mov	r1, r3
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f7ff fd87 	bl	8008f8c <USBH_MSC_BOT_Process>
 800947e:	4603      	mov	r3, r0
 8009480:	73fb      	strb	r3, [r7, #15]
      break;
 8009482:	bf00      	nop
  }

  return error;
 8009484:	7bfb      	ldrb	r3, [r7, #15]
}
 8009486:	4618      	mov	r0, r3
 8009488:	3710      	adds	r7, #16
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}

0800948e <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800948e:	b580      	push	{r7, lr}
 8009490:	b086      	sub	sp, #24
 8009492:	af00      	add	r7, sp, #0
 8009494:	60f8      	str	r0, [r7, #12]
 8009496:	460b      	mov	r3, r1
 8009498:	607a      	str	r2, [r7, #4]
 800949a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800949c:	2301      	movs	r3, #1
 800949e:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80094a6:	69db      	ldr	r3, [r3, #28]
 80094a8:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d002      	beq.n	80094ba <USBH_MSC_SCSI_ReadCapacity+0x2c>
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d027      	beq.n	8009508 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 80094b8:	e05f      	b.n	800957a <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	2208      	movs	r2, #8
 80094be:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	2280      	movs	r2, #128	; 0x80
 80094c4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	220a      	movs	r2, #10
 80094cc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	3363      	adds	r3, #99	; 0x63
 80094d4:	2210      	movs	r2, #16
 80094d6:	2100      	movs	r1, #0
 80094d8:	4618      	mov	r0, r3
 80094da:	f002 f97b 	bl	800b7d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	2225      	movs	r2, #37	; 0x25
 80094e2:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	2201      	movs	r2, #1
 80094ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	2202      	movs	r2, #2
 80094f2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	f103 0210 	add.w	r2, r3, #16
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009502:	2301      	movs	r3, #1
 8009504:	75fb      	strb	r3, [r7, #23]
      break;
 8009506:	e038      	b.n	800957a <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009508:	7afb      	ldrb	r3, [r7, #11]
 800950a:	4619      	mov	r1, r3
 800950c:	68f8      	ldr	r0, [r7, #12]
 800950e:	f7ff fd3d 	bl	8008f8c <USBH_MSC_BOT_Process>
 8009512:	4603      	mov	r3, r0
 8009514:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009516:	7dfb      	ldrb	r3, [r7, #23]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d12d      	bne.n	8009578 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009522:	3303      	adds	r3, #3
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	461a      	mov	r2, r3
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800952e:	3302      	adds	r3, #2
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	021b      	lsls	r3, r3, #8
 8009534:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800953c:	3301      	adds	r3, #1
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009542:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009544:	693b      	ldr	r3, [r7, #16]
 8009546:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	061b      	lsls	r3, r3, #24
 800954e:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800955a:	3307      	adds	r3, #7
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	b29a      	uxth	r2, r3
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009566:	3306      	adds	r3, #6
 8009568:	781b      	ldrb	r3, [r3, #0]
 800956a:	b29b      	uxth	r3, r3
 800956c:	021b      	lsls	r3, r3, #8
 800956e:	b29b      	uxth	r3, r3
 8009570:	4313      	orrs	r3, r2
 8009572:	b29a      	uxth	r2, r3
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	809a      	strh	r2, [r3, #4]
      break;
 8009578:	bf00      	nop
  }

  return error;
 800957a:	7dfb      	ldrb	r3, [r7, #23]
}
 800957c:	4618      	mov	r0, r3
 800957e:	3718      	adds	r7, #24
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b086      	sub	sp, #24
 8009588:	af00      	add	r7, sp, #0
 800958a:	60f8      	str	r0, [r7, #12]
 800958c:	460b      	mov	r3, r1
 800958e:	607a      	str	r2, [r7, #4]
 8009590:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8009592:	2302      	movs	r3, #2
 8009594:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800959c:	69db      	ldr	r3, [r3, #28]
 800959e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d002      	beq.n	80095b0 <USBH_MSC_SCSI_Inquiry+0x2c>
 80095aa:	2b02      	cmp	r3, #2
 80095ac:	d03d      	beq.n	800962a <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 80095ae:	e089      	b.n	80096c4 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	2224      	movs	r2, #36	; 0x24
 80095b4:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	2280      	movs	r2, #128	; 0x80
 80095ba:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	220a      	movs	r2, #10
 80095c2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	3363      	adds	r3, #99	; 0x63
 80095ca:	220a      	movs	r2, #10
 80095cc:	2100      	movs	r1, #0
 80095ce:	4618      	mov	r0, r3
 80095d0:	f002 f900 	bl	800b7d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	2212      	movs	r2, #18
 80095d8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 80095dc:	7afb      	ldrb	r3, [r7, #11]
 80095de:	015b      	lsls	r3, r3, #5
 80095e0:	b2da      	uxtb	r2, r3
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	2200      	movs	r2, #0
 80095ec:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	2200      	movs	r2, #0
 80095f4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	2224      	movs	r2, #36	; 0x24
 80095fc:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	2200      	movs	r2, #0
 8009604:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009608:	693b      	ldr	r3, [r7, #16]
 800960a:	2201      	movs	r2, #1
 800960c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	2202      	movs	r2, #2
 8009614:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	f103 0210 	add.w	r2, r3, #16
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009624:	2301      	movs	r3, #1
 8009626:	75fb      	strb	r3, [r7, #23]
      break;
 8009628:	e04c      	b.n	80096c4 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800962a:	7afb      	ldrb	r3, [r7, #11]
 800962c:	4619      	mov	r1, r3
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f7ff fcac 	bl	8008f8c <USBH_MSC_BOT_Process>
 8009634:	4603      	mov	r3, r0
 8009636:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009638:	7dfb      	ldrb	r3, [r7, #23]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d141      	bne.n	80096c2 <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800963e:	2222      	movs	r2, #34	; 0x22
 8009640:	2100      	movs	r1, #0
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f002 f8c6 	bl	800b7d4 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800964e:	781b      	ldrb	r3, [r3, #0]
 8009650:	f003 031f 	and.w	r3, r3, #31
 8009654:	b2da      	uxtb	r2, r3
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	095b      	lsrs	r3, r3, #5
 8009664:	b2da      	uxtb	r2, r3
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009670:	3301      	adds	r3, #1
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	b25b      	sxtb	r3, r3
 8009676:	2b00      	cmp	r3, #0
 8009678:	da03      	bge.n	8009682 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	709a      	strb	r2, [r3, #2]
 8009680:	e002      	b.n	8009688 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	1cd8      	adds	r0, r3, #3
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009692:	3308      	adds	r3, #8
 8009694:	2208      	movs	r2, #8
 8009696:	4619      	mov	r1, r3
 8009698:	f002 f88e 	bl	800b7b8 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f103 000c 	add.w	r0, r3, #12
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096a8:	3310      	adds	r3, #16
 80096aa:	2210      	movs	r2, #16
 80096ac:	4619      	mov	r1, r3
 80096ae:	f002 f883 	bl	800b7b8 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	331d      	adds	r3, #29
 80096b6:	693a      	ldr	r2, [r7, #16]
 80096b8:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80096bc:	3220      	adds	r2, #32
 80096be:	6812      	ldr	r2, [r2, #0]
 80096c0:	601a      	str	r2, [r3, #0]
      break;
 80096c2:	bf00      	nop
  }

  return error;
 80096c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3718      	adds	r7, #24
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b086      	sub	sp, #24
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	60f8      	str	r0, [r7, #12]
 80096d6:	460b      	mov	r3, r1
 80096d8:	607a      	str	r2, [r7, #4]
 80096da:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80096dc:	2302      	movs	r3, #2
 80096de:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80096e6:	69db      	ldr	r3, [r3, #28]
 80096e8:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d002      	beq.n	80096fa <USBH_MSC_SCSI_RequestSense+0x2c>
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d03d      	beq.n	8009774 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 80096f8:	e05d      	b.n	80097b6 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	220e      	movs	r2, #14
 80096fe:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	2280      	movs	r2, #128	; 0x80
 8009704:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	220a      	movs	r2, #10
 800970c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	3363      	adds	r3, #99	; 0x63
 8009714:	2210      	movs	r2, #16
 8009716:	2100      	movs	r1, #0
 8009718:	4618      	mov	r0, r3
 800971a:	f002 f85b 	bl	800b7d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	2203      	movs	r2, #3
 8009722:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8009726:	7afb      	ldrb	r3, [r7, #11]
 8009728:	015b      	lsls	r3, r3, #5
 800972a:	b2da      	uxtb	r2, r3
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	2200      	movs	r2, #0
 8009736:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	2200      	movs	r2, #0
 800973e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	220e      	movs	r2, #14
 8009746:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	2200      	movs	r2, #0
 800974e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	2201      	movs	r2, #1
 8009756:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800975a:	693b      	ldr	r3, [r7, #16]
 800975c:	2202      	movs	r2, #2
 800975e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	f103 0210 	add.w	r2, r3, #16
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800976e:	2301      	movs	r3, #1
 8009770:	75fb      	strb	r3, [r7, #23]
      break;
 8009772:	e020      	b.n	80097b6 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009774:	7afb      	ldrb	r3, [r7, #11]
 8009776:	4619      	mov	r1, r3
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f7ff fc07 	bl	8008f8c <USBH_MSC_BOT_Process>
 800977e:	4603      	mov	r3, r0
 8009780:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009782:	7dfb      	ldrb	r3, [r7, #23]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d115      	bne.n	80097b4 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800978e:	3302      	adds	r3, #2
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	f003 030f 	and.w	r3, r3, #15
 8009796:	b2da      	uxtb	r2, r3
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097a2:	7b1a      	ldrb	r2, [r3, #12]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097ae:	7b5a      	ldrb	r2, [r3, #13]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	709a      	strb	r2, [r3, #2]
      break;
 80097b4:	bf00      	nop
  }

  return error;
 80097b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3718      	adds	r7, #24
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b086      	sub	sp, #24
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	607a      	str	r2, [r7, #4]
 80097ca:	603b      	str	r3, [r7, #0]
 80097cc:	460b      	mov	r3, r1
 80097ce:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80097d0:	2302      	movs	r3, #2
 80097d2:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80097da:	69db      	ldr	r3, [r3, #28]
 80097dc:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d002      	beq.n	80097ee <USBH_MSC_SCSI_Write+0x2e>
 80097e8:	2b02      	cmp	r3, #2
 80097ea:	d047      	beq.n	800987c <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 80097ec:	e04e      	b.n	800988c <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 80097f4:	461a      	mov	r2, r3
 80097f6:	6a3b      	ldr	r3, [r7, #32]
 80097f8:	fb03 f202 	mul.w	r2, r3, r2
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	220a      	movs	r2, #10
 800980c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	3363      	adds	r3, #99	; 0x63
 8009814:	2210      	movs	r2, #16
 8009816:	2100      	movs	r1, #0
 8009818:	4618      	mov	r0, r3
 800981a:	f001 ffdb 	bl	800b7d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	222a      	movs	r2, #42	; 0x2a
 8009822:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8009826:	79fa      	ldrb	r2, [r7, #7]
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800982e:	79ba      	ldrb	r2, [r7, #6]
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8009836:	797a      	ldrb	r2, [r7, #5]
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800983e:	1d3b      	adds	r3, r7, #4
 8009840:	781a      	ldrb	r2, [r3, #0]
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8009848:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8009852:	f107 0320 	add.w	r3, r7, #32
 8009856:	781a      	ldrb	r2, [r3, #0]
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	2201      	movs	r2, #1
 8009862:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	2202      	movs	r2, #2
 800986a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	683a      	ldr	r2, [r7, #0]
 8009872:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009876:	2301      	movs	r3, #1
 8009878:	75fb      	strb	r3, [r7, #23]
      break;
 800987a:	e007      	b.n	800988c <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800987c:	7afb      	ldrb	r3, [r7, #11]
 800987e:	4619      	mov	r1, r3
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	f7ff fb83 	bl	8008f8c <USBH_MSC_BOT_Process>
 8009886:	4603      	mov	r3, r0
 8009888:	75fb      	strb	r3, [r7, #23]
      break;
 800988a:	bf00      	nop
  }

  return error;
 800988c:	7dfb      	ldrb	r3, [r7, #23]
}
 800988e:	4618      	mov	r0, r3
 8009890:	3718      	adds	r7, #24
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b086      	sub	sp, #24
 800989a:	af00      	add	r7, sp, #0
 800989c:	60f8      	str	r0, [r7, #12]
 800989e:	607a      	str	r2, [r7, #4]
 80098a0:	603b      	str	r3, [r7, #0]
 80098a2:	460b      	mov	r3, r1
 80098a4:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80098a6:	2302      	movs	r3, #2
 80098a8:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098b0:	69db      	ldr	r3, [r3, #28]
 80098b2:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80098ba:	2b01      	cmp	r3, #1
 80098bc:	d002      	beq.n	80098c4 <USBH_MSC_SCSI_Read+0x2e>
 80098be:	2b02      	cmp	r3, #2
 80098c0:	d047      	beq.n	8009952 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 80098c2:	e04e      	b.n	8009962 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 80098ca:	461a      	mov	r2, r3
 80098cc:	6a3b      	ldr	r3, [r7, #32]
 80098ce:	fb03 f202 	mul.w	r2, r3, r2
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	2280      	movs	r2, #128	; 0x80
 80098da:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80098de:	693b      	ldr	r3, [r7, #16]
 80098e0:	220a      	movs	r2, #10
 80098e2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	3363      	adds	r3, #99	; 0x63
 80098ea:	2210      	movs	r2, #16
 80098ec:	2100      	movs	r1, #0
 80098ee:	4618      	mov	r0, r3
 80098f0:	f001 ff70 	bl	800b7d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	2228      	movs	r2, #40	; 0x28
 80098f8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 80098fc:	79fa      	ldrb	r2, [r7, #7]
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8009904:	79ba      	ldrb	r2, [r7, #6]
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800990c:	797a      	ldrb	r2, [r7, #5]
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8009914:	1d3b      	adds	r3, r7, #4
 8009916:	781a      	ldrb	r2, [r3, #0]
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800991e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8009928:	f107 0320 	add.w	r3, r7, #32
 800992c:	781a      	ldrb	r2, [r3, #0]
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	2201      	movs	r2, #1
 8009938:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	2202      	movs	r2, #2
 8009940:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	683a      	ldr	r2, [r7, #0]
 8009948:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800994c:	2301      	movs	r3, #1
 800994e:	75fb      	strb	r3, [r7, #23]
      break;
 8009950:	e007      	b.n	8009962 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009952:	7afb      	ldrb	r3, [r7, #11]
 8009954:	4619      	mov	r1, r3
 8009956:	68f8      	ldr	r0, [r7, #12]
 8009958:	f7ff fb18 	bl	8008f8c <USBH_MSC_BOT_Process>
 800995c:	4603      	mov	r3, r0
 800995e:	75fb      	strb	r3, [r7, #23]
      break;
 8009960:	bf00      	nop
  }

  return error;
 8009962:	7dfb      	ldrb	r3, [r7, #23]
}
 8009964:	4618      	mov	r0, r3
 8009966:	3718      	adds	r7, #24
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	4613      	mov	r3, r2
 8009978:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d101      	bne.n	8009984 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009980:	2302      	movs	r3, #2
 8009982:	e029      	b.n	80099d8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	79fa      	ldrb	r2, [r7, #7]
 8009988:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2200      	movs	r2, #0
 8009990:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	2200      	movs	r2, #0
 8009998:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f000 f81f 	bl	80099e0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2200      	movs	r2, #0
 80099ae:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2200      	movs	r2, #0
 80099b6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	2200      	movs	r2, #0
 80099be:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d003      	beq.n	80099d0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	68ba      	ldr	r2, [r7, #8]
 80099cc:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80099d0:	68f8      	ldr	r0, [r7, #12]
 80099d2:	f001 fc93 	bl	800b2fc <USBH_LL_Init>

  return USBH_OK;
 80099d6:	2300      	movs	r3, #0
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3710      	adds	r7, #16
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b085      	sub	sp, #20
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80099e8:	2300      	movs	r3, #0
 80099ea:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80099ec:	2300      	movs	r3, #0
 80099ee:	60fb      	str	r3, [r7, #12]
 80099f0:	e009      	b.n	8009a06 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	33e0      	adds	r3, #224	; 0xe0
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	4413      	add	r3, r2
 80099fc:	2200      	movs	r2, #0
 80099fe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	3301      	adds	r3, #1
 8009a04:	60fb      	str	r3, [r7, #12]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2b0e      	cmp	r3, #14
 8009a0a:	d9f2      	bls.n	80099f2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	60fb      	str	r3, [r7, #12]
 8009a10:	e009      	b.n	8009a26 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8009a12:	687a      	ldr	r2, [r7, #4]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	4413      	add	r3, r2
 8009a18:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	3301      	adds	r3, #1
 8009a24:	60fb      	str	r3, [r7, #12]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a2c:	d3f1      	bcc.n	8009a12 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2200      	movs	r2, #0
 8009a38:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2240      	movs	r2, #64	; 0x40
 8009a52:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2201      	movs	r2, #1
 8009a66:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2200      	movs	r2, #0
 8009a76:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8009a7a:	2300      	movs	r3, #0
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3714      	adds	r7, #20
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr

08009a88 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009a88:	b480      	push	{r7}
 8009a8a:	b085      	sub	sp, #20
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d016      	beq.n	8009aca <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d10e      	bne.n	8009ac4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009aac:	1c59      	adds	r1, r3, #1
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	33de      	adds	r3, #222	; 0xde
 8009ab8:	6839      	ldr	r1, [r7, #0]
 8009aba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	73fb      	strb	r3, [r7, #15]
 8009ac2:	e004      	b.n	8009ace <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009ac4:	2302      	movs	r3, #2
 8009ac6:	73fb      	strb	r3, [r7, #15]
 8009ac8:	e001      	b.n	8009ace <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009aca:	2302      	movs	r3, #2
 8009acc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3714      	adds	r7, #20
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b085      	sub	sp, #20
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	460b      	mov	r3, r1
 8009ae6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8009af2:	78fa      	ldrb	r2, [r7, #3]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d204      	bcs.n	8009b02 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	78fa      	ldrb	r2, [r7, #3]
 8009afc:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8009b00:	e001      	b.n	8009b06 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009b02:	2302      	movs	r3, #2
 8009b04:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3714      	adds	r7, #20
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr

08009b14 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b087      	sub	sp, #28
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	4608      	mov	r0, r1
 8009b1e:	4611      	mov	r1, r2
 8009b20:	461a      	mov	r2, r3
 8009b22:	4603      	mov	r3, r0
 8009b24:	70fb      	strb	r3, [r7, #3]
 8009b26:	460b      	mov	r3, r1
 8009b28:	70bb      	strb	r3, [r7, #2]
 8009b2a:	4613      	mov	r3, r2
 8009b2c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8009b32:	2300      	movs	r3, #0
 8009b34:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009b3c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009b3e:	e025      	b.n	8009b8c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009b40:	7dfb      	ldrb	r3, [r7, #23]
 8009b42:	221a      	movs	r2, #26
 8009b44:	fb02 f303 	mul.w	r3, r2, r3
 8009b48:	3308      	adds	r3, #8
 8009b4a:	68fa      	ldr	r2, [r7, #12]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	3302      	adds	r3, #2
 8009b50:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	795b      	ldrb	r3, [r3, #5]
 8009b56:	78fa      	ldrb	r2, [r7, #3]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d002      	beq.n	8009b62 <USBH_FindInterface+0x4e>
 8009b5c:	78fb      	ldrb	r3, [r7, #3]
 8009b5e:	2bff      	cmp	r3, #255	; 0xff
 8009b60:	d111      	bne.n	8009b86 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009b62:	693b      	ldr	r3, [r7, #16]
 8009b64:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009b66:	78ba      	ldrb	r2, [r7, #2]
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d002      	beq.n	8009b72 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009b6c:	78bb      	ldrb	r3, [r7, #2]
 8009b6e:	2bff      	cmp	r3, #255	; 0xff
 8009b70:	d109      	bne.n	8009b86 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009b76:	787a      	ldrb	r2, [r7, #1]
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d002      	beq.n	8009b82 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009b7c:	787b      	ldrb	r3, [r7, #1]
 8009b7e:	2bff      	cmp	r3, #255	; 0xff
 8009b80:	d101      	bne.n	8009b86 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009b82:	7dfb      	ldrb	r3, [r7, #23]
 8009b84:	e006      	b.n	8009b94 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009b86:	7dfb      	ldrb	r3, [r7, #23]
 8009b88:	3301      	adds	r3, #1
 8009b8a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009b8c:	7dfb      	ldrb	r3, [r7, #23]
 8009b8e:	2b01      	cmp	r3, #1
 8009b90:	d9d6      	bls.n	8009b40 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009b92:	23ff      	movs	r3, #255	; 0xff
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	371c      	adds	r7, #28
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f001 fbe3 	bl	800b374 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8009bae:	2101      	movs	r1, #1
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f001 fcfc 	bl	800b5ae <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3708      	adds	r7, #8
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b088      	sub	sp, #32
 8009bc4:	af04      	add	r7, sp, #16
 8009bc6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009bc8:	2302      	movs	r3, #2
 8009bca:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d102      	bne.n	8009be2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2203      	movs	r2, #3
 8009be0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	781b      	ldrb	r3, [r3, #0]
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	2b0b      	cmp	r3, #11
 8009bea:	f200 81b3 	bhi.w	8009f54 <USBH_Process+0x394>
 8009bee:	a201      	add	r2, pc, #4	; (adr r2, 8009bf4 <USBH_Process+0x34>)
 8009bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf4:	08009c25 	.word	0x08009c25
 8009bf8:	08009c57 	.word	0x08009c57
 8009bfc:	08009cbf 	.word	0x08009cbf
 8009c00:	08009eef 	.word	0x08009eef
 8009c04:	08009f55 	.word	0x08009f55
 8009c08:	08009d63 	.word	0x08009d63
 8009c0c:	08009e95 	.word	0x08009e95
 8009c10:	08009d99 	.word	0x08009d99
 8009c14:	08009db9 	.word	0x08009db9
 8009c18:	08009dd9 	.word	0x08009dd9
 8009c1c:	08009e07 	.word	0x08009e07
 8009c20:	08009ed7 	.word	0x08009ed7
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f000 8193 	beq.w	8009f58 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2201      	movs	r2, #1
 8009c36:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009c38:	20c8      	movs	r0, #200	; 0xc8
 8009c3a:	f001 fd2f 	bl	800b69c <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f001 fbf5 	bl	800b42e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009c54:	e180      	b.n	8009f58 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d107      	bne.n	8009c70 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2202      	movs	r2, #2
 8009c6c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009c6e:	e182      	b.n	8009f76 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009c76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009c7a:	d914      	bls.n	8009ca6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009c82:	3301      	adds	r3, #1
 8009c84:	b2da      	uxtb	r2, r3
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009c92:	2b03      	cmp	r3, #3
 8009c94:	d903      	bls.n	8009c9e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	220d      	movs	r2, #13
 8009c9a:	701a      	strb	r2, [r3, #0]
      break;
 8009c9c:	e16b      	b.n	8009f76 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	701a      	strb	r2, [r3, #0]
      break;
 8009ca4:	e167      	b.n	8009f76 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009cac:	f103 020a 	add.w	r2, r3, #10
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009cb6:	200a      	movs	r0, #10
 8009cb8:	f001 fcf0 	bl	800b69c <USBH_Delay>
      break;
 8009cbc:	e15b      	b.n	8009f76 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d005      	beq.n	8009cd4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009cce:	2104      	movs	r1, #4
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009cd4:	2064      	movs	r0, #100	; 0x64
 8009cd6:	f001 fce1 	bl	800b69c <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f001 fb80 	bl	800b3e0 <USBH_LL_GetSpeed>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2205      	movs	r2, #5
 8009cee:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009cf0:	2100      	movs	r1, #0
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f001 f92f 	bl	800af56 <USBH_AllocPipe>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	461a      	mov	r2, r3
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009d00:	2180      	movs	r1, #128	; 0x80
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f001 f927 	bl	800af56 <USBH_AllocPipe>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	7919      	ldrb	r1, [r3, #4]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009d20:	687a      	ldr	r2, [r7, #4]
 8009d22:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009d24:	b292      	uxth	r2, r2
 8009d26:	9202      	str	r2, [sp, #8]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	9201      	str	r2, [sp, #4]
 8009d2c:	9300      	str	r3, [sp, #0]
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2280      	movs	r2, #128	; 0x80
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f001 f8e0 	bl	800aef8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	7959      	ldrb	r1, [r3, #5]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009d4c:	b292      	uxth	r2, r2
 8009d4e:	9202      	str	r2, [sp, #8]
 8009d50:	2200      	movs	r2, #0
 8009d52:	9201      	str	r2, [sp, #4]
 8009d54:	9300      	str	r3, [sp, #0]
 8009d56:	4603      	mov	r3, r0
 8009d58:	2200      	movs	r2, #0
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f001 f8cc 	bl	800aef8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009d60:	e109      	b.n	8009f76 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 f90c 	bl	8009f80 <USBH_HandleEnum>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009d6c:	7bbb      	ldrb	r3, [r7, #14]
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	f040 80f3 	bne.w	8009f5c <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	d103      	bne.n	8009d90 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2208      	movs	r2, #8
 8009d8c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009d8e:	e0e5      	b.n	8009f5c <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2207      	movs	r2, #7
 8009d94:	701a      	strb	r2, [r3, #0]
      break;
 8009d96:	e0e1      	b.n	8009f5c <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	f000 80de 	beq.w	8009f60 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009daa:	2101      	movs	r1, #1
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2208      	movs	r2, #8
 8009db4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009db6:	e0d3      	b.n	8009f60 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8009dbe:	b29b      	uxth	r3, r3
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fc20 	bl	800a608 <USBH_SetCfg>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	f040 80ca 	bne.w	8009f64 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2209      	movs	r2, #9
 8009dd4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009dd6:	e0c5      	b.n	8009f64 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8009dde:	f003 0320 	and.w	r3, r3, #32
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d00b      	beq.n	8009dfe <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8009de6:	2101      	movs	r1, #1
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fc30 	bl	800a64e <USBH_SetFeature>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f040 80b9 	bne.w	8009f68 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	220a      	movs	r2, #10
 8009dfa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009dfc:	e0b4      	b.n	8009f68 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	220a      	movs	r2, #10
 8009e02:	701a      	strb	r2, [r3, #0]
      break;
 8009e04:	e0b0      	b.n	8009f68 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	f000 80ad 	beq.w	8009f6c <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2200      	movs	r2, #0
 8009e16:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	73fb      	strb	r3, [r7, #15]
 8009e1e:	e016      	b.n	8009e4e <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009e20:	7bfa      	ldrb	r2, [r7, #15]
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	32de      	adds	r2, #222	; 0xde
 8009e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e2a:	791a      	ldrb	r2, [r3, #4]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d108      	bne.n	8009e48 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009e36:	7bfa      	ldrb	r2, [r7, #15]
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	32de      	adds	r2, #222	; 0xde
 8009e3c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009e46:	e005      	b.n	8009e54 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009e48:	7bfb      	ldrb	r3, [r7, #15]
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	73fb      	strb	r3, [r7, #15]
 8009e4e:	7bfb      	ldrb	r3, [r7, #15]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d0e5      	beq.n	8009e20 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d016      	beq.n	8009e8c <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	4798      	blx	r3
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d109      	bne.n	8009e84 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2206      	movs	r2, #6
 8009e74:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009e7c:	2103      	movs	r1, #3
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009e82:	e073      	b.n	8009f6c <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	220d      	movs	r2, #13
 8009e88:	701a      	strb	r2, [r3, #0]
      break;
 8009e8a:	e06f      	b.n	8009f6c <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	220d      	movs	r2, #13
 8009e90:	701a      	strb	r2, [r3, #0]
      break;
 8009e92:	e06b      	b.n	8009f6c <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d017      	beq.n	8009ece <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009ea4:	691b      	ldr	r3, [r3, #16]
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	4798      	blx	r3
 8009eaa:	4603      	mov	r3, r0
 8009eac:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009eae:	7bbb      	ldrb	r3, [r7, #14]
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d103      	bne.n	8009ebe <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	220b      	movs	r2, #11
 8009eba:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009ebc:	e058      	b.n	8009f70 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8009ebe:	7bbb      	ldrb	r3, [r7, #14]
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	2b02      	cmp	r3, #2
 8009ec4:	d154      	bne.n	8009f70 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	220d      	movs	r2, #13
 8009eca:	701a      	strb	r2, [r3, #0]
      break;
 8009ecc:	e050      	b.n	8009f70 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	220d      	movs	r2, #13
 8009ed2:	701a      	strb	r2, [r3, #0]
      break;
 8009ed4:	e04c      	b.n	8009f70 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d049      	beq.n	8009f74 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009ee6:	695b      	ldr	r3, [r3, #20]
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	4798      	blx	r3
      }
      break;
 8009eec:	e042      	b.n	8009f74 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f7ff fd72 	bl	80099e0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d009      	beq.n	8009f1a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d005      	beq.n	8009f30 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009f2a:	2105      	movs	r1, #5
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8009f36:	b2db      	uxtb	r3, r3
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d107      	bne.n	8009f4c <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f7ff fe2b 	bl	8009ba0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009f4a:	e014      	b.n	8009f76 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f001 fa11 	bl	800b374 <USBH_LL_Start>
      break;
 8009f52:	e010      	b.n	8009f76 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8009f54:	bf00      	nop
 8009f56:	e00e      	b.n	8009f76 <USBH_Process+0x3b6>
      break;
 8009f58:	bf00      	nop
 8009f5a:	e00c      	b.n	8009f76 <USBH_Process+0x3b6>
      break;
 8009f5c:	bf00      	nop
 8009f5e:	e00a      	b.n	8009f76 <USBH_Process+0x3b6>
    break;
 8009f60:	bf00      	nop
 8009f62:	e008      	b.n	8009f76 <USBH_Process+0x3b6>
      break;
 8009f64:	bf00      	nop
 8009f66:	e006      	b.n	8009f76 <USBH_Process+0x3b6>
      break;
 8009f68:	bf00      	nop
 8009f6a:	e004      	b.n	8009f76 <USBH_Process+0x3b6>
      break;
 8009f6c:	bf00      	nop
 8009f6e:	e002      	b.n	8009f76 <USBH_Process+0x3b6>
      break;
 8009f70:	bf00      	nop
 8009f72:	e000      	b.n	8009f76 <USBH_Process+0x3b6>
      break;
 8009f74:	bf00      	nop
  }
  return USBH_OK;
 8009f76:	2300      	movs	r3, #0
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3710      	adds	r7, #16
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b088      	sub	sp, #32
 8009f84:	af04      	add	r7, sp, #16
 8009f86:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	785b      	ldrb	r3, [r3, #1]
 8009f94:	2b07      	cmp	r3, #7
 8009f96:	f200 81c1 	bhi.w	800a31c <USBH_HandleEnum+0x39c>
 8009f9a:	a201      	add	r2, pc, #4	; (adr r2, 8009fa0 <USBH_HandleEnum+0x20>)
 8009f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fa0:	08009fc1 	.word	0x08009fc1
 8009fa4:	0800a07f 	.word	0x0800a07f
 8009fa8:	0800a0e9 	.word	0x0800a0e9
 8009fac:	0800a177 	.word	0x0800a177
 8009fb0:	0800a1e1 	.word	0x0800a1e1
 8009fb4:	0800a251 	.word	0x0800a251
 8009fb8:	0800a297 	.word	0x0800a297
 8009fbc:	0800a2dd 	.word	0x0800a2dd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009fc0:	2108      	movs	r1, #8
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fa50 	bl	800a468 <USBH_Get_DevDesc>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009fcc:	7bbb      	ldrb	r3, [r7, #14]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d130      	bne.n	800a034 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	7919      	ldrb	r1, [r3, #4]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009ff2:	687a      	ldr	r2, [r7, #4]
 8009ff4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009ff6:	b292      	uxth	r2, r2
 8009ff8:	9202      	str	r2, [sp, #8]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	9201      	str	r2, [sp, #4]
 8009ffe:	9300      	str	r3, [sp, #0]
 800a000:	4603      	mov	r3, r0
 800a002:	2280      	movs	r2, #128	; 0x80
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 ff77 	bl	800aef8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	7959      	ldrb	r1, [r3, #5]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a01a:	687a      	ldr	r2, [r7, #4]
 800a01c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a01e:	b292      	uxth	r2, r2
 800a020:	9202      	str	r2, [sp, #8]
 800a022:	2200      	movs	r2, #0
 800a024:	9201      	str	r2, [sp, #4]
 800a026:	9300      	str	r3, [sp, #0]
 800a028:	4603      	mov	r3, r0
 800a02a:	2200      	movs	r2, #0
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f000 ff63 	bl	800aef8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a032:	e175      	b.n	800a320 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a034:	7bbb      	ldrb	r3, [r7, #14]
 800a036:	2b03      	cmp	r3, #3
 800a038:	f040 8172 	bne.w	800a320 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a042:	3301      	adds	r3, #1
 800a044:	b2da      	uxtb	r2, r3
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a052:	2b03      	cmp	r3, #3
 800a054:	d903      	bls.n	800a05e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	220d      	movs	r2, #13
 800a05a:	701a      	strb	r2, [r3, #0]
      break;
 800a05c:	e160      	b.n	800a320 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	795b      	ldrb	r3, [r3, #5]
 800a062:	4619      	mov	r1, r3
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 ff97 	bl	800af98 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	791b      	ldrb	r3, [r3, #4]
 800a06e:	4619      	mov	r1, r3
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f000 ff91 	bl	800af98 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	701a      	strb	r2, [r3, #0]
      break;
 800a07c:	e150      	b.n	800a320 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a07e:	2112      	movs	r1, #18
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f000 f9f1 	bl	800a468 <USBH_Get_DevDesc>
 800a086:	4603      	mov	r3, r0
 800a088:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a08a:	7bbb      	ldrb	r3, [r7, #14]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d103      	bne.n	800a098 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2202      	movs	r2, #2
 800a094:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a096:	e145      	b.n	800a324 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a098:	7bbb      	ldrb	r3, [r7, #14]
 800a09a:	2b03      	cmp	r3, #3
 800a09c:	f040 8142 	bne.w	800a324 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a0b6:	2b03      	cmp	r3, #3
 800a0b8:	d903      	bls.n	800a0c2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	220d      	movs	r2, #13
 800a0be:	701a      	strb	r2, [r3, #0]
      break;
 800a0c0:	e130      	b.n	800a324 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	795b      	ldrb	r3, [r3, #5]
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 ff65 	bl	800af98 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	791b      	ldrb	r3, [r3, #4]
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 ff5f 	bl	800af98 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	701a      	strb	r2, [r3, #0]
      break;
 800a0e6:	e11d      	b.n	800a324 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a0e8:	2101      	movs	r1, #1
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f000 fa68 	bl	800a5c0 <USBH_SetAddress>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a0f4:	7bbb      	ldrb	r3, [r7, #14]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d132      	bne.n	800a160 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a0fa:	2002      	movs	r0, #2
 800a0fc:	f001 face 	bl	800b69c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2201      	movs	r2, #1
 800a104:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2203      	movs	r2, #3
 800a10c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	7919      	ldrb	r1, [r3, #4]
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a11e:	687a      	ldr	r2, [r7, #4]
 800a120:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a122:	b292      	uxth	r2, r2
 800a124:	9202      	str	r2, [sp, #8]
 800a126:	2200      	movs	r2, #0
 800a128:	9201      	str	r2, [sp, #4]
 800a12a:	9300      	str	r3, [sp, #0]
 800a12c:	4603      	mov	r3, r0
 800a12e:	2280      	movs	r2, #128	; 0x80
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f000 fee1 	bl	800aef8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	7959      	ldrb	r1, [r3, #5]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a14a:	b292      	uxth	r2, r2
 800a14c:	9202      	str	r2, [sp, #8]
 800a14e:	2200      	movs	r2, #0
 800a150:	9201      	str	r2, [sp, #4]
 800a152:	9300      	str	r3, [sp, #0]
 800a154:	4603      	mov	r3, r0
 800a156:	2200      	movs	r2, #0
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f000 fecd 	bl	800aef8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a15e:	e0e3      	b.n	800a328 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a160:	7bbb      	ldrb	r3, [r7, #14]
 800a162:	2b03      	cmp	r3, #3
 800a164:	f040 80e0 	bne.w	800a328 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	220d      	movs	r2, #13
 800a16c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2200      	movs	r2, #0
 800a172:	705a      	strb	r2, [r3, #1]
      break;
 800a174:	e0d8      	b.n	800a328 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a176:	2109      	movs	r1, #9
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 f99d 	bl	800a4b8 <USBH_Get_CfgDesc>
 800a17e:	4603      	mov	r3, r0
 800a180:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a182:	7bbb      	ldrb	r3, [r7, #14]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d103      	bne.n	800a190 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2204      	movs	r2, #4
 800a18c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a18e:	e0cd      	b.n	800a32c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a190:	7bbb      	ldrb	r3, [r7, #14]
 800a192:	2b03      	cmp	r3, #3
 800a194:	f040 80ca 	bne.w	800a32c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a19e:	3301      	adds	r3, #1
 800a1a0:	b2da      	uxtb	r2, r3
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a1ae:	2b03      	cmp	r3, #3
 800a1b0:	d903      	bls.n	800a1ba <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	220d      	movs	r2, #13
 800a1b6:	701a      	strb	r2, [r3, #0]
      break;
 800a1b8:	e0b8      	b.n	800a32c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	795b      	ldrb	r3, [r3, #5]
 800a1be:	4619      	mov	r1, r3
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	f000 fee9 	bl	800af98 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	791b      	ldrb	r3, [r3, #4]
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 fee3 	bl	800af98 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	701a      	strb	r2, [r3, #0]
      break;
 800a1de:	e0a5      	b.n	800a32c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a1e6:	4619      	mov	r1, r3
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 f965 	bl	800a4b8 <USBH_Get_CfgDesc>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a1f2:	7bbb      	ldrb	r3, [r7, #14]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d103      	bne.n	800a200 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2205      	movs	r2, #5
 800a1fc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a1fe:	e097      	b.n	800a330 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a200:	7bbb      	ldrb	r3, [r7, #14]
 800a202:	2b03      	cmp	r3, #3
 800a204:	f040 8094 	bne.w	800a330 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a20e:	3301      	adds	r3, #1
 800a210:	b2da      	uxtb	r2, r3
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a21e:	2b03      	cmp	r3, #3
 800a220:	d903      	bls.n	800a22a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	220d      	movs	r2, #13
 800a226:	701a      	strb	r2, [r3, #0]
      break;
 800a228:	e082      	b.n	800a330 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	795b      	ldrb	r3, [r3, #5]
 800a22e:	4619      	mov	r1, r3
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 feb1 	bl	800af98 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	791b      	ldrb	r3, [r3, #4]
 800a23a:	4619      	mov	r1, r3
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f000 feab 	bl	800af98 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2200      	movs	r2, #0
 800a246:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2200      	movs	r2, #0
 800a24c:	701a      	strb	r2, [r3, #0]
      break;
 800a24e:	e06f      	b.n	800a330 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a256:	2b00      	cmp	r3, #0
 800a258:	d019      	beq.n	800a28e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a266:	23ff      	movs	r3, #255	; 0xff
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 f949 	bl	800a500 <USBH_Get_StringDesc>
 800a26e:	4603      	mov	r3, r0
 800a270:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a272:	7bbb      	ldrb	r3, [r7, #14]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d103      	bne.n	800a280 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2206      	movs	r2, #6
 800a27c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a27e:	e059      	b.n	800a334 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a280:	7bbb      	ldrb	r3, [r7, #14]
 800a282:	2b03      	cmp	r3, #3
 800a284:	d156      	bne.n	800a334 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2206      	movs	r2, #6
 800a28a:	705a      	strb	r2, [r3, #1]
      break;
 800a28c:	e052      	b.n	800a334 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2206      	movs	r2, #6
 800a292:	705a      	strb	r2, [r3, #1]
      break;
 800a294:	e04e      	b.n	800a334 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d019      	beq.n	800a2d4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a2ac:	23ff      	movs	r3, #255	; 0xff
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f000 f926 	bl	800a500 <USBH_Get_StringDesc>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a2b8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d103      	bne.n	800a2c6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2207      	movs	r2, #7
 800a2c2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a2c4:	e038      	b.n	800a338 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a2c6:	7bbb      	ldrb	r3, [r7, #14]
 800a2c8:	2b03      	cmp	r3, #3
 800a2ca:	d135      	bne.n	800a338 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2207      	movs	r2, #7
 800a2d0:	705a      	strb	r2, [r3, #1]
      break;
 800a2d2:	e031      	b.n	800a338 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2207      	movs	r2, #7
 800a2d8:	705a      	strb	r2, [r3, #1]
      break;
 800a2da:	e02d      	b.n	800a338 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d017      	beq.n	800a316 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2f2:	23ff      	movs	r3, #255	; 0xff
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 f903 	bl	800a500 <USBH_Get_StringDesc>
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a2fe:	7bbb      	ldrb	r3, [r7, #14]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d102      	bne.n	800a30a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a304:	2300      	movs	r3, #0
 800a306:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a308:	e018      	b.n	800a33c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a30a:	7bbb      	ldrb	r3, [r7, #14]
 800a30c:	2b03      	cmp	r3, #3
 800a30e:	d115      	bne.n	800a33c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800a310:	2300      	movs	r3, #0
 800a312:	73fb      	strb	r3, [r7, #15]
      break;
 800a314:	e012      	b.n	800a33c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800a316:	2300      	movs	r3, #0
 800a318:	73fb      	strb	r3, [r7, #15]
      break;
 800a31a:	e00f      	b.n	800a33c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800a31c:	bf00      	nop
 800a31e:	e00e      	b.n	800a33e <USBH_HandleEnum+0x3be>
      break;
 800a320:	bf00      	nop
 800a322:	e00c      	b.n	800a33e <USBH_HandleEnum+0x3be>
      break;
 800a324:	bf00      	nop
 800a326:	e00a      	b.n	800a33e <USBH_HandleEnum+0x3be>
      break;
 800a328:	bf00      	nop
 800a32a:	e008      	b.n	800a33e <USBH_HandleEnum+0x3be>
      break;
 800a32c:	bf00      	nop
 800a32e:	e006      	b.n	800a33e <USBH_HandleEnum+0x3be>
      break;
 800a330:	bf00      	nop
 800a332:	e004      	b.n	800a33e <USBH_HandleEnum+0x3be>
      break;
 800a334:	bf00      	nop
 800a336:	e002      	b.n	800a33e <USBH_HandleEnum+0x3be>
      break;
 800a338:	bf00      	nop
 800a33a:	e000      	b.n	800a33e <USBH_HandleEnum+0x3be>
      break;
 800a33c:	bf00      	nop
  }
  return Status;
 800a33e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a340:	4618      	mov	r0, r3
 800a342:	3710      	adds	r7, #16
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a348:	b480      	push	{r7}
 800a34a:	b083      	sub	sp, #12
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	683a      	ldr	r2, [r7, #0]
 800a356:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800a35a:	bf00      	nop
 800a35c:	370c      	adds	r7, #12
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a366:	b580      	push	{r7, lr}
 800a368:	b082      	sub	sp, #8
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a374:	1c5a      	adds	r2, r3, #1
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f000 f804 	bl	800a38a <USBH_HandleSof>
}
 800a382:	bf00      	nop
 800a384:	3708      	adds	r7, #8
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a38a:	b580      	push	{r7, lr}
 800a38c:	b082      	sub	sp, #8
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	b2db      	uxtb	r3, r3
 800a398:	2b0b      	cmp	r3, #11
 800a39a:	d10a      	bne.n	800a3b2 <USBH_HandleSof+0x28>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d005      	beq.n	800a3b2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a3ac:	699b      	ldr	r3, [r3, #24]
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	4798      	blx	r3
  }
}
 800a3b2:	bf00      	nop
 800a3b4:	3708      	adds	r7, #8
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a3ba:	b480      	push	{r7}
 800a3bc:	b083      	sub	sp, #12
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2201      	movs	r2, #1
 800a3c6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800a3ca:	bf00      	nop
}
 800a3cc:	370c      	adds	r7, #12
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr

0800a3d6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a3d6:	b480      	push	{r7}
 800a3d8:	b083      	sub	sp, #12
 800a3da:	af00      	add	r7, sp, #0
 800a3dc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800a3e6:	bf00      	nop
}
 800a3e8:	370c      	adds	r7, #12
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f0:	4770      	bx	lr

0800a3f2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a3f2:	b480      	push	{r7}
 800a3f4:	b083      	sub	sp, #12
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2200      	movs	r2, #0
 800a406:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2200      	movs	r2, #0
 800a40e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800a412:	2300      	movs	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	370c      	adds	r7, #12
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr

0800a420 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2201      	movs	r2, #1
 800a42c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2200      	movs	r2, #0
 800a434:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2200      	movs	r2, #0
 800a43c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f000 ffb2 	bl	800b3aa <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	791b      	ldrb	r3, [r3, #4]
 800a44a:	4619      	mov	r1, r3
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 fda3 	bl	800af98 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	795b      	ldrb	r3, [r3, #5]
 800a456:	4619      	mov	r1, r3
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f000 fd9d 	bl	800af98 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800a45e:	2300      	movs	r3, #0
}
 800a460:	4618      	mov	r0, r3
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b086      	sub	sp, #24
 800a46c:	af02      	add	r7, sp, #8
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	460b      	mov	r3, r1
 800a472:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a47a:	78fb      	ldrb	r3, [r7, #3]
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	9300      	str	r3, [sp, #0]
 800a480:	4613      	mov	r3, r2
 800a482:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a486:	2100      	movs	r1, #0
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 f864 	bl	800a556 <USBH_GetDescriptor>
 800a48e:	4603      	mov	r3, r0
 800a490:	73fb      	strb	r3, [r7, #15]
 800a492:	7bfb      	ldrb	r3, [r7, #15]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d10a      	bne.n	800a4ae <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a4a4:	78fa      	ldrb	r2, [r7, #3]
 800a4a6:	b292      	uxth	r2, r2
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	f000 f918 	bl	800a6de <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800a4ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b086      	sub	sp, #24
 800a4bc:	af02      	add	r7, sp, #8
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	460b      	mov	r3, r1
 800a4c2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	331c      	adds	r3, #28
 800a4c8:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a4ca:	887b      	ldrh	r3, [r7, #2]
 800a4cc:	9300      	str	r3, [sp, #0]
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a4d4:	2100      	movs	r1, #0
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 f83d 	bl	800a556 <USBH_GetDescriptor>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	72fb      	strb	r3, [r7, #11]
 800a4e0:	7afb      	ldrb	r3, [r7, #11]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d107      	bne.n	800a4f6 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a4ec:	887a      	ldrh	r2, [r7, #2]
 800a4ee:	68f9      	ldr	r1, [r7, #12]
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f000 f964 	bl	800a7be <USBH_ParseCfgDesc>
  }

  return status;
 800a4f6:	7afb      	ldrb	r3, [r7, #11]
}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	3710      	adds	r7, #16
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b088      	sub	sp, #32
 800a504:	af02      	add	r7, sp, #8
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	607a      	str	r2, [r7, #4]
 800a50a:	461a      	mov	r2, r3
 800a50c:	460b      	mov	r3, r1
 800a50e:	72fb      	strb	r3, [r7, #11]
 800a510:	4613      	mov	r3, r2
 800a512:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800a514:	7afb      	ldrb	r3, [r7, #11]
 800a516:	b29b      	uxth	r3, r3
 800a518:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a51c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a524:	893b      	ldrh	r3, [r7, #8]
 800a526:	9300      	str	r3, [sp, #0]
 800a528:	460b      	mov	r3, r1
 800a52a:	2100      	movs	r1, #0
 800a52c:	68f8      	ldr	r0, [r7, #12]
 800a52e:	f000 f812 	bl	800a556 <USBH_GetDescriptor>
 800a532:	4603      	mov	r3, r0
 800a534:	75fb      	strb	r3, [r7, #23]
 800a536:	7dfb      	ldrb	r3, [r7, #23]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d107      	bne.n	800a54c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a542:	893a      	ldrh	r2, [r7, #8]
 800a544:	6879      	ldr	r1, [r7, #4]
 800a546:	4618      	mov	r0, r3
 800a548:	f000 fa37 	bl	800a9ba <USBH_ParseStringDesc>
  }

  return status;
 800a54c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3718      	adds	r7, #24
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}

0800a556 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800a556:	b580      	push	{r7, lr}
 800a558:	b084      	sub	sp, #16
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	60f8      	str	r0, [r7, #12]
 800a55e:	607b      	str	r3, [r7, #4]
 800a560:	460b      	mov	r3, r1
 800a562:	72fb      	strb	r3, [r7, #11]
 800a564:	4613      	mov	r3, r2
 800a566:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	789b      	ldrb	r3, [r3, #2]
 800a56c:	2b01      	cmp	r3, #1
 800a56e:	d11c      	bne.n	800a5aa <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a570:	7afb      	ldrb	r3, [r7, #11]
 800a572:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a576:	b2da      	uxtb	r2, r3
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2206      	movs	r2, #6
 800a580:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	893a      	ldrh	r2, [r7, #8]
 800a586:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a588:	893b      	ldrh	r3, [r7, #8]
 800a58a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a58e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a592:	d104      	bne.n	800a59e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f240 4209 	movw	r2, #1033	; 0x409
 800a59a:	829a      	strh	r2, [r3, #20]
 800a59c:	e002      	b.n	800a5a4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	8b3a      	ldrh	r2, [r7, #24]
 800a5a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a5aa:	8b3b      	ldrh	r3, [r7, #24]
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	6879      	ldr	r1, [r7, #4]
 800a5b0:	68f8      	ldr	r0, [r7, #12]
 800a5b2:	f000 fa50 	bl	800aa56 <USBH_CtlReq>
 800a5b6:	4603      	mov	r3, r0
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3710      	adds	r7, #16
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	789b      	ldrb	r3, [r3, #2]
 800a5d0:	2b01      	cmp	r3, #1
 800a5d2:	d10f      	bne.n	800a5f4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2205      	movs	r2, #5
 800a5de:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a5e0:	78fb      	ldrb	r3, [r7, #3]
 800a5e2:	b29a      	uxth	r2, r3
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f000 fa2c 	bl	800aa56 <USBH_CtlReq>
 800a5fe:	4603      	mov	r3, r0
}
 800a600:	4618      	mov	r0, r3
 800a602:	3708      	adds	r7, #8
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b082      	sub	sp, #8
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
 800a610:	460b      	mov	r3, r1
 800a612:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	789b      	ldrb	r3, [r3, #2]
 800a618:	2b01      	cmp	r3, #1
 800a61a:	d10e      	bne.n	800a63a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2209      	movs	r2, #9
 800a626:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	887a      	ldrh	r2, [r7, #2]
 800a62c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2200      	movs	r2, #0
 800a638:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a63a:	2200      	movs	r2, #0
 800a63c:	2100      	movs	r1, #0
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 fa09 	bl	800aa56 <USBH_CtlReq>
 800a644:	4603      	mov	r3, r0
}
 800a646:	4618      	mov	r0, r3
 800a648:	3708      	adds	r7, #8
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}

0800a64e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a64e:	b580      	push	{r7, lr}
 800a650:	b082      	sub	sp, #8
 800a652:	af00      	add	r7, sp, #0
 800a654:	6078      	str	r0, [r7, #4]
 800a656:	460b      	mov	r3, r1
 800a658:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	789b      	ldrb	r3, [r3, #2]
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d10f      	bne.n	800a682 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2203      	movs	r2, #3
 800a66c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a66e:	78fb      	ldrb	r3, [r7, #3]
 800a670:	b29a      	uxth	r2, r3
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2200      	movs	r2, #0
 800a67a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a682:	2200      	movs	r2, #0
 800a684:	2100      	movs	r1, #0
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f9e5 	bl	800aa56 <USBH_CtlReq>
 800a68c:	4603      	mov	r3, r0
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3708      	adds	r7, #8
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}

0800a696 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a696:	b580      	push	{r7, lr}
 800a698:	b082      	sub	sp, #8
 800a69a:	af00      	add	r7, sp, #0
 800a69c:	6078      	str	r0, [r7, #4]
 800a69e:	460b      	mov	r3, r1
 800a6a0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	789b      	ldrb	r3, [r3, #2]
 800a6a6:	2b01      	cmp	r3, #1
 800a6a8:	d10f      	bne.n	800a6ca <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2202      	movs	r2, #2
 800a6ae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a6bc:	78fb      	ldrb	r3, [r7, #3]
 800a6be:	b29a      	uxth	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 f9c1 	bl	800aa56 <USBH_CtlReq>
 800a6d4:	4603      	mov	r3, r0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3708      	adds	r7, #8
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}

0800a6de <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a6de:	b480      	push	{r7}
 800a6e0:	b085      	sub	sp, #20
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	60f8      	str	r0, [r7, #12]
 800a6e6:	60b9      	str	r1, [r7, #8]
 800a6e8:	4613      	mov	r3, r2
 800a6ea:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	781a      	ldrb	r2, [r3, #0]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	785a      	ldrb	r2, [r3, #1]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	3302      	adds	r3, #2
 800a700:	781b      	ldrb	r3, [r3, #0]
 800a702:	b29a      	uxth	r2, r3
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	3303      	adds	r3, #3
 800a708:	781b      	ldrb	r3, [r3, #0]
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	021b      	lsls	r3, r3, #8
 800a70e:	b29b      	uxth	r3, r3
 800a710:	4313      	orrs	r3, r2
 800a712:	b29a      	uxth	r2, r3
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	791a      	ldrb	r2, [r3, #4]
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	795a      	ldrb	r2, [r3, #5]
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	799a      	ldrb	r2, [r3, #6]
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	79da      	ldrb	r2, [r3, #7]
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800a738:	88fb      	ldrh	r3, [r7, #6]
 800a73a:	2b08      	cmp	r3, #8
 800a73c:	d939      	bls.n	800a7b2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	3308      	adds	r3, #8
 800a742:	781b      	ldrb	r3, [r3, #0]
 800a744:	b29a      	uxth	r2, r3
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	3309      	adds	r3, #9
 800a74a:	781b      	ldrb	r3, [r3, #0]
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	021b      	lsls	r3, r3, #8
 800a750:	b29b      	uxth	r3, r3
 800a752:	4313      	orrs	r3, r2
 800a754:	b29a      	uxth	r2, r3
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	330a      	adds	r3, #10
 800a75e:	781b      	ldrb	r3, [r3, #0]
 800a760:	b29a      	uxth	r2, r3
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	330b      	adds	r3, #11
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	b29b      	uxth	r3, r3
 800a76a:	021b      	lsls	r3, r3, #8
 800a76c:	b29b      	uxth	r3, r3
 800a76e:	4313      	orrs	r3, r2
 800a770:	b29a      	uxth	r2, r3
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	330c      	adds	r3, #12
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	330d      	adds	r3, #13
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	b29b      	uxth	r3, r3
 800a786:	021b      	lsls	r3, r3, #8
 800a788:	b29b      	uxth	r3, r3
 800a78a:	4313      	orrs	r3, r2
 800a78c:	b29a      	uxth	r2, r3
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	7b9a      	ldrb	r2, [r3, #14]
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	7bda      	ldrb	r2, [r3, #15]
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	7c1a      	ldrb	r2, [r3, #16]
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	7c5a      	ldrb	r2, [r3, #17]
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	745a      	strb	r2, [r3, #17]
  }
}
 800a7b2:	bf00      	nop
 800a7b4:	3714      	adds	r7, #20
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr

0800a7be <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b08a      	sub	sp, #40	; 0x28
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	60f8      	str	r0, [r7, #12]
 800a7c6:	60b9      	str	r1, [r7, #8]
 800a7c8:	4613      	mov	r3, r2
 800a7ca:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	781a      	ldrb	r2, [r3, #0]
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	785a      	ldrb	r2, [r3, #1]
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	3302      	adds	r3, #2
 800a7f4:	781b      	ldrb	r3, [r3, #0]
 800a7f6:	b29a      	uxth	r2, r3
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	3303      	adds	r3, #3
 800a7fc:	781b      	ldrb	r3, [r3, #0]
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	021b      	lsls	r3, r3, #8
 800a802:	b29b      	uxth	r3, r3
 800a804:	4313      	orrs	r3, r2
 800a806:	b29a      	uxth	r2, r3
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	791a      	ldrb	r2, [r3, #4]
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	795a      	ldrb	r2, [r3, #5]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	799a      	ldrb	r2, [r3, #6]
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	79da      	ldrb	r2, [r3, #7]
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	7a1a      	ldrb	r2, [r3, #8]
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a834:	88fb      	ldrh	r3, [r7, #6]
 800a836:	2b09      	cmp	r3, #9
 800a838:	d95f      	bls.n	800a8fa <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800a83a:	2309      	movs	r3, #9
 800a83c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800a83e:	2300      	movs	r3, #0
 800a840:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a842:	e051      	b.n	800a8e8 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a844:	f107 0316 	add.w	r3, r7, #22
 800a848:	4619      	mov	r1, r3
 800a84a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a84c:	f000 f8e8 	bl	800aa20 <USBH_GetNextDesc>
 800a850:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800a852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a854:	785b      	ldrb	r3, [r3, #1]
 800a856:	2b04      	cmp	r3, #4
 800a858:	d146      	bne.n	800a8e8 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800a85a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a85e:	221a      	movs	r2, #26
 800a860:	fb02 f303 	mul.w	r3, r2, r3
 800a864:	3308      	adds	r3, #8
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	4413      	add	r3, r2
 800a86a:	3302      	adds	r3, #2
 800a86c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a86e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a870:	69f8      	ldr	r0, [r7, #28]
 800a872:	f000 f846 	bl	800a902 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a876:	2300      	movs	r3, #0
 800a878:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800a87c:	2300      	movs	r3, #0
 800a87e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a880:	e022      	b.n	800a8c8 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a882:	f107 0316 	add.w	r3, r7, #22
 800a886:	4619      	mov	r1, r3
 800a888:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a88a:	f000 f8c9 	bl	800aa20 <USBH_GetNextDesc>
 800a88e:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800a890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a892:	785b      	ldrb	r3, [r3, #1]
 800a894:	2b05      	cmp	r3, #5
 800a896:	d117      	bne.n	800a8c8 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a898:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a89c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a8a0:	3201      	adds	r2, #1
 800a8a2:	00d2      	lsls	r2, r2, #3
 800a8a4:	211a      	movs	r1, #26
 800a8a6:	fb01 f303 	mul.w	r3, r1, r3
 800a8aa:	4413      	add	r3, r2
 800a8ac:	3308      	adds	r3, #8
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	3304      	adds	r3, #4
 800a8b4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800a8b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a8b8:	69b8      	ldr	r0, [r7, #24]
 800a8ba:	f000 f851 	bl	800a960 <USBH_ParseEPDesc>
            ep_ix++;
 800a8be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	791b      	ldrb	r3, [r3, #4]
 800a8cc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d204      	bcs.n	800a8de <USBH_ParseCfgDesc+0x120>
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	885a      	ldrh	r2, [r3, #2]
 800a8d8:	8afb      	ldrh	r3, [r7, #22]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d8d1      	bhi.n	800a882 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800a8de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a8e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d804      	bhi.n	800a8fa <USBH_ParseCfgDesc+0x13c>
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	885a      	ldrh	r2, [r3, #2]
 800a8f4:	8afb      	ldrh	r3, [r7, #22]
 800a8f6:	429a      	cmp	r2, r3
 800a8f8:	d8a4      	bhi.n	800a844 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800a8fa:	bf00      	nop
 800a8fc:	3728      	adds	r7, #40	; 0x28
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}

0800a902 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a902:	b480      	push	{r7}
 800a904:	b083      	sub	sp, #12
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
 800a90a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	781a      	ldrb	r2, [r3, #0]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	785a      	ldrb	r2, [r3, #1]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	789a      	ldrb	r2, [r3, #2]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	78da      	ldrb	r2, [r3, #3]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	791a      	ldrb	r2, [r3, #4]
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	795a      	ldrb	r2, [r3, #5]
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	799a      	ldrb	r2, [r3, #6]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	79da      	ldrb	r2, [r3, #7]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	7a1a      	ldrb	r2, [r3, #8]
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	721a      	strb	r2, [r3, #8]
}
 800a954:	bf00      	nop
 800a956:	370c      	adds	r7, #12
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800a960:	b480      	push	{r7}
 800a962:	b083      	sub	sp, #12
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	781a      	ldrb	r2, [r3, #0]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	785a      	ldrb	r2, [r3, #1]
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	789a      	ldrb	r2, [r3, #2]
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	78da      	ldrb	r2, [r3, #3]
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	3304      	adds	r3, #4
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	b29a      	uxth	r2, r3
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	3305      	adds	r3, #5
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	b29b      	uxth	r3, r3
 800a99a:	021b      	lsls	r3, r3, #8
 800a99c:	b29b      	uxth	r3, r3
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	b29a      	uxth	r2, r3
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	799a      	ldrb	r2, [r3, #6]
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	719a      	strb	r2, [r3, #6]
}
 800a9ae:	bf00      	nop
 800a9b0:	370c      	adds	r7, #12
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr

0800a9ba <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a9ba:	b480      	push	{r7}
 800a9bc:	b087      	sub	sp, #28
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	60f8      	str	r0, [r7, #12]
 800a9c2:	60b9      	str	r1, [r7, #8]
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	2b03      	cmp	r3, #3
 800a9d0:	d120      	bne.n	800aa14 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	1e9a      	subs	r2, r3, #2
 800a9d8:	88fb      	ldrh	r3, [r7, #6]
 800a9da:	4293      	cmp	r3, r2
 800a9dc:	bf28      	it	cs
 800a9de:	4613      	movcs	r3, r2
 800a9e0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	3302      	adds	r3, #2
 800a9e6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	82fb      	strh	r3, [r7, #22]
 800a9ec:	e00b      	b.n	800aa06 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a9ee:	8afb      	ldrh	r3, [r7, #22]
 800a9f0:	68fa      	ldr	r2, [r7, #12]
 800a9f2:	4413      	add	r3, r2
 800a9f4:	781a      	ldrb	r2, [r3, #0]
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	3301      	adds	r3, #1
 800a9fe:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800aa00:	8afb      	ldrh	r3, [r7, #22]
 800aa02:	3302      	adds	r3, #2
 800aa04:	82fb      	strh	r3, [r7, #22]
 800aa06:	8afa      	ldrh	r2, [r7, #22]
 800aa08:	8abb      	ldrh	r3, [r7, #20]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d3ef      	bcc.n	800a9ee <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	2200      	movs	r2, #0
 800aa12:	701a      	strb	r2, [r3, #0]
  }
}
 800aa14:	bf00      	nop
 800aa16:	371c      	adds	r7, #28
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr

0800aa20 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b085      	sub	sp, #20
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	881a      	ldrh	r2, [r3, #0]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	4413      	add	r3, r2
 800aa36:	b29a      	uxth	r2, r3
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	781b      	ldrb	r3, [r3, #0]
 800aa40:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	4413      	add	r3, r2
 800aa46:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aa48:	68fb      	ldr	r3, [r7, #12]
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3714      	adds	r7, #20
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa54:	4770      	bx	lr

0800aa56 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800aa56:	b580      	push	{r7, lr}
 800aa58:	b086      	sub	sp, #24
 800aa5a:	af00      	add	r7, sp, #0
 800aa5c:	60f8      	str	r0, [r7, #12]
 800aa5e:	60b9      	str	r1, [r7, #8]
 800aa60:	4613      	mov	r3, r2
 800aa62:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800aa64:	2301      	movs	r3, #1
 800aa66:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	789b      	ldrb	r3, [r3, #2]
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d002      	beq.n	800aa76 <USBH_CtlReq+0x20>
 800aa70:	2b02      	cmp	r3, #2
 800aa72:	d00f      	beq.n	800aa94 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800aa74:	e027      	b.n	800aac6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	68ba      	ldr	r2, [r7, #8]
 800aa7a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	88fa      	ldrh	r2, [r7, #6]
 800aa80:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	2201      	movs	r2, #1
 800aa86:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2202      	movs	r2, #2
 800aa8c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	75fb      	strb	r3, [r7, #23]
      break;
 800aa92:	e018      	b.n	800aac6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800aa94:	68f8      	ldr	r0, [r7, #12]
 800aa96:	f000 f81b 	bl	800aad0 <USBH_HandleControl>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800aa9e:	7dfb      	ldrb	r3, [r7, #23]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d002      	beq.n	800aaaa <USBH_CtlReq+0x54>
 800aaa4:	7dfb      	ldrb	r3, [r7, #23]
 800aaa6:	2b03      	cmp	r3, #3
 800aaa8:	d106      	bne.n	800aab8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	2201      	movs	r2, #1
 800aaae:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	2200      	movs	r2, #0
 800aab4:	761a      	strb	r2, [r3, #24]
      break;
 800aab6:	e005      	b.n	800aac4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800aab8:	7dfb      	ldrb	r3, [r7, #23]
 800aaba:	2b02      	cmp	r3, #2
 800aabc:	d102      	bne.n	800aac4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2201      	movs	r2, #1
 800aac2:	709a      	strb	r2, [r3, #2]
      break;
 800aac4:	bf00      	nop
  }
  return status;
 800aac6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3718      	adds	r7, #24
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b086      	sub	sp, #24
 800aad4:	af02      	add	r7, sp, #8
 800aad6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800aad8:	2301      	movs	r3, #1
 800aada:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800aadc:	2300      	movs	r3, #0
 800aade:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	7e1b      	ldrb	r3, [r3, #24]
 800aae4:	3b01      	subs	r3, #1
 800aae6:	2b0a      	cmp	r3, #10
 800aae8:	f200 8156 	bhi.w	800ad98 <USBH_HandleControl+0x2c8>
 800aaec:	a201      	add	r2, pc, #4	; (adr r2, 800aaf4 <USBH_HandleControl+0x24>)
 800aaee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf2:	bf00      	nop
 800aaf4:	0800ab21 	.word	0x0800ab21
 800aaf8:	0800ab3b 	.word	0x0800ab3b
 800aafc:	0800aba5 	.word	0x0800aba5
 800ab00:	0800abcb 	.word	0x0800abcb
 800ab04:	0800ac03 	.word	0x0800ac03
 800ab08:	0800ac2d 	.word	0x0800ac2d
 800ab0c:	0800ac7f 	.word	0x0800ac7f
 800ab10:	0800aca1 	.word	0x0800aca1
 800ab14:	0800acdd 	.word	0x0800acdd
 800ab18:	0800ad03 	.word	0x0800ad03
 800ab1c:	0800ad41 	.word	0x0800ad41
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f103 0110 	add.w	r1, r3, #16
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	795b      	ldrb	r3, [r3, #5]
 800ab2a:	461a      	mov	r2, r3
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 f943 	bl	800adb8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2202      	movs	r2, #2
 800ab36:	761a      	strb	r2, [r3, #24]
      break;
 800ab38:	e139      	b.n	800adae <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	795b      	ldrb	r3, [r3, #5]
 800ab3e:	4619      	mov	r1, r3
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f000 fd21 	bl	800b588 <USBH_LL_GetURBState>
 800ab46:	4603      	mov	r3, r0
 800ab48:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ab4a:	7bbb      	ldrb	r3, [r7, #14]
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	d11e      	bne.n	800ab8e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	7c1b      	ldrb	r3, [r3, #16]
 800ab54:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ab58:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	8adb      	ldrh	r3, [r3, #22]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d00a      	beq.n	800ab78 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ab62:	7b7b      	ldrb	r3, [r7, #13]
 800ab64:	2b80      	cmp	r3, #128	; 0x80
 800ab66:	d103      	bne.n	800ab70 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2203      	movs	r2, #3
 800ab6c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ab6e:	e115      	b.n	800ad9c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2205      	movs	r2, #5
 800ab74:	761a      	strb	r2, [r3, #24]
      break;
 800ab76:	e111      	b.n	800ad9c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800ab78:	7b7b      	ldrb	r3, [r7, #13]
 800ab7a:	2b80      	cmp	r3, #128	; 0x80
 800ab7c:	d103      	bne.n	800ab86 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2209      	movs	r2, #9
 800ab82:	761a      	strb	r2, [r3, #24]
      break;
 800ab84:	e10a      	b.n	800ad9c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2207      	movs	r2, #7
 800ab8a:	761a      	strb	r2, [r3, #24]
      break;
 800ab8c:	e106      	b.n	800ad9c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ab8e:	7bbb      	ldrb	r3, [r7, #14]
 800ab90:	2b04      	cmp	r3, #4
 800ab92:	d003      	beq.n	800ab9c <USBH_HandleControl+0xcc>
 800ab94:	7bbb      	ldrb	r3, [r7, #14]
 800ab96:	2b02      	cmp	r3, #2
 800ab98:	f040 8100 	bne.w	800ad9c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	220b      	movs	r2, #11
 800aba0:	761a      	strb	r2, [r3, #24]
      break;
 800aba2:	e0fb      	b.n	800ad9c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800abaa:	b29a      	uxth	r2, r3
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6899      	ldr	r1, [r3, #8]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	899a      	ldrh	r2, [r3, #12]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	791b      	ldrb	r3, [r3, #4]
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f000 f93a 	bl	800ae36 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2204      	movs	r2, #4
 800abc6:	761a      	strb	r2, [r3, #24]
      break;
 800abc8:	e0f1      	b.n	800adae <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	791b      	ldrb	r3, [r3, #4]
 800abce:	4619      	mov	r1, r3
 800abd0:	6878      	ldr	r0, [r7, #4]
 800abd2:	f000 fcd9 	bl	800b588 <USBH_LL_GetURBState>
 800abd6:	4603      	mov	r3, r0
 800abd8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800abda:	7bbb      	ldrb	r3, [r7, #14]
 800abdc:	2b01      	cmp	r3, #1
 800abde:	d102      	bne.n	800abe6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2209      	movs	r2, #9
 800abe4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800abe6:	7bbb      	ldrb	r3, [r7, #14]
 800abe8:	2b05      	cmp	r3, #5
 800abea:	d102      	bne.n	800abf2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800abec:	2303      	movs	r3, #3
 800abee:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800abf0:	e0d6      	b.n	800ada0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800abf2:	7bbb      	ldrb	r3, [r7, #14]
 800abf4:	2b04      	cmp	r3, #4
 800abf6:	f040 80d3 	bne.w	800ada0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	220b      	movs	r2, #11
 800abfe:	761a      	strb	r2, [r3, #24]
      break;
 800ac00:	e0ce      	b.n	800ada0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6899      	ldr	r1, [r3, #8]
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	899a      	ldrh	r2, [r3, #12]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	795b      	ldrb	r3, [r3, #5]
 800ac0e:	2001      	movs	r0, #1
 800ac10:	9000      	str	r0, [sp, #0]
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f000 f8ea 	bl	800adec <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ac1e:	b29a      	uxth	r2, r3
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2206      	movs	r2, #6
 800ac28:	761a      	strb	r2, [r3, #24]
      break;
 800ac2a:	e0c0      	b.n	800adae <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	795b      	ldrb	r3, [r3, #5]
 800ac30:	4619      	mov	r1, r3
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f000 fca8 	bl	800b588 <USBH_LL_GetURBState>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ac3c:	7bbb      	ldrb	r3, [r7, #14]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d103      	bne.n	800ac4a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	2207      	movs	r2, #7
 800ac46:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ac48:	e0ac      	b.n	800ada4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800ac4a:	7bbb      	ldrb	r3, [r7, #14]
 800ac4c:	2b05      	cmp	r3, #5
 800ac4e:	d105      	bne.n	800ac5c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	220c      	movs	r2, #12
 800ac54:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800ac56:	2303      	movs	r3, #3
 800ac58:	73fb      	strb	r3, [r7, #15]
      break;
 800ac5a:	e0a3      	b.n	800ada4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ac5c:	7bbb      	ldrb	r3, [r7, #14]
 800ac5e:	2b02      	cmp	r3, #2
 800ac60:	d103      	bne.n	800ac6a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2205      	movs	r2, #5
 800ac66:	761a      	strb	r2, [r3, #24]
      break;
 800ac68:	e09c      	b.n	800ada4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800ac6a:	7bbb      	ldrb	r3, [r7, #14]
 800ac6c:	2b04      	cmp	r3, #4
 800ac6e:	f040 8099 	bne.w	800ada4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	220b      	movs	r2, #11
 800ac76:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ac78:	2302      	movs	r3, #2
 800ac7a:	73fb      	strb	r3, [r7, #15]
      break;
 800ac7c:	e092      	b.n	800ada4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	791b      	ldrb	r3, [r3, #4]
 800ac82:	2200      	movs	r2, #0
 800ac84:	2100      	movs	r1, #0
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 f8d5 	bl	800ae36 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ac92:	b29a      	uxth	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2208      	movs	r2, #8
 800ac9c:	761a      	strb	r2, [r3, #24]

      break;
 800ac9e:	e086      	b.n	800adae <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	791b      	ldrb	r3, [r3, #4]
 800aca4:	4619      	mov	r1, r3
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 fc6e 	bl	800b588 <USBH_LL_GetURBState>
 800acac:	4603      	mov	r3, r0
 800acae:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800acb0:	7bbb      	ldrb	r3, [r7, #14]
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d105      	bne.n	800acc2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	220d      	movs	r2, #13
 800acba:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800acbc:	2300      	movs	r3, #0
 800acbe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800acc0:	e072      	b.n	800ada8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800acc2:	7bbb      	ldrb	r3, [r7, #14]
 800acc4:	2b04      	cmp	r3, #4
 800acc6:	d103      	bne.n	800acd0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	220b      	movs	r2, #11
 800accc:	761a      	strb	r2, [r3, #24]
      break;
 800acce:	e06b      	b.n	800ada8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800acd0:	7bbb      	ldrb	r3, [r7, #14]
 800acd2:	2b05      	cmp	r3, #5
 800acd4:	d168      	bne.n	800ada8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800acd6:	2303      	movs	r3, #3
 800acd8:	73fb      	strb	r3, [r7, #15]
      break;
 800acda:	e065      	b.n	800ada8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	795b      	ldrb	r3, [r3, #5]
 800ace0:	2201      	movs	r2, #1
 800ace2:	9200      	str	r2, [sp, #0]
 800ace4:	2200      	movs	r2, #0
 800ace6:	2100      	movs	r1, #0
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f000 f87f 	bl	800adec <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800acf4:	b29a      	uxth	r2, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	220a      	movs	r2, #10
 800acfe:	761a      	strb	r2, [r3, #24]
      break;
 800ad00:	e055      	b.n	800adae <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	795b      	ldrb	r3, [r3, #5]
 800ad06:	4619      	mov	r1, r3
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f000 fc3d 	bl	800b588 <USBH_LL_GetURBState>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ad12:	7bbb      	ldrb	r3, [r7, #14]
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d105      	bne.n	800ad24 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	220d      	movs	r2, #13
 800ad20:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ad22:	e043      	b.n	800adac <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ad24:	7bbb      	ldrb	r3, [r7, #14]
 800ad26:	2b02      	cmp	r3, #2
 800ad28:	d103      	bne.n	800ad32 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2209      	movs	r2, #9
 800ad2e:	761a      	strb	r2, [r3, #24]
      break;
 800ad30:	e03c      	b.n	800adac <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800ad32:	7bbb      	ldrb	r3, [r7, #14]
 800ad34:	2b04      	cmp	r3, #4
 800ad36:	d139      	bne.n	800adac <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	220b      	movs	r2, #11
 800ad3c:	761a      	strb	r2, [r3, #24]
      break;
 800ad3e:	e035      	b.n	800adac <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	7e5b      	ldrb	r3, [r3, #25]
 800ad44:	3301      	adds	r3, #1
 800ad46:	b2da      	uxtb	r2, r3
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	765a      	strb	r2, [r3, #25]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	7e5b      	ldrb	r3, [r3, #25]
 800ad50:	2b02      	cmp	r3, #2
 800ad52:	d806      	bhi.n	800ad62 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2201      	movs	r2, #1
 800ad58:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2201      	movs	r2, #1
 800ad5e:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ad60:	e025      	b.n	800adae <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ad68:	2106      	movs	r1, #6
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2200      	movs	r2, #0
 800ad72:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	795b      	ldrb	r3, [r3, #5]
 800ad78:	4619      	mov	r1, r3
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 f90c 	bl	800af98 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	791b      	ldrb	r3, [r3, #4]
 800ad84:	4619      	mov	r1, r3
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f000 f906 	bl	800af98 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ad92:	2302      	movs	r3, #2
 800ad94:	73fb      	strb	r3, [r7, #15]
      break;
 800ad96:	e00a      	b.n	800adae <USBH_HandleControl+0x2de>

    default:
      break;
 800ad98:	bf00      	nop
 800ad9a:	e008      	b.n	800adae <USBH_HandleControl+0x2de>
      break;
 800ad9c:	bf00      	nop
 800ad9e:	e006      	b.n	800adae <USBH_HandleControl+0x2de>
      break;
 800ada0:	bf00      	nop
 800ada2:	e004      	b.n	800adae <USBH_HandleControl+0x2de>
      break;
 800ada4:	bf00      	nop
 800ada6:	e002      	b.n	800adae <USBH_HandleControl+0x2de>
      break;
 800ada8:	bf00      	nop
 800adaa:	e000      	b.n	800adae <USBH_HandleControl+0x2de>
      break;
 800adac:	bf00      	nop
  }

  return status;
 800adae:	7bfb      	ldrb	r3, [r7, #15]
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3710      	adds	r7, #16
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}

0800adb8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b088      	sub	sp, #32
 800adbc:	af04      	add	r7, sp, #16
 800adbe:	60f8      	str	r0, [r7, #12]
 800adc0:	60b9      	str	r1, [r7, #8]
 800adc2:	4613      	mov	r3, r2
 800adc4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800adc6:	79f9      	ldrb	r1, [r7, #7]
 800adc8:	2300      	movs	r3, #0
 800adca:	9303      	str	r3, [sp, #12]
 800adcc:	2308      	movs	r3, #8
 800adce:	9302      	str	r3, [sp, #8]
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	9301      	str	r3, [sp, #4]
 800add4:	2300      	movs	r3, #0
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	2300      	movs	r3, #0
 800adda:	2200      	movs	r2, #0
 800addc:	68f8      	ldr	r0, [r7, #12]
 800adde:	f000 fba2 	bl	800b526 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800ade2:	2300      	movs	r3, #0
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	3710      	adds	r7, #16
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}

0800adec <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b088      	sub	sp, #32
 800adf0:	af04      	add	r7, sp, #16
 800adf2:	60f8      	str	r0, [r7, #12]
 800adf4:	60b9      	str	r1, [r7, #8]
 800adf6:	4611      	mov	r1, r2
 800adf8:	461a      	mov	r2, r3
 800adfa:	460b      	mov	r3, r1
 800adfc:	80fb      	strh	r3, [r7, #6]
 800adfe:	4613      	mov	r3, r2
 800ae00:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d001      	beq.n	800ae10 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ae10:	7979      	ldrb	r1, [r7, #5]
 800ae12:	7e3b      	ldrb	r3, [r7, #24]
 800ae14:	9303      	str	r3, [sp, #12]
 800ae16:	88fb      	ldrh	r3, [r7, #6]
 800ae18:	9302      	str	r3, [sp, #8]
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	9301      	str	r3, [sp, #4]
 800ae1e:	2301      	movs	r3, #1
 800ae20:	9300      	str	r3, [sp, #0]
 800ae22:	2300      	movs	r3, #0
 800ae24:	2200      	movs	r2, #0
 800ae26:	68f8      	ldr	r0, [r7, #12]
 800ae28:	f000 fb7d 	bl	800b526 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800ae2c:	2300      	movs	r3, #0
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3710      	adds	r7, #16
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}

0800ae36 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800ae36:	b580      	push	{r7, lr}
 800ae38:	b088      	sub	sp, #32
 800ae3a:	af04      	add	r7, sp, #16
 800ae3c:	60f8      	str	r0, [r7, #12]
 800ae3e:	60b9      	str	r1, [r7, #8]
 800ae40:	4611      	mov	r1, r2
 800ae42:	461a      	mov	r2, r3
 800ae44:	460b      	mov	r3, r1
 800ae46:	80fb      	strh	r3, [r7, #6]
 800ae48:	4613      	mov	r3, r2
 800ae4a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ae4c:	7979      	ldrb	r1, [r7, #5]
 800ae4e:	2300      	movs	r3, #0
 800ae50:	9303      	str	r3, [sp, #12]
 800ae52:	88fb      	ldrh	r3, [r7, #6]
 800ae54:	9302      	str	r3, [sp, #8]
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	9301      	str	r3, [sp, #4]
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	9300      	str	r3, [sp, #0]
 800ae5e:	2300      	movs	r3, #0
 800ae60:	2201      	movs	r2, #1
 800ae62:	68f8      	ldr	r0, [r7, #12]
 800ae64:	f000 fb5f 	bl	800b526 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800ae68:	2300      	movs	r3, #0

}
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	3710      	adds	r7, #16
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}

0800ae72 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800ae72:	b580      	push	{r7, lr}
 800ae74:	b088      	sub	sp, #32
 800ae76:	af04      	add	r7, sp, #16
 800ae78:	60f8      	str	r0, [r7, #12]
 800ae7a:	60b9      	str	r1, [r7, #8]
 800ae7c:	4611      	mov	r1, r2
 800ae7e:	461a      	mov	r2, r3
 800ae80:	460b      	mov	r3, r1
 800ae82:	80fb      	strh	r3, [r7, #6]
 800ae84:	4613      	mov	r3, r2
 800ae86:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d001      	beq.n	800ae96 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ae92:	2300      	movs	r3, #0
 800ae94:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ae96:	7979      	ldrb	r1, [r7, #5]
 800ae98:	7e3b      	ldrb	r3, [r7, #24]
 800ae9a:	9303      	str	r3, [sp, #12]
 800ae9c:	88fb      	ldrh	r3, [r7, #6]
 800ae9e:	9302      	str	r3, [sp, #8]
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	9301      	str	r3, [sp, #4]
 800aea4:	2301      	movs	r3, #1
 800aea6:	9300      	str	r3, [sp, #0]
 800aea8:	2302      	movs	r3, #2
 800aeaa:	2200      	movs	r2, #0
 800aeac:	68f8      	ldr	r0, [r7, #12]
 800aeae:	f000 fb3a 	bl	800b526 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800aeb2:	2300      	movs	r3, #0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3710      	adds	r7, #16
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b088      	sub	sp, #32
 800aec0:	af04      	add	r7, sp, #16
 800aec2:	60f8      	str	r0, [r7, #12]
 800aec4:	60b9      	str	r1, [r7, #8]
 800aec6:	4611      	mov	r1, r2
 800aec8:	461a      	mov	r2, r3
 800aeca:	460b      	mov	r3, r1
 800aecc:	80fb      	strh	r3, [r7, #6]
 800aece:	4613      	mov	r3, r2
 800aed0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800aed2:	7979      	ldrb	r1, [r7, #5]
 800aed4:	2300      	movs	r3, #0
 800aed6:	9303      	str	r3, [sp, #12]
 800aed8:	88fb      	ldrh	r3, [r7, #6]
 800aeda:	9302      	str	r3, [sp, #8]
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	9301      	str	r3, [sp, #4]
 800aee0:	2301      	movs	r3, #1
 800aee2:	9300      	str	r3, [sp, #0]
 800aee4:	2302      	movs	r3, #2
 800aee6:	2201      	movs	r2, #1
 800aee8:	68f8      	ldr	r0, [r7, #12]
 800aeea:	f000 fb1c 	bl	800b526 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800aeee:	2300      	movs	r3, #0
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3710      	adds	r7, #16
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}

0800aef8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b086      	sub	sp, #24
 800aefc:	af04      	add	r7, sp, #16
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	4608      	mov	r0, r1
 800af02:	4611      	mov	r1, r2
 800af04:	461a      	mov	r2, r3
 800af06:	4603      	mov	r3, r0
 800af08:	70fb      	strb	r3, [r7, #3]
 800af0a:	460b      	mov	r3, r1
 800af0c:	70bb      	strb	r3, [r7, #2]
 800af0e:	4613      	mov	r3, r2
 800af10:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800af12:	7878      	ldrb	r0, [r7, #1]
 800af14:	78ba      	ldrb	r2, [r7, #2]
 800af16:	78f9      	ldrb	r1, [r7, #3]
 800af18:	8b3b      	ldrh	r3, [r7, #24]
 800af1a:	9302      	str	r3, [sp, #8]
 800af1c:	7d3b      	ldrb	r3, [r7, #20]
 800af1e:	9301      	str	r3, [sp, #4]
 800af20:	7c3b      	ldrb	r3, [r7, #16]
 800af22:	9300      	str	r3, [sp, #0]
 800af24:	4603      	mov	r3, r0
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 faaf 	bl	800b48a <USBH_LL_OpenPipe>

  return USBH_OK;
 800af2c:	2300      	movs	r3, #0
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}

0800af36 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800af36:	b580      	push	{r7, lr}
 800af38:	b082      	sub	sp, #8
 800af3a:	af00      	add	r7, sp, #0
 800af3c:	6078      	str	r0, [r7, #4]
 800af3e:	460b      	mov	r3, r1
 800af40:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800af42:	78fb      	ldrb	r3, [r7, #3]
 800af44:	4619      	mov	r1, r3
 800af46:	6878      	ldr	r0, [r7, #4]
 800af48:	f000 face 	bl	800b4e8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800af4c:	2300      	movs	r3, #0
}
 800af4e:	4618      	mov	r0, r3
 800af50:	3708      	adds	r7, #8
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}

0800af56 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800af56:	b580      	push	{r7, lr}
 800af58:	b084      	sub	sp, #16
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
 800af5e:	460b      	mov	r3, r1
 800af60:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800af62:	6878      	ldr	r0, [r7, #4]
 800af64:	f000 f836 	bl	800afd4 <USBH_GetFreePipe>
 800af68:	4603      	mov	r3, r0
 800af6a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800af6c:	89fb      	ldrh	r3, [r7, #14]
 800af6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800af72:	4293      	cmp	r3, r2
 800af74:	d00a      	beq.n	800af8c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800af76:	78fa      	ldrb	r2, [r7, #3]
 800af78:	89fb      	ldrh	r3, [r7, #14]
 800af7a:	f003 030f 	and.w	r3, r3, #15
 800af7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800af82:	6879      	ldr	r1, [r7, #4]
 800af84:	33e0      	adds	r3, #224	; 0xe0
 800af86:	009b      	lsls	r3, r3, #2
 800af88:	440b      	add	r3, r1
 800af8a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800af8c:	89fb      	ldrh	r3, [r7, #14]
 800af8e:	b2db      	uxtb	r3, r3
}
 800af90:	4618      	mov	r0, r3
 800af92:	3710      	adds	r7, #16
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}

0800af98 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800af98:	b480      	push	{r7}
 800af9a:	b083      	sub	sp, #12
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	460b      	mov	r3, r1
 800afa2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800afa4:	78fb      	ldrb	r3, [r7, #3]
 800afa6:	2b0a      	cmp	r3, #10
 800afa8:	d80d      	bhi.n	800afc6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800afaa:	78fb      	ldrb	r3, [r7, #3]
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	33e0      	adds	r3, #224	; 0xe0
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	4413      	add	r3, r2
 800afb4:	685a      	ldr	r2, [r3, #4]
 800afb6:	78fb      	ldrb	r3, [r7, #3]
 800afb8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800afbc:	6879      	ldr	r1, [r7, #4]
 800afbe:	33e0      	adds	r3, #224	; 0xe0
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	440b      	add	r3, r1
 800afc4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800afc6:	2300      	movs	r3, #0
}
 800afc8:	4618      	mov	r0, r3
 800afca:	370c      	adds	r7, #12
 800afcc:	46bd      	mov	sp, r7
 800afce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd2:	4770      	bx	lr

0800afd4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800afd4:	b480      	push	{r7}
 800afd6:	b085      	sub	sp, #20
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800afdc:	2300      	movs	r3, #0
 800afde:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800afe0:	2300      	movs	r3, #0
 800afe2:	73fb      	strb	r3, [r7, #15]
 800afe4:	e00f      	b.n	800b006 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800afe6:	7bfb      	ldrb	r3, [r7, #15]
 800afe8:	687a      	ldr	r2, [r7, #4]
 800afea:	33e0      	adds	r3, #224	; 0xe0
 800afec:	009b      	lsls	r3, r3, #2
 800afee:	4413      	add	r3, r2
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d102      	bne.n	800b000 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800affa:	7bfb      	ldrb	r3, [r7, #15]
 800affc:	b29b      	uxth	r3, r3
 800affe:	e007      	b.n	800b010 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800b000:	7bfb      	ldrb	r3, [r7, #15]
 800b002:	3301      	adds	r3, #1
 800b004:	73fb      	strb	r3, [r7, #15]
 800b006:	7bfb      	ldrb	r3, [r7, #15]
 800b008:	2b0a      	cmp	r3, #10
 800b00a:	d9ec      	bls.n	800afe6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b00c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b010:	4618      	mov	r0, r3
 800b012:	3714      	adds	r7, #20
 800b014:	46bd      	mov	sp, r7
 800b016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01a:	4770      	bx	lr

0800b01c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b087      	sub	sp, #28
 800b020:	af00      	add	r7, sp, #0
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	4613      	mov	r3, r2
 800b028:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b02a:	2301      	movs	r3, #1
 800b02c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b02e:	2300      	movs	r3, #0
 800b030:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b032:	4b1f      	ldr	r3, [pc, #124]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b034:	7a5b      	ldrb	r3, [r3, #9]
 800b036:	b2db      	uxtb	r3, r3
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d131      	bne.n	800b0a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b03c:	4b1c      	ldr	r3, [pc, #112]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b03e:	7a5b      	ldrb	r3, [r3, #9]
 800b040:	b2db      	uxtb	r3, r3
 800b042:	461a      	mov	r2, r3
 800b044:	4b1a      	ldr	r3, [pc, #104]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b046:	2100      	movs	r1, #0
 800b048:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b04a:	4b19      	ldr	r3, [pc, #100]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b04c:	7a5b      	ldrb	r3, [r3, #9]
 800b04e:	b2db      	uxtb	r3, r3
 800b050:	4a17      	ldr	r2, [pc, #92]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b052:	009b      	lsls	r3, r3, #2
 800b054:	4413      	add	r3, r2
 800b056:	68fa      	ldr	r2, [r7, #12]
 800b058:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b05a:	4b15      	ldr	r3, [pc, #84]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b05c:	7a5b      	ldrb	r3, [r3, #9]
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	461a      	mov	r2, r3
 800b062:	4b13      	ldr	r3, [pc, #76]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b064:	4413      	add	r3, r2
 800b066:	79fa      	ldrb	r2, [r7, #7]
 800b068:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b06a:	4b11      	ldr	r3, [pc, #68]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b06c:	7a5b      	ldrb	r3, [r3, #9]
 800b06e:	b2db      	uxtb	r3, r3
 800b070:	1c5a      	adds	r2, r3, #1
 800b072:	b2d1      	uxtb	r1, r2
 800b074:	4a0e      	ldr	r2, [pc, #56]	; (800b0b0 <FATFS_LinkDriverEx+0x94>)
 800b076:	7251      	strb	r1, [r2, #9]
 800b078:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b07a:	7dbb      	ldrb	r3, [r7, #22]
 800b07c:	3330      	adds	r3, #48	; 0x30
 800b07e:	b2da      	uxtb	r2, r3
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	3301      	adds	r3, #1
 800b088:	223a      	movs	r2, #58	; 0x3a
 800b08a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	3302      	adds	r3, #2
 800b090:	222f      	movs	r2, #47	; 0x2f
 800b092:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	3303      	adds	r3, #3
 800b098:	2200      	movs	r2, #0
 800b09a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b09c:	2300      	movs	r3, #0
 800b09e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b0a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	371c      	adds	r7, #28
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ac:	4770      	bx	lr
 800b0ae:	bf00      	nop
 800b0b0:	20000108 	.word	0x20000108

0800b0b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b0be:	2200      	movs	r2, #0
 800b0c0:	6839      	ldr	r1, [r7, #0]
 800b0c2:	6878      	ldr	r0, [r7, #4]
 800b0c4:	f7ff ffaa 	bl	800b01c <FATFS_LinkDriverEx>
 800b0c8:	4603      	mov	r3, r0
}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	3708      	adds	r7, #8
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}
	...

0800b0d4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b0d8:	2201      	movs	r2, #1
 800b0da:	490e      	ldr	r1, [pc, #56]	; (800b114 <MX_USB_HOST_Init+0x40>)
 800b0dc:	480e      	ldr	r0, [pc, #56]	; (800b118 <MX_USB_HOST_Init+0x44>)
 800b0de:	f7fe fc45 	bl	800996c <USBH_Init>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d001      	beq.n	800b0ec <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b0e8:	f7f5 ff58 	bl	8000f9c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800b0ec:	490b      	ldr	r1, [pc, #44]	; (800b11c <MX_USB_HOST_Init+0x48>)
 800b0ee:	480a      	ldr	r0, [pc, #40]	; (800b118 <MX_USB_HOST_Init+0x44>)
 800b0f0:	f7fe fcca 	bl	8009a88 <USBH_RegisterClass>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d001      	beq.n	800b0fe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b0fa:	f7f5 ff4f 	bl	8000f9c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b0fe:	4806      	ldr	r0, [pc, #24]	; (800b118 <MX_USB_HOST_Init+0x44>)
 800b100:	f7fe fd4e 	bl	8009ba0 <USBH_Start>
 800b104:	4603      	mov	r3, r0
 800b106:	2b00      	cmp	r3, #0
 800b108:	d001      	beq.n	800b10e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b10a:	f7f5 ff47 	bl	8000f9c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b10e:	bf00      	nop
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	0800b135 	.word	0x0800b135
 800b118:	200033cc 	.word	0x200033cc
 800b11c:	2000000c 	.word	0x2000000c

0800b120 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b124:	4802      	ldr	r0, [pc, #8]	; (800b130 <MX_USB_HOST_Process+0x10>)
 800b126:	f7fe fd4b 	bl	8009bc0 <USBH_Process>
}
 800b12a:	bf00      	nop
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	200033cc 	.word	0x200033cc

0800b134 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b134:	b480      	push	{r7}
 800b136:	b083      	sub	sp, #12
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	460b      	mov	r3, r1
 800b13e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b140:	78fb      	ldrb	r3, [r7, #3]
 800b142:	3b01      	subs	r3, #1
 800b144:	2b04      	cmp	r3, #4
 800b146:	d819      	bhi.n	800b17c <USBH_UserProcess+0x48>
 800b148:	a201      	add	r2, pc, #4	; (adr r2, 800b150 <USBH_UserProcess+0x1c>)
 800b14a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b14e:	bf00      	nop
 800b150:	0800b17d 	.word	0x0800b17d
 800b154:	0800b16d 	.word	0x0800b16d
 800b158:	0800b17d 	.word	0x0800b17d
 800b15c:	0800b175 	.word	0x0800b175
 800b160:	0800b165 	.word	0x0800b165
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b164:	4b09      	ldr	r3, [pc, #36]	; (800b18c <USBH_UserProcess+0x58>)
 800b166:	2203      	movs	r2, #3
 800b168:	701a      	strb	r2, [r3, #0]
  break;
 800b16a:	e008      	b.n	800b17e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b16c:	4b07      	ldr	r3, [pc, #28]	; (800b18c <USBH_UserProcess+0x58>)
 800b16e:	2202      	movs	r2, #2
 800b170:	701a      	strb	r2, [r3, #0]
  break;
 800b172:	e004      	b.n	800b17e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b174:	4b05      	ldr	r3, [pc, #20]	; (800b18c <USBH_UserProcess+0x58>)
 800b176:	2201      	movs	r2, #1
 800b178:	701a      	strb	r2, [r3, #0]
  break;
 800b17a:	e000      	b.n	800b17e <USBH_UserProcess+0x4a>

  default:
  break;
 800b17c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b17e:	bf00      	nop
 800b180:	370c      	adds	r7, #12
 800b182:	46bd      	mov	sp, r7
 800b184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b188:	4770      	bx	lr
 800b18a:	bf00      	nop
 800b18c:	20000114 	.word	0x20000114

0800b190 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b08a      	sub	sp, #40	; 0x28
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b198:	f107 0314 	add.w	r3, r7, #20
 800b19c:	2200      	movs	r2, #0
 800b19e:	601a      	str	r2, [r3, #0]
 800b1a0:	605a      	str	r2, [r3, #4]
 800b1a2:	609a      	str	r2, [r3, #8]
 800b1a4:	60da      	str	r2, [r3, #12]
 800b1a6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b1b0:	d147      	bne.n	800b242 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	613b      	str	r3, [r7, #16]
 800b1b6:	4b25      	ldr	r3, [pc, #148]	; (800b24c <HAL_HCD_MspInit+0xbc>)
 800b1b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1ba:	4a24      	ldr	r2, [pc, #144]	; (800b24c <HAL_HCD_MspInit+0xbc>)
 800b1bc:	f043 0301 	orr.w	r3, r3, #1
 800b1c0:	6313      	str	r3, [r2, #48]	; 0x30
 800b1c2:	4b22      	ldr	r3, [pc, #136]	; (800b24c <HAL_HCD_MspInit+0xbc>)
 800b1c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1c6:	f003 0301 	and.w	r3, r3, #1
 800b1ca:	613b      	str	r3, [r7, #16]
 800b1cc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800b1ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b1d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b1dc:	f107 0314 	add.w	r3, r7, #20
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	481b      	ldr	r0, [pc, #108]	; (800b250 <HAL_HCD_MspInit+0xc0>)
 800b1e4:	f7f7 fc68 	bl	8002ab8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b1e8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b1ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1ee:	2302      	movs	r3, #2
 800b1f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b1fa:	230a      	movs	r3, #10
 800b1fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b1fe:	f107 0314 	add.w	r3, r7, #20
 800b202:	4619      	mov	r1, r3
 800b204:	4812      	ldr	r0, [pc, #72]	; (800b250 <HAL_HCD_MspInit+0xc0>)
 800b206:	f7f7 fc57 	bl	8002ab8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b20a:	4b10      	ldr	r3, [pc, #64]	; (800b24c <HAL_HCD_MspInit+0xbc>)
 800b20c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b20e:	4a0f      	ldr	r2, [pc, #60]	; (800b24c <HAL_HCD_MspInit+0xbc>)
 800b210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b214:	6353      	str	r3, [r2, #52]	; 0x34
 800b216:	2300      	movs	r3, #0
 800b218:	60fb      	str	r3, [r7, #12]
 800b21a:	4b0c      	ldr	r3, [pc, #48]	; (800b24c <HAL_HCD_MspInit+0xbc>)
 800b21c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b21e:	4a0b      	ldr	r2, [pc, #44]	; (800b24c <HAL_HCD_MspInit+0xbc>)
 800b220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b224:	6453      	str	r3, [r2, #68]	; 0x44
 800b226:	4b09      	ldr	r3, [pc, #36]	; (800b24c <HAL_HCD_MspInit+0xbc>)
 800b228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b22a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b22e:	60fb      	str	r3, [r7, #12]
 800b230:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b232:	2200      	movs	r2, #0
 800b234:	2100      	movs	r1, #0
 800b236:	2043      	movs	r0, #67	; 0x43
 800b238:	f7f7 f897 	bl	800236a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b23c:	2043      	movs	r0, #67	; 0x43
 800b23e:	f7f7 f8b0 	bl	80023a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b242:	bf00      	nop
 800b244:	3728      	adds	r7, #40	; 0x28
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}
 800b24a:	bf00      	nop
 800b24c:	40023800 	.word	0x40023800
 800b250:	40020000 	.word	0x40020000

0800b254 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b262:	4618      	mov	r0, r3
 800b264:	f7ff f87f 	bl	800a366 <USBH_LL_IncTimer>
}
 800b268:	bf00      	nop
 800b26a:	3708      	adds	r7, #8
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}

0800b270 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b27e:	4618      	mov	r0, r3
 800b280:	f7ff f8b7 	bl	800a3f2 <USBH_LL_Connect>
}
 800b284:	bf00      	nop
 800b286:	3708      	adds	r7, #8
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b082      	sub	sp, #8
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7ff f8c0 	bl	800a420 <USBH_LL_Disconnect>
}
 800b2a0:	bf00      	nop
 800b2a2:	3708      	adds	r7, #8
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}

0800b2a8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b083      	sub	sp, #12
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	70fb      	strb	r3, [r7, #3]
 800b2b4:	4613      	mov	r3, r2
 800b2b6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b2b8:	bf00      	nop
 800b2ba:	370c      	adds	r7, #12
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c2:	4770      	bx	lr

0800b2c4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b082      	sub	sp, #8
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7ff f871 	bl	800a3ba <USBH_LL_PortEnabled>
}
 800b2d8:	bf00      	nop
 800b2da:	3708      	adds	r7, #8
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}

0800b2e0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b082      	sub	sp, #8
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	f7ff f871 	bl	800a3d6 <USBH_LL_PortDisabled>
}
 800b2f4:	bf00      	nop
 800b2f6:	3708      	adds	r7, #8
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b082      	sub	sp, #8
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b30a:	2b01      	cmp	r3, #1
 800b30c:	d12a      	bne.n	800b364 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b30e:	4a18      	ldr	r2, [pc, #96]	; (800b370 <USBH_LL_Init+0x74>)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	4a15      	ldr	r2, [pc, #84]	; (800b370 <USBH_LL_Init+0x74>)
 800b31a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b31e:	4b14      	ldr	r3, [pc, #80]	; (800b370 <USBH_LL_Init+0x74>)
 800b320:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b324:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b326:	4b12      	ldr	r3, [pc, #72]	; (800b370 <USBH_LL_Init+0x74>)
 800b328:	2208      	movs	r2, #8
 800b32a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b32c:	4b10      	ldr	r3, [pc, #64]	; (800b370 <USBH_LL_Init+0x74>)
 800b32e:	2201      	movs	r2, #1
 800b330:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b332:	4b0f      	ldr	r3, [pc, #60]	; (800b370 <USBH_LL_Init+0x74>)
 800b334:	2200      	movs	r2, #0
 800b336:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b338:	4b0d      	ldr	r3, [pc, #52]	; (800b370 <USBH_LL_Init+0x74>)
 800b33a:	2202      	movs	r2, #2
 800b33c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b33e:	4b0c      	ldr	r3, [pc, #48]	; (800b370 <USBH_LL_Init+0x74>)
 800b340:	2200      	movs	r2, #0
 800b342:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b344:	480a      	ldr	r0, [pc, #40]	; (800b370 <USBH_LL_Init+0x74>)
 800b346:	f7f7 fd84 	bl	8002e52 <HAL_HCD_Init>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d001      	beq.n	800b354 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b350:	f7f5 fe24 	bl	8000f9c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b354:	4806      	ldr	r0, [pc, #24]	; (800b370 <USBH_LL_Init+0x74>)
 800b356:	f7f8 f968 	bl	800362a <HAL_HCD_GetCurrentFrame>
 800b35a:	4603      	mov	r3, r0
 800b35c:	4619      	mov	r1, r3
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f7fe fff2 	bl	800a348 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b364:	2300      	movs	r3, #0
}
 800b366:	4618      	mov	r0, r3
 800b368:	3708      	adds	r7, #8
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	bf00      	nop
 800b370:	200037a4 	.word	0x200037a4

0800b374 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b084      	sub	sp, #16
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b37c:	2300      	movs	r3, #0
 800b37e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b380:	2300      	movs	r3, #0
 800b382:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7f8 f8d7 	bl	800353e <HAL_HCD_Start>
 800b390:	4603      	mov	r3, r0
 800b392:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b394:	7bfb      	ldrb	r3, [r7, #15]
 800b396:	4618      	mov	r0, r3
 800b398:	f000 f98c 	bl	800b6b4 <USBH_Get_USB_Status>
 800b39c:	4603      	mov	r3, r0
 800b39e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	3710      	adds	r7, #16
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b084      	sub	sp, #16
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f7f8 f8df 	bl	8003584 <HAL_HCD_Stop>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b3ca:	7bfb      	ldrb	r3, [r7, #15]
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f000 f971 	bl	800b6b4 <USBH_Get_USB_Status>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	3710      	adds	r7, #16
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}

0800b3e0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b084      	sub	sp, #16
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f7f8 f927 	bl	8003646 <HAL_HCD_GetCurrentSpeed>
 800b3f8:	4603      	mov	r3, r0
 800b3fa:	2b02      	cmp	r3, #2
 800b3fc:	d00c      	beq.n	800b418 <USBH_LL_GetSpeed+0x38>
 800b3fe:	2b02      	cmp	r3, #2
 800b400:	d80d      	bhi.n	800b41e <USBH_LL_GetSpeed+0x3e>
 800b402:	2b00      	cmp	r3, #0
 800b404:	d002      	beq.n	800b40c <USBH_LL_GetSpeed+0x2c>
 800b406:	2b01      	cmp	r3, #1
 800b408:	d003      	beq.n	800b412 <USBH_LL_GetSpeed+0x32>
 800b40a:	e008      	b.n	800b41e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b40c:	2300      	movs	r3, #0
 800b40e:	73fb      	strb	r3, [r7, #15]
    break;
 800b410:	e008      	b.n	800b424 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b412:	2301      	movs	r3, #1
 800b414:	73fb      	strb	r3, [r7, #15]
    break;
 800b416:	e005      	b.n	800b424 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b418:	2302      	movs	r3, #2
 800b41a:	73fb      	strb	r3, [r7, #15]
    break;
 800b41c:	e002      	b.n	800b424 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b41e:	2301      	movs	r3, #1
 800b420:	73fb      	strb	r3, [r7, #15]
    break;
 800b422:	bf00      	nop
  }
  return  speed;
 800b424:	7bfb      	ldrb	r3, [r7, #15]
}
 800b426:	4618      	mov	r0, r3
 800b428:	3710      	adds	r7, #16
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}

0800b42e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b42e:	b580      	push	{r7, lr}
 800b430:	b084      	sub	sp, #16
 800b432:	af00      	add	r7, sp, #0
 800b434:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b436:	2300      	movs	r3, #0
 800b438:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b43a:	2300      	movs	r3, #0
 800b43c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b444:	4618      	mov	r0, r3
 800b446:	f7f8 f8ba 	bl	80035be <HAL_HCD_ResetPort>
 800b44a:	4603      	mov	r3, r0
 800b44c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b44e:	7bfb      	ldrb	r3, [r7, #15]
 800b450:	4618      	mov	r0, r3
 800b452:	f000 f92f 	bl	800b6b4 <USBH_Get_USB_Status>
 800b456:	4603      	mov	r3, r0
 800b458:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b45a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3710      	adds	r7, #16
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b082      	sub	sp, #8
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	460b      	mov	r3, r1
 800b46e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b476:	78fa      	ldrb	r2, [r7, #3]
 800b478:	4611      	mov	r1, r2
 800b47a:	4618      	mov	r0, r3
 800b47c:	f7f8 f8c1 	bl	8003602 <HAL_HCD_HC_GetXferCount>
 800b480:	4603      	mov	r3, r0
}
 800b482:	4618      	mov	r0, r3
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}

0800b48a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b48a:	b590      	push	{r4, r7, lr}
 800b48c:	b089      	sub	sp, #36	; 0x24
 800b48e:	af04      	add	r7, sp, #16
 800b490:	6078      	str	r0, [r7, #4]
 800b492:	4608      	mov	r0, r1
 800b494:	4611      	mov	r1, r2
 800b496:	461a      	mov	r2, r3
 800b498:	4603      	mov	r3, r0
 800b49a:	70fb      	strb	r3, [r7, #3]
 800b49c:	460b      	mov	r3, r1
 800b49e:	70bb      	strb	r3, [r7, #2]
 800b4a0:	4613      	mov	r3, r2
 800b4a2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b4b2:	787c      	ldrb	r4, [r7, #1]
 800b4b4:	78ba      	ldrb	r2, [r7, #2]
 800b4b6:	78f9      	ldrb	r1, [r7, #3]
 800b4b8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b4ba:	9302      	str	r3, [sp, #8]
 800b4bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b4c0:	9301      	str	r3, [sp, #4]
 800b4c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b4c6:	9300      	str	r3, [sp, #0]
 800b4c8:	4623      	mov	r3, r4
 800b4ca:	f7f7 fd24 	bl	8002f16 <HAL_HCD_HC_Init>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b4d2:	7bfb      	ldrb	r3, [r7, #15]
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f000 f8ed 	bl	800b6b4 <USBH_Get_USB_Status>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4de:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3714      	adds	r7, #20
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd90      	pop	{r4, r7, pc}

0800b4e8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b084      	sub	sp, #16
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	460b      	mov	r3, r1
 800b4f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b502:	78fa      	ldrb	r2, [r7, #3]
 800b504:	4611      	mov	r1, r2
 800b506:	4618      	mov	r0, r3
 800b508:	f7f7 fd94 	bl	8003034 <HAL_HCD_HC_Halt>
 800b50c:	4603      	mov	r3, r0
 800b50e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b510:	7bfb      	ldrb	r3, [r7, #15]
 800b512:	4618      	mov	r0, r3
 800b514:	f000 f8ce 	bl	800b6b4 <USBH_Get_USB_Status>
 800b518:	4603      	mov	r3, r0
 800b51a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b51c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3710      	adds	r7, #16
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}

0800b526 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b526:	b590      	push	{r4, r7, lr}
 800b528:	b089      	sub	sp, #36	; 0x24
 800b52a:	af04      	add	r7, sp, #16
 800b52c:	6078      	str	r0, [r7, #4]
 800b52e:	4608      	mov	r0, r1
 800b530:	4611      	mov	r1, r2
 800b532:	461a      	mov	r2, r3
 800b534:	4603      	mov	r3, r0
 800b536:	70fb      	strb	r3, [r7, #3]
 800b538:	460b      	mov	r3, r1
 800b53a:	70bb      	strb	r3, [r7, #2]
 800b53c:	4613      	mov	r3, r2
 800b53e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b544:	2300      	movs	r3, #0
 800b546:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b54e:	787c      	ldrb	r4, [r7, #1]
 800b550:	78ba      	ldrb	r2, [r7, #2]
 800b552:	78f9      	ldrb	r1, [r7, #3]
 800b554:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b558:	9303      	str	r3, [sp, #12]
 800b55a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b55c:	9302      	str	r3, [sp, #8]
 800b55e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b560:	9301      	str	r3, [sp, #4]
 800b562:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b566:	9300      	str	r3, [sp, #0]
 800b568:	4623      	mov	r3, r4
 800b56a:	f7f7 fd87 	bl	800307c <HAL_HCD_HC_SubmitRequest>
 800b56e:	4603      	mov	r3, r0
 800b570:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b572:	7bfb      	ldrb	r3, [r7, #15]
 800b574:	4618      	mov	r0, r3
 800b576:	f000 f89d 	bl	800b6b4 <USBH_Get_USB_Status>
 800b57a:	4603      	mov	r3, r0
 800b57c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b57e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b580:	4618      	mov	r0, r3
 800b582:	3714      	adds	r7, #20
 800b584:	46bd      	mov	sp, r7
 800b586:	bd90      	pop	{r4, r7, pc}

0800b588 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b082      	sub	sp, #8
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	460b      	mov	r3, r1
 800b592:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b59a:	78fa      	ldrb	r2, [r7, #3]
 800b59c:	4611      	mov	r1, r2
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f7f8 f81b 	bl	80035da <HAL_HCD_HC_GetURBState>
 800b5a4:	4603      	mov	r3, r0
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3708      	adds	r7, #8
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}

0800b5ae <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b5ae:	b580      	push	{r7, lr}
 800b5b0:	b082      	sub	sp, #8
 800b5b2:	af00      	add	r7, sp, #0
 800b5b4:	6078      	str	r0, [r7, #4]
 800b5b6:	460b      	mov	r3, r1
 800b5b8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b5c0:	2b01      	cmp	r3, #1
 800b5c2:	d103      	bne.n	800b5cc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b5c4:	78fb      	ldrb	r3, [r7, #3]
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f000 f8a0 	bl	800b70c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b5cc:	20c8      	movs	r0, #200	; 0xc8
 800b5ce:	f7f6 fdcd 	bl	800216c <HAL_Delay>
  return USBH_OK;
 800b5d2:	2300      	movs	r3, #0
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	3708      	adds	r7, #8
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	bd80      	pop	{r7, pc}

0800b5dc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b085      	sub	sp, #20
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	70fb      	strb	r3, [r7, #3]
 800b5e8:	4613      	mov	r3, r2
 800b5ea:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b5f2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b5f4:	78fb      	ldrb	r3, [r7, #3]
 800b5f6:	68fa      	ldr	r2, [r7, #12]
 800b5f8:	212c      	movs	r1, #44	; 0x2c
 800b5fa:	fb01 f303 	mul.w	r3, r1, r3
 800b5fe:	4413      	add	r3, r2
 800b600:	333b      	adds	r3, #59	; 0x3b
 800b602:	781b      	ldrb	r3, [r3, #0]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d009      	beq.n	800b61c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b608:	78fb      	ldrb	r3, [r7, #3]
 800b60a:	68fa      	ldr	r2, [r7, #12]
 800b60c:	212c      	movs	r1, #44	; 0x2c
 800b60e:	fb01 f303 	mul.w	r3, r1, r3
 800b612:	4413      	add	r3, r2
 800b614:	3354      	adds	r3, #84	; 0x54
 800b616:	78ba      	ldrb	r2, [r7, #2]
 800b618:	701a      	strb	r2, [r3, #0]
 800b61a:	e008      	b.n	800b62e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b61c:	78fb      	ldrb	r3, [r7, #3]
 800b61e:	68fa      	ldr	r2, [r7, #12]
 800b620:	212c      	movs	r1, #44	; 0x2c
 800b622:	fb01 f303 	mul.w	r3, r1, r3
 800b626:	4413      	add	r3, r2
 800b628:	3355      	adds	r3, #85	; 0x55
 800b62a:	78ba      	ldrb	r2, [r7, #2]
 800b62c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b62e:	2300      	movs	r3, #0
}
 800b630:	4618      	mov	r0, r3
 800b632:	3714      	adds	r7, #20
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr

0800b63c <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b085      	sub	sp, #20
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	460b      	mov	r3, r1
 800b646:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800b648:	2300      	movs	r3, #0
 800b64a:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b652:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800b654:	78fb      	ldrb	r3, [r7, #3]
 800b656:	68ba      	ldr	r2, [r7, #8]
 800b658:	212c      	movs	r1, #44	; 0x2c
 800b65a:	fb01 f303 	mul.w	r3, r1, r3
 800b65e:	4413      	add	r3, r2
 800b660:	333b      	adds	r3, #59	; 0x3b
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d009      	beq.n	800b67c <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800b668:	78fb      	ldrb	r3, [r7, #3]
 800b66a:	68ba      	ldr	r2, [r7, #8]
 800b66c:	212c      	movs	r1, #44	; 0x2c
 800b66e:	fb01 f303 	mul.w	r3, r1, r3
 800b672:	4413      	add	r3, r2
 800b674:	3354      	adds	r3, #84	; 0x54
 800b676:	781b      	ldrb	r3, [r3, #0]
 800b678:	73fb      	strb	r3, [r7, #15]
 800b67a:	e008      	b.n	800b68e <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800b67c:	78fb      	ldrb	r3, [r7, #3]
 800b67e:	68ba      	ldr	r2, [r7, #8]
 800b680:	212c      	movs	r1, #44	; 0x2c
 800b682:	fb01 f303 	mul.w	r3, r1, r3
 800b686:	4413      	add	r3, r2
 800b688:	3355      	adds	r3, #85	; 0x55
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800b68e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b690:	4618      	mov	r0, r3
 800b692:	3714      	adds	r7, #20
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b082      	sub	sp, #8
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f7f6 fd61 	bl	800216c <HAL_Delay>
}
 800b6aa:	bf00      	nop
 800b6ac:	3708      	adds	r7, #8
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}
	...

0800b6b4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b085      	sub	sp, #20
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b6be:	2300      	movs	r3, #0
 800b6c0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b6c2:	79fb      	ldrb	r3, [r7, #7]
 800b6c4:	2b03      	cmp	r3, #3
 800b6c6:	d817      	bhi.n	800b6f8 <USBH_Get_USB_Status+0x44>
 800b6c8:	a201      	add	r2, pc, #4	; (adr r2, 800b6d0 <USBH_Get_USB_Status+0x1c>)
 800b6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ce:	bf00      	nop
 800b6d0:	0800b6e1 	.word	0x0800b6e1
 800b6d4:	0800b6e7 	.word	0x0800b6e7
 800b6d8:	0800b6ed 	.word	0x0800b6ed
 800b6dc:	0800b6f3 	.word	0x0800b6f3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	73fb      	strb	r3, [r7, #15]
    break;
 800b6e4:	e00b      	b.n	800b6fe <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	73fb      	strb	r3, [r7, #15]
    break;
 800b6ea:	e008      	b.n	800b6fe <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b6f0:	e005      	b.n	800b6fe <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b6f2:	2302      	movs	r3, #2
 800b6f4:	73fb      	strb	r3, [r7, #15]
    break;
 800b6f6:	e002      	b.n	800b6fe <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b6f8:	2302      	movs	r3, #2
 800b6fa:	73fb      	strb	r3, [r7, #15]
    break;
 800b6fc:	bf00      	nop
  }
  return usb_status;
 800b6fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b700:	4618      	mov	r0, r3
 800b702:	3714      	adds	r7, #20
 800b704:	46bd      	mov	sp, r7
 800b706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70a:	4770      	bx	lr

0800b70c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b084      	sub	sp, #16
 800b710:	af00      	add	r7, sp, #0
 800b712:	4603      	mov	r3, r0
 800b714:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b716:	79fb      	ldrb	r3, [r7, #7]
 800b718:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b71a:	79fb      	ldrb	r3, [r7, #7]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d102      	bne.n	800b726 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b720:	2300      	movs	r3, #0
 800b722:	73fb      	strb	r3, [r7, #15]
 800b724:	e001      	b.n	800b72a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b726:	2301      	movs	r3, #1
 800b728:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b72a:	7bfb      	ldrb	r3, [r7, #15]
 800b72c:	461a      	mov	r2, r3
 800b72e:	2101      	movs	r1, #1
 800b730:	4803      	ldr	r0, [pc, #12]	; (800b740 <MX_DriverVbusFS+0x34>)
 800b732:	f7f7 fb75 	bl	8002e20 <HAL_GPIO_WritePin>
}
 800b736:	bf00      	nop
 800b738:	3710      	adds	r7, #16
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	bf00      	nop
 800b740:	40020800 	.word	0x40020800

0800b744 <__errno>:
 800b744:	4b01      	ldr	r3, [pc, #4]	; (800b74c <__errno+0x8>)
 800b746:	6818      	ldr	r0, [r3, #0]
 800b748:	4770      	bx	lr
 800b74a:	bf00      	nop
 800b74c:	2000002c 	.word	0x2000002c

0800b750 <__libc_init_array>:
 800b750:	b570      	push	{r4, r5, r6, lr}
 800b752:	4d0d      	ldr	r5, [pc, #52]	; (800b788 <__libc_init_array+0x38>)
 800b754:	4c0d      	ldr	r4, [pc, #52]	; (800b78c <__libc_init_array+0x3c>)
 800b756:	1b64      	subs	r4, r4, r5
 800b758:	10a4      	asrs	r4, r4, #2
 800b75a:	2600      	movs	r6, #0
 800b75c:	42a6      	cmp	r6, r4
 800b75e:	d109      	bne.n	800b774 <__libc_init_array+0x24>
 800b760:	4d0b      	ldr	r5, [pc, #44]	; (800b790 <__libc_init_array+0x40>)
 800b762:	4c0c      	ldr	r4, [pc, #48]	; (800b794 <__libc_init_array+0x44>)
 800b764:	f000 f906 	bl	800b974 <_init>
 800b768:	1b64      	subs	r4, r4, r5
 800b76a:	10a4      	asrs	r4, r4, #2
 800b76c:	2600      	movs	r6, #0
 800b76e:	42a6      	cmp	r6, r4
 800b770:	d105      	bne.n	800b77e <__libc_init_array+0x2e>
 800b772:	bd70      	pop	{r4, r5, r6, pc}
 800b774:	f855 3b04 	ldr.w	r3, [r5], #4
 800b778:	4798      	blx	r3
 800b77a:	3601      	adds	r6, #1
 800b77c:	e7ee      	b.n	800b75c <__libc_init_array+0xc>
 800b77e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b782:	4798      	blx	r3
 800b784:	3601      	adds	r6, #1
 800b786:	e7f2      	b.n	800b76e <__libc_init_array+0x1e>
 800b788:	0800bcdc 	.word	0x0800bcdc
 800b78c:	0800bcdc 	.word	0x0800bcdc
 800b790:	0800bcdc 	.word	0x0800bcdc
 800b794:	0800bce0 	.word	0x0800bce0

0800b798 <malloc>:
 800b798:	4b02      	ldr	r3, [pc, #8]	; (800b7a4 <malloc+0xc>)
 800b79a:	4601      	mov	r1, r0
 800b79c:	6818      	ldr	r0, [r3, #0]
 800b79e:	f000 b871 	b.w	800b884 <_malloc_r>
 800b7a2:	bf00      	nop
 800b7a4:	2000002c 	.word	0x2000002c

0800b7a8 <free>:
 800b7a8:	4b02      	ldr	r3, [pc, #8]	; (800b7b4 <free+0xc>)
 800b7aa:	4601      	mov	r1, r0
 800b7ac:	6818      	ldr	r0, [r3, #0]
 800b7ae:	f000 b819 	b.w	800b7e4 <_free_r>
 800b7b2:	bf00      	nop
 800b7b4:	2000002c 	.word	0x2000002c

0800b7b8 <memcpy>:
 800b7b8:	440a      	add	r2, r1
 800b7ba:	4291      	cmp	r1, r2
 800b7bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7c0:	d100      	bne.n	800b7c4 <memcpy+0xc>
 800b7c2:	4770      	bx	lr
 800b7c4:	b510      	push	{r4, lr}
 800b7c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7ce:	4291      	cmp	r1, r2
 800b7d0:	d1f9      	bne.n	800b7c6 <memcpy+0xe>
 800b7d2:	bd10      	pop	{r4, pc}

0800b7d4 <memset>:
 800b7d4:	4402      	add	r2, r0
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d100      	bne.n	800b7de <memset+0xa>
 800b7dc:	4770      	bx	lr
 800b7de:	f803 1b01 	strb.w	r1, [r3], #1
 800b7e2:	e7f9      	b.n	800b7d8 <memset+0x4>

0800b7e4 <_free_r>:
 800b7e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b7e6:	2900      	cmp	r1, #0
 800b7e8:	d048      	beq.n	800b87c <_free_r+0x98>
 800b7ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7ee:	9001      	str	r0, [sp, #4]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	f1a1 0404 	sub.w	r4, r1, #4
 800b7f6:	bfb8      	it	lt
 800b7f8:	18e4      	addlt	r4, r4, r3
 800b7fa:	f000 f8ad 	bl	800b958 <__malloc_lock>
 800b7fe:	4a20      	ldr	r2, [pc, #128]	; (800b880 <_free_r+0x9c>)
 800b800:	9801      	ldr	r0, [sp, #4]
 800b802:	6813      	ldr	r3, [r2, #0]
 800b804:	4615      	mov	r5, r2
 800b806:	b933      	cbnz	r3, 800b816 <_free_r+0x32>
 800b808:	6063      	str	r3, [r4, #4]
 800b80a:	6014      	str	r4, [r2, #0]
 800b80c:	b003      	add	sp, #12
 800b80e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b812:	f000 b8a7 	b.w	800b964 <__malloc_unlock>
 800b816:	42a3      	cmp	r3, r4
 800b818:	d90b      	bls.n	800b832 <_free_r+0x4e>
 800b81a:	6821      	ldr	r1, [r4, #0]
 800b81c:	1862      	adds	r2, r4, r1
 800b81e:	4293      	cmp	r3, r2
 800b820:	bf04      	itt	eq
 800b822:	681a      	ldreq	r2, [r3, #0]
 800b824:	685b      	ldreq	r3, [r3, #4]
 800b826:	6063      	str	r3, [r4, #4]
 800b828:	bf04      	itt	eq
 800b82a:	1852      	addeq	r2, r2, r1
 800b82c:	6022      	streq	r2, [r4, #0]
 800b82e:	602c      	str	r4, [r5, #0]
 800b830:	e7ec      	b.n	800b80c <_free_r+0x28>
 800b832:	461a      	mov	r2, r3
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	b10b      	cbz	r3, 800b83c <_free_r+0x58>
 800b838:	42a3      	cmp	r3, r4
 800b83a:	d9fa      	bls.n	800b832 <_free_r+0x4e>
 800b83c:	6811      	ldr	r1, [r2, #0]
 800b83e:	1855      	adds	r5, r2, r1
 800b840:	42a5      	cmp	r5, r4
 800b842:	d10b      	bne.n	800b85c <_free_r+0x78>
 800b844:	6824      	ldr	r4, [r4, #0]
 800b846:	4421      	add	r1, r4
 800b848:	1854      	adds	r4, r2, r1
 800b84a:	42a3      	cmp	r3, r4
 800b84c:	6011      	str	r1, [r2, #0]
 800b84e:	d1dd      	bne.n	800b80c <_free_r+0x28>
 800b850:	681c      	ldr	r4, [r3, #0]
 800b852:	685b      	ldr	r3, [r3, #4]
 800b854:	6053      	str	r3, [r2, #4]
 800b856:	4421      	add	r1, r4
 800b858:	6011      	str	r1, [r2, #0]
 800b85a:	e7d7      	b.n	800b80c <_free_r+0x28>
 800b85c:	d902      	bls.n	800b864 <_free_r+0x80>
 800b85e:	230c      	movs	r3, #12
 800b860:	6003      	str	r3, [r0, #0]
 800b862:	e7d3      	b.n	800b80c <_free_r+0x28>
 800b864:	6825      	ldr	r5, [r4, #0]
 800b866:	1961      	adds	r1, r4, r5
 800b868:	428b      	cmp	r3, r1
 800b86a:	bf04      	itt	eq
 800b86c:	6819      	ldreq	r1, [r3, #0]
 800b86e:	685b      	ldreq	r3, [r3, #4]
 800b870:	6063      	str	r3, [r4, #4]
 800b872:	bf04      	itt	eq
 800b874:	1949      	addeq	r1, r1, r5
 800b876:	6021      	streq	r1, [r4, #0]
 800b878:	6054      	str	r4, [r2, #4]
 800b87a:	e7c7      	b.n	800b80c <_free_r+0x28>
 800b87c:	b003      	add	sp, #12
 800b87e:	bd30      	pop	{r4, r5, pc}
 800b880:	20000118 	.word	0x20000118

0800b884 <_malloc_r>:
 800b884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b886:	1ccd      	adds	r5, r1, #3
 800b888:	f025 0503 	bic.w	r5, r5, #3
 800b88c:	3508      	adds	r5, #8
 800b88e:	2d0c      	cmp	r5, #12
 800b890:	bf38      	it	cc
 800b892:	250c      	movcc	r5, #12
 800b894:	2d00      	cmp	r5, #0
 800b896:	4606      	mov	r6, r0
 800b898:	db01      	blt.n	800b89e <_malloc_r+0x1a>
 800b89a:	42a9      	cmp	r1, r5
 800b89c:	d903      	bls.n	800b8a6 <_malloc_r+0x22>
 800b89e:	230c      	movs	r3, #12
 800b8a0:	6033      	str	r3, [r6, #0]
 800b8a2:	2000      	movs	r0, #0
 800b8a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8a6:	f000 f857 	bl	800b958 <__malloc_lock>
 800b8aa:	4921      	ldr	r1, [pc, #132]	; (800b930 <_malloc_r+0xac>)
 800b8ac:	680a      	ldr	r2, [r1, #0]
 800b8ae:	4614      	mov	r4, r2
 800b8b0:	b99c      	cbnz	r4, 800b8da <_malloc_r+0x56>
 800b8b2:	4f20      	ldr	r7, [pc, #128]	; (800b934 <_malloc_r+0xb0>)
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	b923      	cbnz	r3, 800b8c2 <_malloc_r+0x3e>
 800b8b8:	4621      	mov	r1, r4
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	f000 f83c 	bl	800b938 <_sbrk_r>
 800b8c0:	6038      	str	r0, [r7, #0]
 800b8c2:	4629      	mov	r1, r5
 800b8c4:	4630      	mov	r0, r6
 800b8c6:	f000 f837 	bl	800b938 <_sbrk_r>
 800b8ca:	1c43      	adds	r3, r0, #1
 800b8cc:	d123      	bne.n	800b916 <_malloc_r+0x92>
 800b8ce:	230c      	movs	r3, #12
 800b8d0:	6033      	str	r3, [r6, #0]
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f000 f846 	bl	800b964 <__malloc_unlock>
 800b8d8:	e7e3      	b.n	800b8a2 <_malloc_r+0x1e>
 800b8da:	6823      	ldr	r3, [r4, #0]
 800b8dc:	1b5b      	subs	r3, r3, r5
 800b8de:	d417      	bmi.n	800b910 <_malloc_r+0x8c>
 800b8e0:	2b0b      	cmp	r3, #11
 800b8e2:	d903      	bls.n	800b8ec <_malloc_r+0x68>
 800b8e4:	6023      	str	r3, [r4, #0]
 800b8e6:	441c      	add	r4, r3
 800b8e8:	6025      	str	r5, [r4, #0]
 800b8ea:	e004      	b.n	800b8f6 <_malloc_r+0x72>
 800b8ec:	6863      	ldr	r3, [r4, #4]
 800b8ee:	42a2      	cmp	r2, r4
 800b8f0:	bf0c      	ite	eq
 800b8f2:	600b      	streq	r3, [r1, #0]
 800b8f4:	6053      	strne	r3, [r2, #4]
 800b8f6:	4630      	mov	r0, r6
 800b8f8:	f000 f834 	bl	800b964 <__malloc_unlock>
 800b8fc:	f104 000b 	add.w	r0, r4, #11
 800b900:	1d23      	adds	r3, r4, #4
 800b902:	f020 0007 	bic.w	r0, r0, #7
 800b906:	1ac2      	subs	r2, r0, r3
 800b908:	d0cc      	beq.n	800b8a4 <_malloc_r+0x20>
 800b90a:	1a1b      	subs	r3, r3, r0
 800b90c:	50a3      	str	r3, [r4, r2]
 800b90e:	e7c9      	b.n	800b8a4 <_malloc_r+0x20>
 800b910:	4622      	mov	r2, r4
 800b912:	6864      	ldr	r4, [r4, #4]
 800b914:	e7cc      	b.n	800b8b0 <_malloc_r+0x2c>
 800b916:	1cc4      	adds	r4, r0, #3
 800b918:	f024 0403 	bic.w	r4, r4, #3
 800b91c:	42a0      	cmp	r0, r4
 800b91e:	d0e3      	beq.n	800b8e8 <_malloc_r+0x64>
 800b920:	1a21      	subs	r1, r4, r0
 800b922:	4630      	mov	r0, r6
 800b924:	f000 f808 	bl	800b938 <_sbrk_r>
 800b928:	3001      	adds	r0, #1
 800b92a:	d1dd      	bne.n	800b8e8 <_malloc_r+0x64>
 800b92c:	e7cf      	b.n	800b8ce <_malloc_r+0x4a>
 800b92e:	bf00      	nop
 800b930:	20000118 	.word	0x20000118
 800b934:	2000011c 	.word	0x2000011c

0800b938 <_sbrk_r>:
 800b938:	b538      	push	{r3, r4, r5, lr}
 800b93a:	4d06      	ldr	r5, [pc, #24]	; (800b954 <_sbrk_r+0x1c>)
 800b93c:	2300      	movs	r3, #0
 800b93e:	4604      	mov	r4, r0
 800b940:	4608      	mov	r0, r1
 800b942:	602b      	str	r3, [r5, #0]
 800b944:	f7f6 fb2e 	bl	8001fa4 <_sbrk>
 800b948:	1c43      	adds	r3, r0, #1
 800b94a:	d102      	bne.n	800b952 <_sbrk_r+0x1a>
 800b94c:	682b      	ldr	r3, [r5, #0]
 800b94e:	b103      	cbz	r3, 800b952 <_sbrk_r+0x1a>
 800b950:	6023      	str	r3, [r4, #0]
 800b952:	bd38      	pop	{r3, r4, r5, pc}
 800b954:	20003aa8 	.word	0x20003aa8

0800b958 <__malloc_lock>:
 800b958:	4801      	ldr	r0, [pc, #4]	; (800b960 <__malloc_lock+0x8>)
 800b95a:	f000 b809 	b.w	800b970 <__retarget_lock_acquire_recursive>
 800b95e:	bf00      	nop
 800b960:	20003ab0 	.word	0x20003ab0

0800b964 <__malloc_unlock>:
 800b964:	4801      	ldr	r0, [pc, #4]	; (800b96c <__malloc_unlock+0x8>)
 800b966:	f000 b804 	b.w	800b972 <__retarget_lock_release_recursive>
 800b96a:	bf00      	nop
 800b96c:	20003ab0 	.word	0x20003ab0

0800b970 <__retarget_lock_acquire_recursive>:
 800b970:	4770      	bx	lr

0800b972 <__retarget_lock_release_recursive>:
 800b972:	4770      	bx	lr

0800b974 <_init>:
 800b974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b976:	bf00      	nop
 800b978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b97a:	bc08      	pop	{r3}
 800b97c:	469e      	mov	lr, r3
 800b97e:	4770      	bx	lr

0800b980 <_fini>:
 800b980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b982:	bf00      	nop
 800b984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b986:	bc08      	pop	{r3}
 800b988:	469e      	mov	lr, r3
 800b98a:	4770      	bx	lr
