{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 22:27:52 2019 " "Info: Processing started: Mon Oct 21 22:27:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BasicGates -c BasicGates " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BasicGates -c BasicGates" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_and.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file generic_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_AND-behavioral " "Info: Found design unit 1: Generic_AND-behavioral" {  } { { "Generic_AND.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/Generic_AND.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generic_AND " "Info: Found entity 1: Generic_AND" {  } { { "Generic_AND.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/Generic_AND.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_GATE-behavioral " "Info: Found design unit 1: AND_GATE-behavioral" {  } { { "AND_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AND_GATE.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Info: Found entity 1: AND_GATE" {  } { { "AND_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AND_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-behavioral " "Info: Found design unit 1: OR_GATE-behavioral" {  } { { "OR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/OR_GATE.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Info: Found entity 1: OR_GATE" {  } { { "OR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/OR_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_GATE-behavioral " "Info: Found design unit 1: NOT_GATE-behavioral" {  } { { "NOT_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/NOT_GATE.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NOT_GATE " "Info: Found entity 1: NOT_GATE" {  } { { "NOT_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/NOT_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_GATE-behavioral " "Info: Found design unit 1: XOR_GATE-behavioral" {  } { { "XOR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/XOR_GATE.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XOR_GATE " "Info: Found entity 1: XOR_GATE" {  } { { "XOR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/XOR_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xnor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR_GATE-behavioral " "Info: Found design unit 1: XNOR_GATE-behavioral" {  } { { "XNOR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/XNOR_GATE.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XNOR_GATE " "Info: Found entity 1: XNOR_GATE" {  } { { "XNOR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/XNOR_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Generic_AND " "Info: Elaborating entity \"Generic_AND\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE AND_GATE:Gate1 " "Info: Elaborating entity \"AND_GATE\" for hierarchy \"AND_GATE:Gate1\"" {  } { { "Generic_AND.vhd" "Gate1" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/Generic_AND.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BasicGates " "Warning: Ignored assignments for entity \"BasicGates\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity BasicGates -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity BasicGates -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity BasicGates -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity BasicGates -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Info: Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 22:27:54 2019 " "Info: Processing ended: Mon Oct 21 22:27:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
