--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/vmware-shared/sandbox/ece453/l3/iseconfig/filter.filter -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml ece453_top_level.twx ece453_top_level.ncd -o
ece453_top_level.twr ece453_top_level.pcf

Design file:              ece453_top_level.ncd
Physical constraint file: ece453_top_level.pcf
Device,package,speed:     xc3s1500,fg676,-4 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FPGA_CLK1
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
MZB_A<0>      |    0.920(R)|    0.082(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<1>      |    0.900(R)|    0.104(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<2>      |    1.786(R)|   -0.628(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<3>      |    2.388(R)|   -1.112(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<4>      |    1.087(R)|   -0.063(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<5>      |    0.375(R)|    0.527(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<6>      |    0.688(R)|    0.276(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<7>      |    0.398(R)|    0.509(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<8>      |    0.032(R)|    0.801(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<9>      |    0.701(R)|    0.261(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<10>     |    0.798(R)|    0.177(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<11>     |    0.442(R)|    0.460(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<12>     |    0.799(R)|    0.174(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<13>     |    0.860(R)|    0.109(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<14>     |    1.045(R)|   -0.053(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<15>     |    0.895(R)|    0.069(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<16>     |    0.500(R)|    0.392(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<17>     |    0.430(R)|    0.462(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<18>     |    0.613(R)|    0.306(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<19>     |    0.486(R)|    0.415(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<20>     |    0.814(R)|    0.157(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<21>     |    0.430(R)|    0.474(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<22>     |    0.471(R)|    0.431(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<23>     |    0.041(R)|    0.791(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_AS   |    1.738(R)|   -0.588(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE0_B|    1.430(R)|   -0.336(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE1_B|    1.737(R)|   -0.591(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE2_B|    1.712(R)|   -0.572(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE3_B|    2.163(R)|   -0.943(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_RS5_B|    1.797(R)|   -0.638(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_WS5_B|    1.790(R)|   -0.632(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<0>      |    1.267(R)|   -0.203(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>      |    1.330(R)|   -0.251(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>      |    1.371(R)|   -0.297(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>      |    0.943(R)|    0.046(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>      |    0.959(R)|    0.026(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>      |    1.266(R)|   -0.216(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>      |    1.583(R)|   -0.486(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>      |    1.341(R)|   -0.300(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>      |    1.078(R)|   -0.072(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>      |    1.376(R)|   -0.300(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>     |    1.056(R)|   -0.047(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>     |    1.686(R)|   -0.546(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>     |    1.025(R)|   -0.009(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>     |    2.137(R)|   -0.890(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>     |    0.884(R)|    0.103(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>     |    0.873(R)|    0.117(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>     |    1.057(R)|   -0.035(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>     |    1.244(R)|   -0.193(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>     |    1.702(R)|   -0.542(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>     |    1.230(R)|   -0.173(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>     |    1.786(R)|   -0.619(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>     |    1.402(R)|   -0.303(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>     |    1.042(R)|   -0.035(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>     |    1.389(R)|   -0.281(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>     |    1.837(R)|   -0.651(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>     |    0.784(R)|    0.169(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>     |    0.976(R)|    0.019(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>     |    1.120(R)|   -0.087(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>     |    0.875(R)|    0.069(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>     |    0.936(R)|    0.058(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>     |    1.190(R)|   -0.135(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>     |    0.863(R)|    0.157(R)|FPGA_CLK1_BUFGP   |   0.000|
--------------+------------+------------+------------------+--------+

Clock FPGA_CLK1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MZB_D<0>    |   12.683(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>    |   12.233(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>    |   13.066(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>    |   12.919(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>    |   12.526(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>    |   12.938(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>    |   13.261(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>    |   13.650(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>    |   14.330(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>    |   14.385(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>   |   14.691(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>   |   15.123(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>   |   14.756(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>   |   15.464(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>   |   15.106(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>   |   15.107(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>   |   12.932(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>   |   12.582(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>   |   12.924(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>   |   12.724(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>   |   12.723(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>   |   12.918(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>   |   12.867(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>   |   12.886(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>   |   12.939(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>   |   13.280(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>   |   13.262(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>   |   14.367(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>   |   14.010(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>   |   14.386(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>   |   15.033(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>   |   14.756(R)|FPGA_CLK1_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock FPGA_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA_CLK1      |   17.711|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 13 17:35:44 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



