Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\test.qsys --block-symbol-file --output-directory=C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\test --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading nios-party/test.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module Alpha_Blender
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_Clk [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module Audio_Clk
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module Char_Buffer
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding Onchip_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_Memory
Progress: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module RGB_Resampler
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Sys_Clk [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Clk [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_Clk
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test.Char_Buffer: Character Resolution: 80 x 60
Info: test.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: test.RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: test.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: test.Sys_Clk: Refclk Freq: 50.0
Info: test.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\test.qsys --synthesis=VERILOG --output-directory=C:\Users\kolto\Desktop\CPEN_391\l2a-01-triviasoc\nios-party\test\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading nios-party/test.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module Alpha_Blender
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_Clk [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module Audio_Clk
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module Char_Buffer
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding Onchip_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_Memory
Progress: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module RGB_Resampler
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Sys_Clk [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Clk [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_Clk
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test.Char_Buffer: Character Resolution: 80 x 60
Info: test.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: test.RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: test.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: test.Sys_Clk: Refclk Freq: 50.0
Info: test.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: test: Generating test "test" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux_001.sink6
Info: Alpha_Blender: Starting Generation of the Alpha Blender
Info: Alpha_Blender: "test" instantiated altera_up_avalon_video_alpha_blender "Alpha_Blender"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "test" instantiated altera_up_avalon_audio "Audio"
Info: Audio_Clk: "test" instantiated altera_up_avalon_audio_pll "Audio_Clk"
Info: CPU: "test" instantiated altera_nios2_gen2 "CPU"
Info: Char_Buffer: Starting Generation of Character Buffer
Info: Char_Buffer: "test" instantiated altera_up_avalon_video_character_buffer_with_dma "Char_Buffer"
Info: Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: Dual_Clock_FIFO: "test" instantiated altera_up_avalon_video_dual_clock_buffer "Dual_Clock_FIFO"
Info: JTAG: Starting RTL generation for module 'test_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=test_JTAG --dir=C:/Users/kolto/AppData/Local/Temp/alt9418_2778969834571460213.dir/0006_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9418_2778969834571460213.dir/0006_JTAG_gen//test_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'test_JTAG'
Info: JTAG: "test" instantiated altera_avalon_jtag_uart "JTAG"
Info: Pixel_Buffer: Starting Generation of VGA Pixel Buffer
Info: Pixel_Buffer: "test" instantiated altera_up_avalon_video_pixel_buffer_dma "Pixel_Buffer"
Info: RGB_Resampler: Starting Generation of Video RGB Resampler
Info: RGB_Resampler: "test" instantiated altera_up_avalon_video_rgb_resampler "RGB_Resampler"
Info: SDRAM: Starting RTL generation for module 'test_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=test_SDRAM --dir=C:/Users/kolto/AppData/Local/Temp/alt9418_2778969834571460213.dir/0009_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9418_2778969834571460213.dir/0009_SDRAM_gen//test_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'test_SDRAM'
Info: SDRAM: "test" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Sys_Clk: "test" instantiated altera_up_avalon_sys_sdram_pll "Sys_Clk"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "test" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: Video_Clk: "test" instantiated altera_up_avalon_video_pll "Video_Clk"
Info: timer_0: Starting RTL generation for module 'test_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=test_timer_0 --dir=C:/Users/kolto/AppData/Local/Temp/alt9418_2778969834571460213.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9418_2778969834571460213.dir/0011_timer_0_gen//test_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'test_timer_0'
Info: timer_0: "test" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "test" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "test" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "test" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "Audio_Clk" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "Audio_Clk" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'test_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=test_CPU_cpu --dir=C:/Users/kolto/AppData/Local/Temp/alt9418_2778969834571460213.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/kolto/AppData/Local/Temp/alt9418_2778969834571460213.dir/0017_cpu_gen//test_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.03.01 21:23:15 (*) Starting Nios II generation
Info: cpu: # 2023.03.01 21:23:15 (*)   Checking for plaintext license.
Info: cpu: # 2023.03.01 21:23:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.03.01 21:23:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.03.01 21:23:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.03.01 21:23:16 (*)   Plaintext license not found.
Info: cpu: # 2023.03.01 21:23:16 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.03.01 21:23:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.03.01 21:23:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.03.01 21:23:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.03.01 21:23:16 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2023.03.01 21:23:16 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.03.01 21:23:16 (*)   Creating all objects for CPU
Info: cpu: # 2023.03.01 21:23:16 (*)     Testbench
Info: cpu: # 2023.03.01 21:23:16 (*)     Instruction decoding
Info: cpu: # 2023.03.01 21:23:16 (*)       Instruction fields
Info: cpu: # 2023.03.01 21:23:16 (*)       Instruction decodes
Info: cpu: # 2023.03.01 21:23:17 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.03.01 21:23:17 (*)       Instruction controls
Info: cpu: # 2023.03.01 21:23:17 (*)     Pipeline frontend
Info: cpu: # 2023.03.01 21:23:17 (*)     Pipeline backend
Info: cpu: # 2023.03.01 21:23:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.03.01 21:23:20 (*)   Creating encrypted RTL
Info: cpu: # 2023.03.01 21:23:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'test_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "Sys_Clk" instantiated altera_pll "sys_pll"
Info: video_pll: "Video_Clk" instantiated altera_pll "video_pll"
Info: Pixel_Buffer_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Pixel_Buffer_avalon_pixel_dma_master_translator"
Info: Char_Buffer_avalon_char_buffer_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Char_Buffer_avalon_char_buffer_slave_translator"
Info: Pixel_Buffer_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Pixel_Buffer_avalon_pixel_dma_master_agent"
Info: Char_Buffer_avalon_char_buffer_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Char_Buffer_avalon_char_buffer_slave_agent"
Info: Char_Buffer_avalon_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Char_Buffer_avalon_char_buffer_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: Pixel_Buffer_avalon_pixel_dma_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "Pixel_Buffer_avalon_pixel_dma_master_limiter"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Char_Buffer_avalon_char_buffer_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Char_Buffer_avalon_char_buffer_slave_burst_adapter"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Pixel_Buffer_avalon_pixel_dma_master_to_Char_Buffer_avalon_char_control_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Pixel_Buffer_avalon_pixel_dma_master_to_Char_Buffer_avalon_char_control_slave_cmd_width_adapter"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: test: Done "test" with 64 modules, 109 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
