// Seed: 278275402
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri1 id_2
);
  tri0 id_4, id_5, id_6, id_7, id_8;
  module_0(
      id_8
  );
  wire id_9;
  wand id_10, id_11, id_12;
  assign id_8 = id_11;
  supply0 id_13, id_14;
  wire id_15;
  assign id_12 = 1;
  assign id_13 = id_12;
endmodule
module module_2 (
    input  wand  id_0,
    input  wor   id_1,
    output logic id_2,
    input  tri1  id_3
);
  wire id_5, id_6, id_7;
  module_0(
      id_5
  );
  wire id_8;
  always id_2 <= 1;
  wire id_9;
endmodule
