// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "Tgate_width5,Vivado 2018.1" *)
module axi_spi_top_Tgate_width5_0_0(I, O, IO, T);
  input [4:0]I;
  output [4:0]O;
  inout [4:0]IO;
  input T;
endmodule
