Analysis & Synthesis report for y_enhance
Tue Jan 14 19:23:20 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2
 14. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay
 15. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 16. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 17. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 18. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 19. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 20. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 21. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 22. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 23. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 24. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 25. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 26. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 27. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 28. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 29. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 30. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 31. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 32. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 33. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 34. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 35. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 36. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 37. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 38. Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 39. Parameter Settings for User Entity Instance: Top-level Entity: |y_enhance_top
 40. Parameter Settings for User Entity Instance: y_enhance:u_y_enhance
 41. Parameter Settings for User Entity Instance: y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit
 42. Parameter Settings for User Entity Instance: y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit
 43. Parameter Settings for User Entity Instance: y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component
 44. Parameter Settings for User Entity Instance: y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component
 45. Parameter Settings for Inferred Entity Instance: y_enhance:u_y_enhance|lpm_mult:Mult1
 46. Parameter Settings for Inferred Entity Instance: y_enhance:u_y_enhance|lpm_mult:Mult0
 47. altshift_taps Parameter Settings by Entity Instance
 48. lpm_mult Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "y_enhance:u_y_enhance|SQRT:u_SQRT"
 50. Port Connectivity Checks: "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit"
 51. Port Connectivity Checks: "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 14 19:23:20 2020           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; y_enhance                                       ;
; Top-level Entity Name              ; y_enhance_top                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 455                                             ;
;     Total combinational functions  ; 423                                             ;
;     Dedicated logic registers      ; 207                                             ;
; Total registers                    ; 207                                             ;
; Total pins                         ; 21                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 10,208                                          ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22I8L       ;                    ;
; Top-level entity name                                                      ; y_enhance_top      ; y_enhance          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; y_enhance_top.v                  ; yes             ; User Verilog HDL File        ; F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance_top.v            ;         ;
; Matrix_Generate_3X3_8Bit.v       ; yes             ; User Verilog HDL File        ; F:/Mars/Course Design/Current Project/y_enhance_quartus/Matrix_Generate_3X3_8Bit.v ;         ;
; y_enhance.v                      ; yes             ; User Verilog HDL File        ; F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v                ;         ;
; SQRT.v                           ; yes             ; User Wizard-Generated File   ; F:/Mars/Course Design/Current Project/y_enhance_quartus/SQRT.v                     ;         ;
; Line_Shift_RAM_8Bit.v            ; yes             ; User Wizard-Generated File   ; F:/Mars/Course Design/Current Project/y_enhance_quartus/Line_Shift_RAM_8Bit.v      ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/altshift_taps.tdf                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/lpm_counter.inc                       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/lpm_compare.inc                       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/lpm_constant.inc                      ;         ;
; db/shift_taps_7rv.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/shift_taps_7rv.tdf      ;         ;
; db/altsyncram_pja1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/altsyncram_pja1.tdf     ;         ;
; db/cntr_3uf.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/cntr_3uf.tdf            ;         ;
; db/cmpr_7ic.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/cmpr_7ic.tdf            ;         ;
; altsqrt.tdf                      ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf                           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/dffpipe.inc                           ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf                       ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/addcore.inc                           ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/look_add.inc                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/bypassff.inc                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/altshift.inc                          ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/alt_stratix_add_sub.inc               ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/aglobal160.inc                        ;         ;
; db/add_sub_qqc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_qqc.tdf         ;         ;
; db/add_sub_pqc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_pqc.tdf         ;         ;
; db/add_sub_oqc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_oqc.tdf         ;         ;
; db/add_sub_nqc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_nqc.tdf         ;         ;
; db/add_sub_fpc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_fpc.tdf         ;         ;
; db/add_sub_epc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_epc.tdf         ;         ;
; db/add_sub_dpc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_dpc.tdf         ;         ;
; db/add_sub_cpc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_cpc.tdf         ;         ;
; db/add_sub_bpc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_bpc.tdf         ;         ;
; db/add_sub_apc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_apc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_8pc.tdf         ;         ;
; dffpipe.tdf                      ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/dffpipe.tdf                           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/lpm_mult.tdf                          ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; g:/quartus16/quartus/libraries/megafunctions/multcore.inc                          ;         ;
; db/mult_oct.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Mars/Course Design/Current Project/y_enhance_quartus/db/mult_oct.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 455       ;
;                                             ;           ;
; Total combinational functions               ; 423       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 14        ;
;     -- 3 input functions                    ; 252       ;
;     -- <=2 input functions                  ; 157       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 181       ;
;     -- arithmetic mode                      ; 242       ;
;                                             ;           ;
; Total registers                             ; 207       ;
;     -- Dedicated logic registers            ; 207       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 21        ;
; Total memory bits                           ; 10208     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 223       ;
; Total fan-out                               ; 2106      ;
; Average fan-out                             ; 3.04      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                  ; Entity Name              ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |y_enhance_top                                              ; 423 (1)           ; 207 (0)      ; 10208       ; 4            ; 0       ; 2         ; 21   ; 0            ; |y_enhance_top                                                                                                                                                                                                                       ; y_enhance_top            ; work         ;
;    |y_enhance:u_y_enhance|                                  ; 422 (181)         ; 207 (114)    ; 10208       ; 4            ; 0       ; 2         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance                                                                                                                                                                                                 ; y_enhance                ; work         ;
;       |Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit| ; 88 (73)           ; 93 (83)      ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit                                                                                                                                             ; Matrix_Generate_3X3_8Bit ; work         ;
;          |Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|        ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit                                                                                                   ; Line_Shift_RAM_8Bit      ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component|         ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component                                                             ; altshift_taps            ; work         ;
;                |shift_taps_7rv:auto_generated|              ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated                               ; shift_taps_7rv           ; work         ;
;                   |altsyncram_pja1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2   ; altsyncram_pja1          ; work         ;
;                   |cntr_3uf:cntr1|                          ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1                ; cntr_3uf                 ; work         ;
;                      |cmpr_7ic:cmpr4|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4 ; cmpr_7ic                 ; work         ;
;       |SQRT:u_SQRT|                                         ; 153 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT                                                                                                                                                                                     ; SQRT                     ; work         ;
;          |altsqrt:ALTSQRT_component|                        ; 153 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component                                                                                                                                                           ; altsqrt                  ; work         ;
;             |lpm_add_sub:subtractors[10]|                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                               ; lpm_add_sub              ; work         ;
;                |add_sub_qqc:auto_generated|                 ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                    ; add_sub_qqc              ; work         ;
;             |lpm_add_sub:subtractors[1]|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_apc:auto_generated|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                     ; add_sub_apc              ; work         ;
;             |lpm_add_sub:subtractors[2]|                    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_bpc:auto_generated|                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                     ; add_sub_bpc              ; work         ;
;             |lpm_add_sub:subtractors[3]|                    ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_cpc:auto_generated|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                     ; add_sub_cpc              ; work         ;
;             |lpm_add_sub:subtractors[4]|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_dpc:auto_generated|                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                     ; add_sub_dpc              ; work         ;
;             |lpm_add_sub:subtractors[5]|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_epc:auto_generated|                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                     ; add_sub_epc              ; work         ;
;             |lpm_add_sub:subtractors[6]|                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_fpc:auto_generated|                 ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                     ; add_sub_fpc              ; work         ;
;             |lpm_add_sub:subtractors[7]|                    ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_nqc:auto_generated|                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                     ; add_sub_nqc              ; work         ;
;             |lpm_add_sub:subtractors[8]|                    ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_oqc:auto_generated|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                     ; add_sub_oqc              ; work         ;
;             |lpm_add_sub:subtractors[9]|                    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                ; lpm_add_sub              ; work         ;
;                |add_sub_pqc:auto_generated|                 ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                     ; add_sub_pqc              ; work         ;
;       |lpm_mult:Mult0|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|lpm_mult:Mult0                                                                                                                                                                                  ; lpm_mult                 ; work         ;
;          |mult_oct:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                                                          ; mult_oct                 ; work         ;
;       |lpm_mult:Mult1|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|lpm_mult:Mult1                                                                                                                                                                                  ; lpm_mult                 ; work         ;
;          |mult_oct:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |y_enhance_top|y_enhance:u_y_enhance|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                                                          ; mult_oct                 ; work         ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; y_enhance:u_y_enhance|post_img_Y_r[12..15] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4      ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 207   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 197   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |y_enhance_top|y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |y_enhance_top|y_enhance:u_y_enhance|post_img_Y[5]                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |y_enhance_top ;
+----------------+------------+-------------------------------------------------+
; Parameter Name ; Value      ; Type                                            ;
+----------------+------------+-------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                 ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                 ;
+----------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: y_enhance:u_y_enhance ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                      ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit ;
+----------------+------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                          ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                          ;
+----------------+------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                               ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; RAM_Length     ; 1010000000 ; Unsigned Binary                                                                                                                    ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                       ;
; TAP_DISTANCE   ; 1010000000     ; Unsigned Binary                                                                                                                                                      ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_7rv ; Untyped                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 21    ; Signed Integer                                                                  ;
; Q_PORT_WIDTH   ; 11    ; Signed Integer                                                                  ;
; R_PORT_WIDTH   ; 12    ; Signed Integer                                                                  ;
; PIPELINE       ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: y_enhance:u_y_enhance|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 10           ; Untyped               ;
; LPM_WIDTHB                                     ; 10           ; Untyped               ;
; LPM_WIDTHP                                     ; 20           ; Untyped               ;
; LPM_WIDTHR                                     ; 20           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: y_enhance:u_y_enhance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 10           ; Untyped               ;
; LPM_WIDTHB                                     ; 10           ; Untyped               ;
; LPM_WIDTHP                                     ; 20           ; Untyped               ;
; LPM_WIDTHR                                     ; 20           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                         ;
; Entity Instance            ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 1010000000                                                                                                                                                ;
;     -- WIDTH               ; 8                                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 2                                    ;
; Entity Instance                       ; y_enhance:u_y_enhance|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                   ;
;     -- LPM_WIDTHB                     ; 10                                   ;
;     -- LPM_WIDTHP                     ; 20                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; y_enhance:u_y_enhance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                   ;
;     -- LPM_WIDTHB                     ; 10                                   ;
;     -- LPM_WIDTHP                     ; 20                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "y_enhance:u_y_enhance|SQRT:u_SQRT" ;
+-----------+--------+----------+-------------------------------+
; Port      ; Type   ; Severity ; Details                       ;
+-----------+--------+----------+-------------------------------+
; remainder ; Output ; Info     ; Explicitly unconnected        ;
+-----------+--------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; matrix_p22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 207                         ;
;     CLR               ; 97                          ;
;     CLR SLD           ; 20                          ;
;     ENA CLR           ; 80                          ;
;     ENA SLD           ; 10                          ;
; cycloneiii_lcell_comb ; 423                         ;
;     arith             ; 242                         ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 196                         ;
;     normal            ; 181                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 14                          ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 26.30                       ;
; Average LUT depth     ; 7.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Jan 14 19:23:07 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off y_enhance -c y_enhance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file y_enhance_top.v
    Info (12023): Found entity 1: y_enhance_top File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file matrix_generate_3x3_8bit.v
    Info (12023): Found entity 1: Matrix_Generate_3X3_8Bit File: F:/Mars/Course Design/Current Project/y_enhance_quartus/Matrix_Generate_3X3_8Bit.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file y_enhance.v
    Info (12023): Found entity 1: y_enhance File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file sqrt.v
    Info (12023): Found entity 1: SQRT File: F:/Mars/Course Design/Current Project/y_enhance_quartus/SQRT.v Line: 39
Warning (12019): Can't analyze file -- file Sobel_Threshold_Adj.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file line_shift_ram_8bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_8Bit File: F:/Mars/Course Design/Current Project/y_enhance_quartus/Line_Shift_RAM_8Bit.v Line: 39
Info (12127): Elaborating entity "y_enhance_top" for the top level hierarchy
Info (12128): Elaborating entity "y_enhance" for hierarchy "y_enhance:u_y_enhance" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance_top.v Line: 62
Warning (10230): Verilog HDL assignment warning at y_enhance.v(190): truncated value with size 32 to match size of target (8) File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v Line: 190
Info (12128): Elaborating entity "Matrix_Generate_3X3_8Bit" for hierarchy "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v Line: 70
Info (12128): Elaborating entity "Line_Shift_RAM_8Bit" for hierarchy "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/Matrix_Generate_3X3_8Bit.v Line: 82
Info (12128): Elaborating entity "altshift_taps" for hierarchy "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/Line_Shift_RAM_8Bit.v Line: 83
Info (12130): Elaborated megafunction instantiation "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/Line_Shift_RAM_8Bit.v Line: 83
Info (12133): Instantiated megafunction "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: F:/Mars/Course Design/Current Project/y_enhance_quartus/Line_Shift_RAM_8Bit.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1010000000"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf
    Info (12023): Found entity 1: shift_taps_7rv File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/shift_taps_7rv.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_7rv" for hierarchy "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf
    Info (12023): Found entity 1: altsyncram_pja1 File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/altsyncram_pja1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pja1" for hierarchy "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/shift_taps_7rv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/cntr_3uf.tdf Line: 28
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/shift_taps_7rv.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/cmpr_7ic.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/cntr_3uf.tdf Line: 86
Info (12128): Elaborating entity "SQRT" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v Line: 145
Info (12128): Elaborating entity "altsqrt" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/SQRT.v Line: 63
Info (12130): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/SQRT.v Line: 63
Info (12133): Instantiated megafunction "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" with the following parameter: File: F:/Mars/Course Design/Current Project/y_enhance_quartus/SQRT.v Line: 63
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "11"
    Info (12134): Parameter "r_port_width" = "12"
    Info (12134): Parameter "width" = "21"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_qqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_pqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_oqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_nqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_fpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_epc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_dpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_cpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_bpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_apc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated" File: g:/quartus16/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "y_enhance:u_y_enhance|SQRT:u_SQRT|altsqrt:ALTSQRT_component" File: g:/quartus16/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (13014): Ignored 11 buffer(s)
    Info (13016): Ignored 11 CARRY_SUM buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "y_enhance:u_y_enhance|Mult1" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v Line: 133
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "y_enhance:u_y_enhance|Mult0" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v Line: 133
Info (12130): Elaborated megafunction instantiation "y_enhance:u_y_enhance|lpm_mult:Mult1" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v Line: 133
Info (12133): Instantiated megafunction "y_enhance:u_y_enhance|lpm_mult:Mult1" with the following parameter: File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance.v Line: 133
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oct.tdf
    Info (12023): Found entity 1: mult_oct File: F:/Mars/Course Design/Current Project/y_enhance_quartus/db/mult_oct.tdf Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "per_frame_vsync" File: F:/Mars/Course Design/Current Project/y_enhance_quartus/y_enhance_top.v Line: 27
Info (21057): Implemented 496 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 455 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5003 megabytes
    Info: Processing ended: Tue Jan 14 19:23:20 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:25


