****************************************
Report : clock timing
        -type latency
        -launch
        -nworst 1
        -setup
Design : fpga_core
Version: P-2019.03-SP4
Date   : Sun Nov  8 18:28:15 2020
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

  Mode: full_chip
  Clock: CLK

                                                 --- Latency ---
  Clock Pin                             Trans   Source   Offset  Network    Total            Corner
---------------------------------------------------------------------------------------------------
  grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/sky130_fd_sc_hd__sdfxtp_1_0_/CLK    0.162    0.000       --    0.429    0.429 rp-+  nominal
---------------------------------------------------------------------------------------------------

  Mode: full_chip
  Clock: PROG_CLK

                                                 --- Latency ---
  Clock Pin                             Trans   Source   Offset  Network    Total            Corner
---------------------------------------------------------------------------------------------------
  sb_0__2_/mem_right_track_0/sky130_fd_sc_hd__dfxbp_1_1_/CLK    0.347    0.000       --    4.898    4.898 rp-+  nominal
---------------------------------------------------------------------------------------------------
****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : fpga_core
Version: P-2019.03-SP4
Date   : Sun Nov  8 18:28:15 2020
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

  Mode: full_chip
  Clock: CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/sky130_fd_sc_hd__sdfxtp_1_0_/CLK    0.427 rp-+  nominal
  grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/sky130_fd_sc_hd__sdfxtp_1_0_/CLK    0.026    0.000    0.401 rp-+  nominal

---------------------------------------------------------------------------------------------------

  Mode: full_chip
  Clock: PROG_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  cby_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/EMBEDDED_IO_sky130_fd_sc_hd__dfxbp_1_mem/sky130_fd_sc_hd__dfxbp_1_0_/CLK    3.374 rp-+  nominal
  sb_2__0_/mem_top_track_0/sky130_fd_sc_hd__dfxbp_1_0_/CLK    0.949    0.000    2.424 rp-+  nominal

---------------------------------------------------------------------------------------------------
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
Design : fpga_core
Version: P-2019.03-SP4
Date   : Sun Nov  8 18:28:15 2020
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -1.248     -1.248      0.000      0.000      0.000
TNS      -1.390     -1.390      0.000      0.000      0.000
NUM           2          2          0          0          0
--------------------------------------------------------------

1
