TimeQuest Timing Analyzer report for Divider_hd
Sun Nov 15 14:21:43 2015
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk'
 44. Fast 1200mV 0C Model Hold: 'clk'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Progagation Delay
 59. Minimum Progagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; Divider_hd                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX15BF14C6                                      ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 85.17 MHz ; 85.17 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -10.741 ; -835.043          ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.318 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -276.480                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                             ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                              ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.741 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.315     ; 11.421     ;
; -10.659 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.311     ; 11.343     ;
; -10.579 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.312     ; 11.262     ;
; -10.385 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.314     ; 11.066     ;
; -10.294 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.029      ; 11.318     ;
; -10.294 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.029      ; 11.318     ;
; -10.292 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.029      ; 11.316     ;
; -10.292 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.029      ; 11.316     ;
; -10.292 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.029      ; 11.316     ;
; -10.291 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.029      ; 11.315     ;
; -10.212 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.033      ; 11.240     ;
; -10.212 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.033      ; 11.240     ;
; -10.210 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.033      ; 11.238     ;
; -10.210 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.033      ; 11.238     ;
; -10.210 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.033      ; 11.238     ;
; -10.209 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.033      ; 11.237     ;
; -10.182 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.315     ; 10.862     ;
; -10.180 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.012      ; 11.187     ;
; -10.155 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.037      ; 11.187     ;
; -10.155 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.037      ; 11.187     ;
; -10.132 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.032      ; 11.159     ;
; -10.132 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.032      ; 11.159     ;
; -10.130 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.032      ; 11.157     ;
; -10.130 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.032      ; 11.157     ;
; -10.130 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.032      ; 11.157     ;
; -10.129 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.032      ; 11.156     ;
; -10.125 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.075      ; 11.195     ;
; -10.100 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.311     ; 10.784     ;
; -10.098 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.016      ; 11.109     ;
; -10.078 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.040      ; 11.113     ;
; -10.078 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.040      ; 11.113     ;
; -10.076 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.004      ; 11.108     ;
; -10.075 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.028      ; 11.098     ;
; -10.073 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.038      ; 11.106     ;
; -10.073 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.041      ; 11.109     ;
; -10.073 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.041      ; 11.109     ;
; -10.048 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.005      ; 11.081     ;
; -10.043 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.079      ; 11.117     ;
; -10.035 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.312     ; 10.718     ;
; -10.034 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.315     ; 10.714     ;
; -10.018 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.015      ; 11.028     ;
; -9.996  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.044      ; 11.035     ;
; -9.996  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.044      ; 11.035     ;
; -9.994  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 11.030     ;
; -9.993  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.040      ; 11.028     ;
; -9.993  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.040      ; 11.028     ;
; -9.993  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.032      ; 11.020     ;
; -9.991  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.042      ; 11.028     ;
; -9.966  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.009      ; 11.003     ;
; -9.963  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.078      ; 11.036     ;
; -9.938  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.030      ; 10.963     ;
; -9.938  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.030      ; 10.963     ;
; -9.936  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.030      ; 10.961     ;
; -9.936  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.030      ; 10.961     ;
; -9.936  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.030      ; 10.961     ;
; -9.935  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.030      ; 10.960     ;
; -9.919  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; 0.001      ; 10.915     ;
; -9.916  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.043      ; 10.954     ;
; -9.916  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.043      ; 10.954     ;
; -9.914  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.007      ; 10.949     ;
; -9.913  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.031      ; 10.939     ;
; -9.911  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.041      ; 10.947     ;
; -9.891  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.032      ; 10.918     ;
; -9.891  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.032      ; 10.918     ;
; -9.891  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.032      ; 10.918     ;
; -9.891  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 10.918     ;
; -9.891  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[4]                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 10.918     ;
; -9.886  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.008      ; 10.922     ;
; -9.841  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.314     ; 10.522     ;
; -9.837  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; 0.005      ; 10.837     ;
; -9.835  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.002      ; 10.865     ;
; -9.824  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.013      ; 10.832     ;
; -9.809  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.036      ; 10.840     ;
; -9.809  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.036      ; 10.840     ;
; -9.809  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.036      ; 10.840     ;
; -9.809  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.036      ; 10.840     ;
; -9.809  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[4]                                                                                          ; clk          ; clk         ; 1.000        ; 0.036      ; 10.840     ;
; -9.799  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.038      ; 10.832     ;
; -9.799  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.038      ; 10.832     ;
; -9.790  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.004      ; 10.822     ;
; -9.780  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|q_prev_value[1]                                                                                            ; clk          ; clk         ; 1.000        ; 0.029      ; 10.804     ;
; -9.777  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[4]                                                                                           ; clk          ; clk         ; 1.000        ; 0.011      ; 10.783     ;
; -9.777  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[5]                                                                                           ; clk          ; clk         ; 1.000        ; 0.011      ; 10.783     ;
; -9.777  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[5]                                                                                          ; clk          ; clk         ; 1.000        ; 0.011      ; 10.783     ;
; -9.773  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.031      ; 10.799     ;
; -9.769  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.076      ; 10.840     ;
; -9.757  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; 0.004      ; 10.756     ;
; -9.753  ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.006      ; 10.787     ;
; -9.733  ; counter:main_counter|cnt[4]                                                                                                            ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.396     ; 10.332     ;
; -9.729  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.035      ; 10.759     ;
; -9.729  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.035      ; 10.759     ;
; -9.729  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.035      ; 10.759     ;
; -9.729  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.035      ; 10.759     ;
; -9.729  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[4]                                                                                          ; clk          ; clk         ; 1.000        ; 0.035      ; 10.759     ;
; -9.722  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.041      ; 10.758     ;
; -9.722  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.041      ; 10.758     ;
; -9.720  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.005      ; 10.753     ;
; -9.719  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.029      ; 10.743     ;
; -9.717  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.039      ; 10.751     ;
; -9.710  ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[19]                                                               ; clk          ; clk         ; 1.000        ; 0.028      ; 10.733     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.318 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.889      ;
; 0.320 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.383      ; 0.890      ;
; 0.323 ; computation_control_hd:FSM|wr_addr_RAM[3]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.380      ; 0.890      ;
; 0.334 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.380      ; 0.901      ;
; 0.336 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.907      ;
; 0.341 ; computation_control_hd:FSM|computation_cycle[1]                         ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; computation_control_hd:FSM|computation_cycle[2]                         ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; computation_control_hd:FSM|computation_cycle[4]                         ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; computation_control_hd:FSM|computation_cycle[5]                         ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; computation_control_hd:FSM|computation_cycle[6]                         ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; computation_control_hd:FSM|fixing                                       ; computation_control_hd:FSM|fixing                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; computation_control_hd:FSM|computation_cycle[0]                         ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.350 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.921      ;
; 0.355 ; computation_control_hd:FSM|hd_d                                         ; computation_control_hd:FSM|hd_d                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; computation_control_hd:FSM|hd_x                                         ; computation_control_hd:FSM|hd_x                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; computation_control_hd:FSM|computation_cycle[3]                         ; computation_control_hd:FSM|computation_cycle[3]                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; computation_control_hd:FSM|prev_STATE.ERROR                             ; computation_control_hd:FSM|prev_STATE.ERROR                                                                                            ; clk          ; clk         ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; computation_control_hd:FSM|fix_next_state                               ; computation_control_hd:FSM|fix_next_state                                                                                              ; clk          ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; computation_control_hd:FSM|STATE[1]                                     ; computation_control_hd:FSM|STATE[1]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; computation_control_hd:FSM|hd_z                                         ; computation_control_hd:FSM|hd_z                                                                                                        ; clk          ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; computation_control_hd:FSM|wr_addr_RAM[6]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.380      ; 0.924      ;
; 0.377 ; counter:main_counter|cnt[8]                                             ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.612      ;
; 0.392 ; computation_control_hd:FSM|rd_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.317      ; 0.896      ;
; 0.392 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.317      ; 0.896      ;
; 0.407 ; computation_control_hd:FSM|rd_addr_RAM[3]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.317      ; 0.911      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[0]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.462 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.393      ; 1.012      ;
; 0.480 ; computing_w_value:W_block|d_plus_delayed[3]                             ; computing_w_value:W_block|cin_one[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.078      ; 0.715      ;
; 0.480 ; computing_v_value:V_block|cin_one[0]                                    ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.417      ; 1.054      ;
; 0.543 ; computation_control_hd:FSM|rd_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[4]                                                                 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.764      ;
; 0.545 ; computation_control_hd:FSM|rd_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.766      ;
; 0.545 ; computation_control_hd:FSM|wr_addr_RAM[5]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.380      ; 1.112      ;
; 0.555 ; computation_control_hd:FSM|wr_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.380      ; 1.122      ;
; 0.560 ; counter:main_counter|cnt[1]                                             ; counter:main_counter|cnt[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.795      ;
; 0.565 ; counter:main_counter|cnt[5]                                             ; counter:main_counter|cnt[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.800      ;
; 0.568 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.803      ;
; 0.580 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.383      ; 1.150      ;
; 0.580 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|cin_one[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.078      ; 0.815      ;
; 0.581 ; counter:main_counter|cnt[4]                                             ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.816      ;
; 0.584 ; counter:main_counter|cnt[7]                                             ; counter:main_counter|cnt[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.819      ;
; 0.587 ; counter:main_counter|cnt[6]                                             ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.822      ;
; 0.592 ; counter:main_counter|cnt[3]                                             ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.827      ;
; 0.596 ; computation_control_hd:FSM|hd_x                                         ; computation_control_hd:FSM|hd_d                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 0.818      ;
; 0.599 ; computation_control_hd:FSM|hd_d                                         ; computation_control_hd:FSM|hd_x                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 0.821      ;
; 0.665 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.065      ; 0.887      ;
; 0.674 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.895      ;
; 0.678 ; counter:main_counter|cnt[3]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.060      ; 0.925      ;
; 0.681 ; computing_w_value:W_block|cin_one[0]                                    ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.909      ;
; 0.686 ; computation_control_hd:FSM|hd_z                                         ; computation_control_hd:FSM|fix_next_state                                                                                              ; clk          ; clk         ; 0.000        ; 0.064      ; 0.907      ;
; 0.691 ; counter:main_counter|cnt[7]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.060      ; 0.938      ;
; 0.705 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.381      ; 1.273      ;
; 0.714 ; counter:main_counter|cnt[2]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.060      ; 0.961      ;
; 0.715 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 1.286      ;
; 0.723 ; computation_control_hd:FSM|computation_cycle[3]                         ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.312      ; 1.222      ;
; 0.738 ; counter:main_counter|cnt[3]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; -0.250     ; 0.645      ;
; 0.751 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.331      ;
; 0.752 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.332      ;
; 0.752 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.332      ;
; 0.752 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.332      ;
; 0.754 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.334      ;
; 0.755 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.335      ;
; 0.759 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.065      ; 0.981      ;
; 0.772 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[17] ; computing_w_value:W_block|d_plus_delayed[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.065      ; 0.994      ;
; 0.798 ; computation_control_hd:FSM|wr_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.069      ; 1.024      ;
; 0.800 ; computation_control_hd:FSM|wr_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.069      ; 1.026      ;
; 0.820 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.069      ; 1.046      ;
; 0.822 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.069      ; 1.048      ;
; 0.822 ; computation_control_hd:FSM|rd_addr_RAM[6]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.069      ; 1.048      ;
; 0.827 ; computation_control_hd:FSM|wr_addr_RAM[5]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.069      ; 1.053      ;
; 0.827 ; computation_control_hd:FSM|prev_STATE.ERROR                             ; computation_control_hd:FSM|fixing                                                                                                      ; clk          ; clk         ; 0.000        ; 0.423      ; 1.407      ;
; 0.834 ; counter:main_counter|cnt[1]                                             ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 1.069      ;
; 0.840 ; counter:main_counter|cnt[5]                                             ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 1.075      ;
; 0.841 ; computation_control_hd:FSM|wr_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.064      ; 1.062      ;
; 0.844 ; computation_control_hd:FSM|wr_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.380      ; 1.411      ;
; 0.846 ; counter:main_counter|cnt[5]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; -0.251     ; 0.752      ;
; 0.852 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[17] ; computing_w_value:W_block|d_plus_delayed[2]                                                                                            ; clk          ; clk         ; 0.000        ; 0.065      ; 1.074      ;
; 0.855 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.381      ; 1.423      ;
; 0.855 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 1.090      ;
; 0.857 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 1.092      ;
; 0.859 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|res_upper_plus[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.105      ; 1.121      ;
; 0.859 ; counter:main_counter|cnt[7]                                             ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 1.094      ;
; 0.860 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|res_upper_minus[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.105      ; 1.122      ;
; 0.861 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[22] ; vector_delay:vec_D|x_plus_delayed[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.065      ; 1.083      ;
; 0.865 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|STATE[1]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.059      ; 1.081      ;
; 0.866 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computation_control_hd:FSM|wr_addr_RAM[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.087      ;
; 0.866 ; counter:main_counter|cnt[3]                                             ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 1.101      ;
; 0.868 ; computation_control_hd:FSM|wr_addr_RAM[3]                               ; computation_control_hd:FSM|wr_addr_RAM[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; computation_control_hd:FSM|wr_addr_RAM[4]                               ; computation_control_hd:FSM|wr_addr_RAM[4]                                                                                              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; computation_control_hd:FSM|rd_addr_RAM[5]                               ; computation_control_hd:FSM|rd_addr_RAM[5]                                                                                              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[19] ; vector_delay:vec_D|x_minus_delayed[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.063      ; 1.088      ;
; 0.868 ; counter:main_counter|cnt[4]                                             ; counter:main_counter|cnt[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 1.103      ;
; 0.869 ; computation_control_hd:FSM|rd_addr_RAM[3]                               ; computation_control_hd:FSM|rd_addr_RAM[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.090      ;
; 0.869 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.405      ; 1.431      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_q_Vec|D_FF_two_bits:D1|out[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_q_Vec|D_FF_two_bits:D1|out[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[0]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[1]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[2]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[3]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|d_value_reg[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|d_value_reg[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|fix_next_state                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|fixing                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_d                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_x                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_z                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|prev_STATE.ERROR                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_prev_value[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_prev_value[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_value[0]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_value[1]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|x_value_reg[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|x_value_reg[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|cin_one[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|cin_one[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_fixing_value[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_fixing_value[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[0]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[1]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[2]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[3]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[2]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[3]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|cin_one[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|cin_one[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[10]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[11]                                                                ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; asyn_reset   ; clk        ; 8.310 ; 8.453 ; Rise       ; clk             ;
; d_value[*]   ; clk        ; 2.029 ; 2.466 ; Rise       ; clk             ;
;  d_value[0]  ; clk        ; 1.772 ; 2.214 ; Rise       ; clk             ;
;  d_value[1]  ; clk        ; 2.029 ; 2.466 ; Rise       ; clk             ;
; data_d_vld   ; clk        ; 2.077 ; 2.549 ; Rise       ; clk             ;
; data_out_rdy ; clk        ; 1.725 ; 2.160 ; Rise       ; clk             ;
; data_x_vld   ; clk        ; 1.878 ; 2.334 ; Rise       ; clk             ;
; x_value[*]   ; clk        ; 2.031 ; 2.472 ; Rise       ; clk             ;
;  x_value[0]  ; clk        ; 2.031 ; 2.472 ; Rise       ; clk             ;
;  x_value[1]  ; clk        ; 1.760 ; 2.194 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; asyn_reset   ; clk        ; 0.145  ; 0.062  ; Rise       ; clk             ;
; d_value[*]   ; clk        ; -1.383 ; -1.802 ; Rise       ; clk             ;
;  d_value[0]  ; clk        ; -1.383 ; -1.802 ; Rise       ; clk             ;
;  d_value[1]  ; clk        ; -1.630 ; -2.043 ; Rise       ; clk             ;
; data_d_vld   ; clk        ; -1.614 ; -2.042 ; Rise       ; clk             ;
; data_out_rdy ; clk        ; -1.338 ; -1.750 ; Rise       ; clk             ;
; data_x_vld   ; clk        ; -1.485 ; -1.916 ; Rise       ; clk             ;
; x_value[*]   ; clk        ; -1.372 ; -1.782 ; Rise       ; clk             ;
;  x_value[0]  ; clk        ; -1.631 ; -2.049 ; Rise       ; clk             ;
;  x_value[1]  ; clk        ; -1.372 ; -1.782 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out_vld ; clk        ; 8.084 ; 8.117 ; Rise       ; clk             ;
; q_value[*]   ; clk        ; 6.716 ; 6.677 ; Rise       ; clk             ;
;  q_value[0]  ; clk        ; 6.716 ; 6.677 ; Rise       ; clk             ;
;  q_value[1]  ; clk        ; 6.664 ; 6.635 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out_vld ; clk        ; 6.213 ; 6.274 ; Rise       ; clk             ;
; q_value[*]   ; clk        ; 6.443 ; 6.412 ; Rise       ; clk             ;
;  q_value[0]  ; clk        ; 6.494 ; 6.454 ; Rise       ; clk             ;
;  q_value[1]  ; clk        ; 6.443 ; 6.412 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+--------------+----+-------+-------+----+
; Input Port ; Output Port  ; RR ; RF    ; FR    ; FF ;
+------------+--------------+----+-------+-------+----+
; asyn_reset ; data_out_vld ;    ; 6.066 ; 6.054 ;    ;
+------------+--------------+----+-------+-------+----+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+--------------+----+-------+-------+----+
; Input Port ; Output Port  ; RR ; RF    ; FR    ; FF ;
+------------+--------------+----+-------+-------+----+
; asyn_reset ; data_out_vld ;    ; 5.873 ; 5.864 ;    ;
+------------+--------------+----+-------+-------+----+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 95.4 MHz ; 95.4 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -9.482 ; -725.924          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.297 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -276.480                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.482 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.276     ; 10.201     ;
; -9.462 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.273     ; 10.184     ;
; -9.354 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.275     ; 10.074     ;
; -9.185 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.276     ; 9.904      ;
; -9.066 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 10.100     ;
; -9.065 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 10.099     ;
; -9.064 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 10.098     ;
; -9.064 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 10.098     ;
; -9.064 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 10.098     ;
; -9.064 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 10.098     ;
; -9.046 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.042      ; 10.083     ;
; -9.045 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.042      ; 10.082     ;
; -9.044 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.042      ; 10.081     ;
; -9.044 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.042      ; 10.081     ;
; -9.044 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.042      ; 10.081     ;
; -9.044 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.042      ; 10.081     ;
; -8.988 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.020      ; 10.003     ;
; -8.968 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.023      ; 9.986      ;
; -8.958 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.045      ; 9.998      ;
; -8.958 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.045      ; 9.998      ;
; -8.958 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.276     ; 9.677      ;
; -8.938 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.040      ; 9.973      ;
; -8.938 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.048      ; 9.981      ;
; -8.938 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.048      ; 9.981      ;
; -8.938 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.273     ; 9.660      ;
; -8.937 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.040      ; 9.972      ;
; -8.936 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.040      ; 9.971      ;
; -8.936 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.040      ; 9.971      ;
; -8.936 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.040      ; 9.971      ;
; -8.936 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.040      ; 9.971      ;
; -8.928 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.079      ; 10.002     ;
; -8.908 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.082      ; 9.985      ;
; -8.895 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.046      ; 9.936      ;
; -8.895 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.046      ; 9.936      ;
; -8.895 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.277     ; 9.613      ;
; -8.890 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.001      ; 9.911      ;
; -8.875 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.049      ; 9.919      ;
; -8.875 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.049      ; 9.919      ;
; -8.870 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.004      ; 9.894      ;
; -8.867 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.002      ; 9.889      ;
; -8.866 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.037      ; 9.898      ;
; -8.859 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.046      ; 9.900      ;
; -8.849 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.021      ; 9.865      ;
; -8.847 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.005      ; 9.872      ;
; -8.846 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.040      ; 9.881      ;
; -8.839 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.049      ; 9.883      ;
; -8.831 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.275     ; 9.551      ;
; -8.830 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.046      ; 9.871      ;
; -8.830 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.046      ; 9.871      ;
; -8.789 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.080      ; 9.864      ;
; -8.769 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 9.803      ;
; -8.768 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 9.802      ;
; -8.767 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 9.801      ;
; -8.767 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 9.801      ;
; -8.767 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 9.801      ;
; -8.767 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.039      ; 9.801      ;
; -8.761 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.002      ; 9.783      ;
; -8.756 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.047      ; 9.798      ;
; -8.756 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.047      ; 9.798      ;
; -8.739 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.003      ; 9.762      ;
; -8.738 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.038      ; 9.771      ;
; -8.731 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; 0.011      ; 9.737      ;
; -8.731 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.047      ; 9.773      ;
; -8.721 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.039      ; 9.755      ;
; -8.721 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.039      ; 9.755      ;
; -8.721 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.039      ; 9.755      ;
; -8.721 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.039      ; 9.755      ;
; -8.721 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[4]                                                                                          ; clk          ; clk         ; 1.000        ; 0.039      ; 9.755      ;
; -8.711 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; 0.014      ; 9.720      ;
; -8.701 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.042      ; 9.738      ;
; -8.701 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.042      ; 9.738      ;
; -8.701 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.042      ; 9.738      ;
; -8.701 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.042      ; 9.738      ;
; -8.701 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[4]                                                                                          ; clk          ; clk         ; 1.000        ; 0.042      ; 9.738      ;
; -8.695 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.020      ; 9.710      ;
; -8.673 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.693      ;
; -8.669 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.276     ; 9.388      ;
; -8.661 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.045      ; 9.701      ;
; -8.661 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.045      ; 9.701      ;
; -8.653 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.003      ; 9.676      ;
; -8.635 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.001      ; 9.656      ;
; -8.635 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.079      ; 9.709      ;
; -8.615 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.004      ; 9.639      ;
; -8.614 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[4]                                                                                           ; clk          ; clk         ; 1.000        ; 0.020      ; 9.629      ;
; -8.614 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[5]                                                                                           ; clk          ; clk         ; 1.000        ; 0.020      ; 9.629      ;
; -8.614 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[5]                                                                                          ; clk          ; clk         ; 1.000        ; 0.020      ; 9.629      ;
; -8.611 ; counter:main_counter|cnt[4]                                                                                                            ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.357     ; 9.249      ;
; -8.603 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; 0.012      ; 9.610      ;
; -8.602 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.046      ; 9.643      ;
; -8.602 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.046      ; 9.643      ;
; -8.599 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|q_prev_value[1]                                                                                            ; clk          ; clk         ; 1.000        ; 0.039      ; 9.633      ;
; -8.597 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.001      ; 9.618      ;
; -8.595 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.039      ; 9.629      ;
; -8.594 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[4]                                                                                           ; clk          ; clk         ; 1.000        ; 0.023      ; 9.612      ;
; -8.594 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[5]                                                                                           ; clk          ; clk         ; 1.000        ; 0.023      ; 9.612      ;
; -8.594 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[5]                                                                                          ; clk          ; clk         ; 1.000        ; 0.023      ; 9.612      ;
; -8.582 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.040      ; 9.617      ;
; -8.582 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.040      ; 9.617      ;
; -8.582 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.040      ; 9.617      ;
; -8.582 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.040      ; 9.617      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; computation_control_hd:FSM|computation_cycle[1]                         ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; computation_control_hd:FSM|computation_cycle[2]                         ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; computation_control_hd:FSM|computation_cycle[4]                         ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; computation_control_hd:FSM|computation_cycle[5]                         ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; computation_control_hd:FSM|computation_cycle[6]                         ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; computation_control_hd:FSM|fixing                                       ; computation_control_hd:FSM|fixing                                                                                                      ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; computation_control_hd:FSM|computation_cycle[0]                         ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.309 ; computation_control_hd:FSM|hd_d                                         ; computation_control_hd:FSM|hd_d                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; computation_control_hd:FSM|hd_x                                         ; computation_control_hd:FSM|hd_x                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; computation_control_hd:FSM|prev_STATE.ERROR                             ; computation_control_hd:FSM|prev_STATE.ERROR                                                                                            ; clk          ; clk         ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; computation_control_hd:FSM|computation_cycle[3]                         ; computation_control_hd:FSM|computation_cycle[3]                                                                                        ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; computation_control_hd:FSM|fix_next_state                               ; computation_control_hd:FSM|fix_next_state                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; computation_control_hd:FSM|STATE[1]                                     ; computation_control_hd:FSM|STATE[1]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; computation_control_hd:FSM|hd_z                                         ; computation_control_hd:FSM|hd_z                                                                                                        ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.314 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.343      ; 0.826      ;
; 0.315 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.343      ; 0.827      ;
; 0.320 ; computation_control_hd:FSM|wr_addr_RAM[3]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.339      ; 0.828      ;
; 0.326 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.339      ; 0.834      ;
; 0.328 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.841      ;
; 0.335 ; counter:main_counter|cnt[8]                                             ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.548      ;
; 0.341 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.343      ; 0.853      ;
; 0.350 ; computation_control_hd:FSM|wr_addr_RAM[6]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.339      ; 0.858      ;
; 0.384 ; computation_control_hd:FSM|rd_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.279      ; 0.832      ;
; 0.387 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.279      ; 0.835      ;
; 0.397 ; computation_control_hd:FSM|rd_addr_RAM[3]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.279      ; 0.845      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[0]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.430 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.355      ; 0.929      ;
; 0.435 ; computing_w_value:W_block|d_plus_delayed[3]                             ; computing_w_value:W_block|cin_one[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.070      ; 0.649      ;
; 0.448 ; computing_v_value:V_block|cin_one[0]                                    ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.376      ; 0.968      ;
; 0.490 ; computation_control_hd:FSM|rd_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[4]                                                                 ; clk          ; clk         ; 0.000        ; 0.057      ; 0.691      ;
; 0.493 ; computation_control_hd:FSM|rd_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.057      ; 0.694      ;
; 0.506 ; counter:main_counter|cnt[1]                                             ; counter:main_counter|cnt[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.719      ;
; 0.511 ; counter:main_counter|cnt[5]                                             ; counter:main_counter|cnt[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.724      ;
; 0.514 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.727      ;
; 0.522 ; computation_control_hd:FSM|wr_addr_RAM[5]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.339      ; 1.030      ;
; 0.522 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|cin_one[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.070      ; 0.736      ;
; 0.525 ; counter:main_counter|cnt[4]                                             ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.738      ;
; 0.527 ; counter:main_counter|cnt[7]                                             ; counter:main_counter|cnt[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.740      ;
; 0.531 ; counter:main_counter|cnt[6]                                             ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.744      ;
; 0.534 ; computation_control_hd:FSM|wr_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.339      ; 1.042      ;
; 0.536 ; counter:main_counter|cnt[3]                                             ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.749      ;
; 0.536 ; computation_control_hd:FSM|hd_x                                         ; computation_control_hd:FSM|hd_d                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 0.738      ;
; 0.538 ; computation_control_hd:FSM|hd_d                                         ; computation_control_hd:FSM|hd_x                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 0.740      ;
; 0.552 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.343      ; 1.064      ;
; 0.591 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.058      ; 0.793      ;
; 0.611 ; computation_control_hd:FSM|hd_z                                         ; computation_control_hd:FSM|fix_next_state                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 0.812      ;
; 0.613 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.057      ; 0.814      ;
; 0.637 ; counter:main_counter|cnt[3]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.048      ; 0.854      ;
; 0.642 ; computing_w_value:W_block|cin_one[0]                                    ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.843      ;
; 0.648 ; counter:main_counter|cnt[7]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.048      ; 0.865      ;
; 0.666 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.342      ; 1.177      ;
; 0.668 ; counter:main_counter|cnt[2]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.048      ; 0.885      ;
; 0.671 ; counter:main_counter|cnt[3]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; -0.229     ; 0.586      ;
; 0.676 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 1.189      ;
; 0.677 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.878      ;
; 0.677 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 1.206      ;
; 0.677 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 1.206      ;
; 0.677 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 1.206      ;
; 0.677 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 1.206      ;
; 0.679 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 1.208      ;
; 0.679 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.385      ; 1.208      ;
; 0.684 ; computation_control_hd:FSM|computation_cycle[3]                         ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.275      ; 1.128      ;
; 0.689 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[17] ; computing_w_value:W_block|d_plus_delayed[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.057      ; 0.890      ;
; 0.741 ; computation_control_hd:FSM|wr_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.946      ;
; 0.743 ; computation_control_hd:FSM|wr_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.948      ;
; 0.750 ; computation_control_hd:FSM|prev_STATE.ERROR                             ; computation_control_hd:FSM|fixing                                                                                                      ; clk          ; clk         ; 0.000        ; 0.386      ; 1.280      ;
; 0.751 ; counter:main_counter|cnt[1]                                             ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.964      ;
; 0.755 ; counter:main_counter|cnt[5]                                             ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.968      ;
; 0.760 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.366      ; 1.270      ;
; 0.762 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.967      ;
; 0.763 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.976      ;
; 0.765 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.970      ;
; 0.765 ; computation_control_hd:FSM|rd_addr_RAM[6]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.061      ; 0.970      ;
; 0.766 ; computation_control_hd:FSM|wr_addr_RAM[5]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.061      ; 0.971      ;
; 0.767 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[17] ; computing_w_value:W_block|d_plus_delayed[2]                                                                                            ; clk          ; clk         ; 0.000        ; 0.057      ; 0.968      ;
; 0.769 ; computation_control_hd:FSM|wr_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.057      ; 0.970      ;
; 0.770 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.983      ;
; 0.771 ; counter:main_counter|cnt[7]                                             ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.984      ;
; 0.772 ; counter:main_counter|cnt[5]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; -0.230     ; 0.686      ;
; 0.772 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|res_upper_plus[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.096      ; 1.012      ;
; 0.773 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|res_upper_minus[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 1.013      ;
; 0.774 ; counter:main_counter|cnt[4]                                             ; counter:main_counter|cnt[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.987      ;
; 0.778 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[17] ; computing_w_value:W_block|d_plus_delayed[0]                                                                                            ; clk          ; clk         ; 0.000        ; 0.366      ; 1.288      ;
; 0.780 ; counter:main_counter|cnt[6]                                             ; counter:main_counter|cnt[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.993      ;
; 0.781 ; counter:main_counter|cnt[4]                                             ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.994      ;
; 0.781 ; counter:main_counter|cnt[3]                                             ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.994      ;
; 0.783 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[22] ; vector_delay:vec_D|x_plus_delayed[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.057      ; 0.984      ;
; 0.784 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computation_control_hd:FSM|wr_addr_RAM[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 0.985      ;
; 0.785 ; computation_control_hd:FSM|wr_addr_RAM[4]                               ; computation_control_hd:FSM|wr_addr_RAM[4]                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 0.986      ;
; 0.786 ; computation_control_hd:FSM|wr_addr_RAM[3]                               ; computation_control_hd:FSM|wr_addr_RAM[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 0.987      ;
; 0.786 ; computation_control_hd:FSM|rd_addr_RAM[3]                               ; computation_control_hd:FSM|rd_addr_RAM[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 0.987      ;
; 0.786 ; computation_control_hd:FSM|rd_addr_RAM[5]                               ; computation_control_hd:FSM|rd_addr_RAM[5]                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 0.987      ;
; 0.787 ; counter:main_counter|cnt[6]                                             ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 1.000      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_q_Vec|D_FF_two_bits:D1|out[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_q_Vec|D_FF_two_bits:D1|out[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[0]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[1]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[2]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[3]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|d_value_reg[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|d_value_reg[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|fix_next_state                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|fixing                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_d                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_x                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_z                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|prev_STATE.ERROR                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_prev_value[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_prev_value[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_value[0]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_value[1]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|x_value_reg[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|x_value_reg[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|cin_one[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|cin_one[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_fixing_value[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_fixing_value[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[0]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[1]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[2]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[3]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[2]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[3]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|cin_one[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|cin_one[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[10]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[11]                                                                ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; asyn_reset   ; clk        ; 7.452 ; 7.635 ; Rise       ; clk             ;
; d_value[*]   ; clk        ; 1.750 ; 2.084 ; Rise       ; clk             ;
;  d_value[0]  ; clk        ; 1.525 ; 1.857 ; Rise       ; clk             ;
;  d_value[1]  ; clk        ; 1.750 ; 2.084 ; Rise       ; clk             ;
; data_d_vld   ; clk        ; 1.788 ; 2.155 ; Rise       ; clk             ;
; data_out_rdy ; clk        ; 1.480 ; 1.807 ; Rise       ; clk             ;
; data_x_vld   ; clk        ; 1.616 ; 1.968 ; Rise       ; clk             ;
; x_value[*]   ; clk        ; 1.762 ; 2.087 ; Rise       ; clk             ;
;  x_value[0]  ; clk        ; 1.762 ; 2.087 ; Rise       ; clk             ;
;  x_value[1]  ; clk        ; 1.510 ; 1.838 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; asyn_reset   ; clk        ; 0.108  ; 0.010  ; Rise       ; clk             ;
; d_value[*]   ; clk        ; -1.176 ; -1.495 ; Rise       ; clk             ;
;  d_value[0]  ; clk        ; -1.176 ; -1.495 ; Rise       ; clk             ;
;  d_value[1]  ; clk        ; -1.392 ; -1.713 ; Rise       ; clk             ;
; data_d_vld   ; clk        ; -1.371 ; -1.708 ; Rise       ; clk             ;
; data_out_rdy ; clk        ; -1.133 ; -1.447 ; Rise       ; clk             ;
; data_x_vld   ; clk        ; -1.263 ; -1.601 ; Rise       ; clk             ;
; x_value[*]   ; clk        ; -1.162 ; -1.477 ; Rise       ; clk             ;
;  x_value[0]  ; clk        ; -1.404 ; -1.716 ; Rise       ; clk             ;
;  x_value[1]  ; clk        ; -1.162 ; -1.477 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out_vld ; clk        ; 7.226 ; 7.287 ; Rise       ; clk             ;
; q_value[*]   ; clk        ; 6.046 ; 5.955 ; Rise       ; clk             ;
;  q_value[0]  ; clk        ; 6.046 ; 5.955 ; Rise       ; clk             ;
;  q_value[1]  ; clk        ; 5.995 ; 5.913 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out_vld ; clk        ; 5.545 ; 5.612 ; Rise       ; clk             ;
; q_value[*]   ; clk        ; 5.799 ; 5.717 ; Rise       ; clk             ;
;  q_value[0]  ; clk        ; 5.849 ; 5.758 ; Rise       ; clk             ;
;  q_value[1]  ; clk        ; 5.799 ; 5.717 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+--------------+----+-------+-------+----+
; Input Port ; Output Port  ; RR ; RF    ; FR    ; FF ;
+------------+--------------+----+-------+-------+----+
; asyn_reset ; data_out_vld ;    ; 5.438 ; 5.454 ;    ;
+------------+--------------+----+-------+-------+----+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+--------------+----+-------+-------+----+
; Input Port ; Output Port  ; RR ; RF    ; FR    ; FF ;
+------------+--------------+----+-------+-------+----+
; asyn_reset ; data_out_vld ;    ; 5.266 ; 5.283 ;    ;
+------------+--------------+----+-------+-------+----+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -5.382 ; -372.164          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.159 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -263.609                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.382 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.178     ; 6.191      ;
; -5.331 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.174     ; 6.144      ;
; -5.331 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.176     ; 6.142      ;
; -5.159 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.177     ; 5.969      ;
; -5.146 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.009      ; 6.142      ;
; -5.145 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.009      ; 6.141      ;
; -5.144 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.009      ; 6.140      ;
; -5.144 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.009      ; 6.140      ;
; -5.144 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.009      ; 6.140      ;
; -5.144 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.009      ; 6.140      ;
; -5.095 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.013      ; 6.095      ;
; -5.095 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.011      ; 6.093      ;
; -5.094 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.013      ; 6.094      ;
; -5.094 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.011      ; 6.092      ;
; -5.093 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.013      ; 6.093      ;
; -5.093 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.011      ; 6.091      ;
; -5.093 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.013      ; 6.093      ;
; -5.093 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.011      ; 6.091      ;
; -5.093 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.013      ; 6.093      ;
; -5.093 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.011      ; 6.091      ;
; -5.093 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.013      ; 6.093      ;
; -5.093 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.011      ; 6.091      ;
; -5.091 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.001      ; 6.079      ;
; -5.089 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.178     ; 5.898      ;
; -5.085 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 6.093      ;
; -5.071 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 6.079      ;
; -5.067 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.014      ; 6.068      ;
; -5.067 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.014      ; 6.068      ;
; -5.051 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.174     ; 5.864      ;
; -5.051 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.176     ; 5.862      ;
; -5.048 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 6.067      ;
; -5.043 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.015      ; 6.045      ;
; -5.040 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.005      ; 6.032      ;
; -5.040 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.003      ; 6.030      ;
; -5.034 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.008      ; 6.029      ;
; -5.034 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.003      ; 6.046      ;
; -5.034 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.001      ; 6.044      ;
; -5.020 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.003      ; 6.032      ;
; -5.020 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.001      ; 6.030      ;
; -5.016 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.018      ; 6.021      ;
; -5.016 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.016      ; 6.019      ;
; -5.016 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.018      ; 6.021      ;
; -5.016 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.016      ; 6.019      ;
; -5.015 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.178     ; 5.824      ;
; -5.003 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.016      ; 6.006      ;
; -5.003 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.016      ; 6.006      ;
; -4.997 ; counter:main_counter|cnt[4]                                                                                                            ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.218     ; 5.766      ;
; -4.997 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.036      ; 6.020      ;
; -4.997 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[1]                                                                                          ; clk          ; clk         ; 1.000        ; 0.034      ; 6.018      ;
; -4.992 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.019      ; 5.998      ;
; -4.992 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.017      ; 5.996      ;
; -4.983 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.012      ; 5.982      ;
; -4.983 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.010      ; 5.980      ;
; -4.952 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.020      ; 5.959      ;
; -4.952 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.018      ; 5.957      ;
; -4.952 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.020      ; 5.959      ;
; -4.952 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[2]                                                                                          ; clk          ; clk         ; 1.000        ; 0.018      ; 5.957      ;
; -4.948 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; -0.006     ; 5.929      ;
; -4.932 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.003     ; 5.938      ;
; -4.925 ; counter:main_counter|cnt[3]                                                                                                            ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.218     ; 5.694      ;
; -4.923 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[0]                                                                                       ; clk          ; clk         ; 1.000        ; 0.010      ; 5.920      ;
; -4.922 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[5]                                                                                       ; clk          ; clk         ; 1.000        ; 0.010      ; 5.919      ;
; -4.921 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[1]                                                                                       ; clk          ; clk         ; 1.000        ; 0.010      ; 5.918      ;
; -4.921 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[2]                                                                                       ; clk          ; clk         ; 1.000        ; 0.010      ; 5.918      ;
; -4.921 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[4]                                                                                       ; clk          ; clk         ; 1.000        ; 0.010      ; 5.918      ;
; -4.921 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|computation_cycle[6]                                                                                       ; clk          ; clk         ; 1.000        ; 0.010      ; 5.918      ;
; -4.905 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.002     ; 5.912      ;
; -4.900 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.011      ; 5.898      ;
; -4.900 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.011      ; 5.898      ;
; -4.900 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.011      ; 5.898      ;
; -4.900 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.011      ; 5.898      ;
; -4.900 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[4]                                                                                          ; clk          ; clk         ; 1.000        ; 0.011      ; 5.898      ;
; -4.897 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; -0.002     ; 5.882      ;
; -4.897 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                               ; clk          ; clk         ; 1.000        ; -0.004     ; 5.880      ;
; -4.881 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.001      ; 5.891      ;
; -4.881 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 5.889      ;
; -4.879 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|STATE[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.177     ; 5.689      ;
; -4.868 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[0]                                                                                          ; clk          ; clk         ; 1.000        ; 0.002      ; 5.857      ;
; -4.862 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 5.871      ;
; -4.861 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.002      ; 5.872      ;
; -4.861 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 5.870      ;
; -4.860 ; counter:main_counter|cnt[6]                                                                                                            ; computation_control_hd:FSM|computation_cycle[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.218     ; 5.629      ;
; -4.857 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computation_control_hd:FSM|q_prev_value[1]                                                                                            ; clk          ; clk         ; 1.000        ; 0.009      ; 5.853      ;
; -4.853 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[4]                                                                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 5.840      ;
; -4.853 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[5]                                                                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 5.840      ;
; -4.853 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[5]                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 5.840      ;
; -4.852 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[21]                                                               ; clk          ; clk         ; 1.000        ; 0.010      ; 5.849      ;
; -4.849 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.015      ; 5.851      ;
; -4.849 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.013      ; 5.849      ;
; -4.849 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.015      ; 5.851      ;
; -4.849 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[2]                                                                                           ; clk          ; clk         ; 1.000        ; 0.013      ; 5.849      ;
; -4.849 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.015      ; 5.851      ;
; -4.849 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_plus[3]                                                                                           ; clk          ; clk         ; 1.000        ; 0.013      ; 5.849      ;
; -4.849 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.015      ; 5.851      ;
; -4.849 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[3]                                                                                          ; clk          ; clk         ; 1.000        ; 0.013      ; 5.849      ;
; -4.849 ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[4]                                                                                          ; clk          ; clk         ; 1.000        ; 0.015      ; 5.851      ;
; -4.849 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_w_value:W_block|res_upper_minus[4]                                                                                          ; clk          ; clk         ; 1.000        ; 0.013      ; 5.849      ;
; -4.848 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 5.857      ;
; -4.844 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[1]                                                                                           ; clk          ; clk         ; 1.000        ; 0.015      ; 5.846      ;
; -4.844 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; computing_v_value:V_block|q_fixing_value[0]                                                                                           ; clk          ; clk         ; 1.000        ; 0.015      ; 5.846      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.159 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.485      ;
; 0.161 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.486      ;
; 0.166 ; computation_control_hd:FSM|wr_addr_RAM[3]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.493      ;
; 0.172 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.495      ;
; 0.175 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.501      ;
; 0.178 ; computation_control_hd:FSM|computation_cycle[1]                         ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; computation_control_hd:FSM|computation_cycle[2]                         ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; computation_control_hd:FSM|computation_cycle[4]                         ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; computation_control_hd:FSM|computation_cycle[5]                         ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; computation_control_hd:FSM|computation_cycle[6]                         ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; computation_control_hd:FSM|fixing                                       ; computation_control_hd:FSM|fixing                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; computation_control_hd:FSM|computation_cycle[0]                         ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.182 ; computation_control_hd:FSM|wr_addr_RAM[6]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.505      ;
; 0.186 ; computation_control_hd:FSM|hd_d                                         ; computation_control_hd:FSM|hd_d                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; computation_control_hd:FSM|hd_x                                         ; computation_control_hd:FSM|hd_x                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; computation_control_hd:FSM|computation_cycle[3]                         ; computation_control_hd:FSM|computation_cycle[3]                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; computation_control_hd:FSM|fix_next_state                               ; computation_control_hd:FSM|fix_next_state                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; computation_control_hd:FSM|prev_STATE.ERROR                             ; computation_control_hd:FSM|prev_STATE.ERROR                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; computation_control_hd:FSM|STATE[1]                                     ; computation_control_hd:FSM|STATE[1]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; computation_control_hd:FSM|hd_z                                         ; computation_control_hd:FSM|hd_z                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.199 ; counter:main_counter|cnt[8]                                             ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.327      ;
; 0.211 ; computation_control_hd:FSM|rd_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.493      ;
; 0.212 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.494      ;
; 0.220 ; computation_control_hd:FSM|rd_addr_RAM[3]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.502      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[0]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.226 ; counter:main_counter|STATE                                              ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.216      ; 0.526      ;
; 0.247 ; computing_v_value:V_block|cin_one[0]                                    ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.231      ; 0.562      ;
; 0.257 ; computing_w_value:W_block|d_plus_delayed[3]                             ; computing_w_value:W_block|cin_one[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.386      ;
; 0.283 ; computation_control_hd:FSM|rd_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[4]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; computation_control_hd:FSM|wr_addr_RAM[5]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.606      ;
; 0.287 ; computation_control_hd:FSM|rd_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.408      ;
; 0.291 ; computation_control_hd:FSM|wr_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.614      ;
; 0.301 ; counter:main_counter|cnt[1]                                             ; counter:main_counter|cnt[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.429      ;
; 0.305 ; counter:main_counter|cnt[5]                                             ; counter:main_counter|cnt[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.433      ;
; 0.306 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.434      ;
; 0.307 ; computation_control_hd:FSM|d_value_reg[0]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.632      ;
; 0.312 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|cin_one[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.441      ;
; 0.314 ; counter:main_counter|cnt[4]                                             ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.442      ;
; 0.316 ; counter:main_counter|cnt[7]                                             ; counter:main_counter|cnt[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.444      ;
; 0.318 ; counter:main_counter|cnt[6]                                             ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.446      ;
; 0.320 ; counter:main_counter|cnt[3]                                             ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.448      ;
; 0.321 ; computation_control_hd:FSM|hd_x                                         ; computation_control_hd:FSM|hd_d                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; computation_control_hd:FSM|hd_d                                         ; computation_control_hd:FSM|hd_x                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.444      ;
; 0.345 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.466      ;
; 0.351 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.472      ;
; 0.361 ; computing_w_value:W_block|cin_one[0]                                    ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.498      ;
; 0.365 ; counter:main_counter|cnt[3]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.514      ;
; 0.373 ; counter:main_counter|cnt[7]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.522      ;
; 0.376 ; computation_control_hd:FSM|hd_z                                         ; computation_control_hd:FSM|fix_next_state                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.497      ;
; 0.382 ; counter:main_counter|cnt[2]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.531      ;
; 0.384 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.220      ; 0.708      ;
; 0.387 ; computation_control_hd:FSM|computation_cycle[3]                         ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.176      ; 0.667      ;
; 0.391 ; computation_control_hd:FSM|d_value_reg[1]                               ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.717      ;
; 0.397 ; counter:main_counter|cnt[3]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; -0.135     ; 0.346      ;
; 0.404 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.525      ;
; 0.404 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.232      ; 0.720      ;
; 0.404 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.232      ; 0.720      ;
; 0.404 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ; clk          ; clk         ; 0.000        ; 0.232      ; 0.720      ;
; 0.404 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ; clk          ; clk         ; 0.000        ; 0.232      ; 0.720      ;
; 0.405 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ; clk          ; clk         ; 0.000        ; 0.232      ; 0.721      ;
; 0.406 ; computation_control_hd:FSM|STATE[0]                                     ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.232      ; 0.722      ;
; 0.411 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram3|mem_rtl_0_bypass[17] ; computing_w_value:W_block|d_plus_delayed[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.532      ;
; 0.434 ; computation_control_hd:FSM|wr_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.557      ;
; 0.435 ; computation_control_hd:FSM|wr_addr_RAM[0]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.556      ;
; 0.436 ; computation_control_hd:FSM|wr_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.559      ;
; 0.439 ; computation_control_hd:FSM|prev_STATE.ERROR                             ; computation_control_hd:FSM|fixing                                                                                                      ; clk          ; clk         ; 0.000        ; 0.233      ; 0.756      ;
; 0.446 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.569      ;
; 0.446 ; counter:main_counter|cnt[5]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; -0.135     ; 0.395      ;
; 0.447 ; computation_control_hd:FSM|rd_addr_RAM[6]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.570      ;
; 0.448 ; computation_control_hd:FSM|rd_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.571      ;
; 0.449 ; computation_control_hd:FSM|wr_addr_RAM[5]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.572      ;
; 0.450 ; counter:main_counter|cnt[1]                                             ; counter:main_counter|cnt[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.578      ;
; 0.454 ; counter:main_counter|cnt[5]                                             ; counter:main_counter|cnt[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.582      ;
; 0.456 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram2|mem_rtl_0_bypass[17] ; computing_w_value:W_block|d_plus_delayed[2]                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.459 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[15] ; computing_w_value:W_block|d_minus_delayed[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.224      ; 0.767      ;
; 0.460 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[22] ; vector_delay:vec_D|x_plus_delayed[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; computation_control_hd:FSM|wr_addr_RAM[1]                               ; computation_control_hd:FSM|wr_addr_RAM[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; computation_control_hd:FSM|rd_addr_RAM[5]                               ; computation_control_hd:FSM|rd_addr_RAM[5]                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; counter:main_counter|cnt[4]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; -0.135     ; 0.410      ;
; 0.461 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[19] ; vector_delay:vec_D|x_minus_delayed[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; computation_control_hd:FSM|wr_addr_RAM[2]                               ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.785      ;
; 0.463 ; computation_control_hd:FSM|wr_addr_RAM[4]                               ; computation_control_hd:FSM|wr_addr_RAM[4]                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; computation_control_hd:FSM|rd_addr_RAM[3]                               ; computation_control_hd:FSM|rd_addr_RAM[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; computation_control_hd:FSM|wr_addr_RAM[3]                               ; computation_control_hd:FSM|wr_addr_RAM[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; computation_control_hd:FSM|wr_addr_RAM[5]                               ; computation_control_hd:FSM|wr_addr_RAM[5]                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.592      ;
; 0.465 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|res_upper_plus[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.059      ; 0.608      ;
; 0.465 ; counter:main_counter|cnt[7]                                             ; counter:main_counter|cnt[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.593      ;
; 0.466 ; computing_w_value:W_block|d_minus_delayed[3]                            ; computing_w_value:W_block|res_upper_minus[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.059      ; 0.609      ;
; 0.467 ; counter:main_counter|cnt[6]                                             ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; -0.135     ; 0.416      ;
; 0.467 ; generate_CA_reg_hd:CA_reg|single_clk_ram_4bit:ram4|mem_rtl_0_bypass[17] ; computing_w_value:W_block|d_plus_delayed[0]                                                                                            ; clk          ; clk         ; 0.000        ; 0.224      ; 0.775      ;
; 0.467 ; counter:main_counter|cnt[2]                                             ; counter:main_counter|cnt[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.595      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_d_Vec|D_FF_two_bits:D1|out[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_q_Vec|D_FF_two_bits:D1|out[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; SDVM:SDVM_q_Vec|D_FF_two_bits:D1|out[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[0]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[1]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|STATE[2]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[0]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[1]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[2]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[3]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[4]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[5]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|computation_cycle[6]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|d_value_reg[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|d_value_reg[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|fix_next_state                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|fixing                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_d                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_x                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|hd_z                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|prev_STATE.ERROR                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_prev_value[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_prev_value[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_value[0]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|q_value[1]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|rd_addr_RAM[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|wr_addr_RAM[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|x_value_reg[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computation_control_hd:FSM|x_value_reg[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|cin_one[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|cin_one[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_fixing_value[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_fixing_value[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[0]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[1]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[2]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_minus_add[3]                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[2]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_v_value:V_block|q_plus_add[3]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|cin_one[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|cin_one[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_minus_delayed[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|d_plus_delayed[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_minus[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|res_upper_plus[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|altsyncram:mem_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[10]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[11]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[12]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[13]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[14]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[16]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[17]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[18]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[19]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[20]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[21]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[22]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[3]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[4]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[5]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; computing_w_value:W_block|single_clk_ram_4bit:ram1|mem_rtl_0_bypass[6]                                                                 ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; asyn_reset   ; clk        ; 4.724 ; 4.947 ; Rise       ; clk             ;
; d_value[*]   ; clk        ; 1.129 ; 1.732 ; Rise       ; clk             ;
;  d_value[0]  ; clk        ; 0.994 ; 1.577 ; Rise       ; clk             ;
;  d_value[1]  ; clk        ; 1.129 ; 1.732 ; Rise       ; clk             ;
; data_d_vld   ; clk        ; 1.165 ; 1.767 ; Rise       ; clk             ;
; data_out_rdy ; clk        ; 0.962 ; 1.539 ; Rise       ; clk             ;
; data_x_vld   ; clk        ; 1.064 ; 1.661 ; Rise       ; clk             ;
; x_value[*]   ; clk        ; 1.132 ; 1.734 ; Rise       ; clk             ;
;  x_value[0]  ; clk        ; 1.132 ; 1.734 ; Rise       ; clk             ;
;  x_value[1]  ; clk        ; 0.982 ; 1.562 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; asyn_reset   ; clk        ; 0.025  ; -0.223 ; Rise       ; clk             ;
; d_value[*]   ; clk        ; -0.773 ; -1.341 ; Rise       ; clk             ;
;  d_value[0]  ; clk        ; -0.773 ; -1.341 ; Rise       ; clk             ;
;  d_value[1]  ; clk        ; -0.903 ; -1.490 ; Rise       ; clk             ;
; data_d_vld   ; clk        ; -0.904 ; -1.476 ; Rise       ; clk             ;
; data_out_rdy ; clk        ; -0.742 ; -1.304 ; Rise       ; clk             ;
; data_x_vld   ; clk        ; -0.841 ; -1.422 ; Rise       ; clk             ;
; x_value[*]   ; clk        ; -0.762 ; -1.327 ; Rise       ; clk             ;
;  x_value[0]  ; clk        ; -0.906 ; -1.492 ; Rise       ; clk             ;
;  x_value[1]  ; clk        ; -0.762 ; -1.327 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out_vld ; clk        ; 4.805 ; 4.683 ; Rise       ; clk             ;
; q_value[*]   ; clk        ; 3.994 ; 4.041 ; Rise       ; clk             ;
;  q_value[0]  ; clk        ; 3.994 ; 4.041 ; Rise       ; clk             ;
;  q_value[1]  ; clk        ; 3.954 ; 4.003 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out_vld ; clk        ; 3.703 ; 3.638 ; Rise       ; clk             ;
; q_value[*]   ; clk        ; 3.823 ; 3.868 ; Rise       ; clk             ;
;  q_value[0]  ; clk        ; 3.863 ; 3.906 ; Rise       ; clk             ;
;  q_value[1]  ; clk        ; 3.823 ; 3.868 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+--------------+----+-------+-------+----+
; Input Port ; Output Port  ; RR ; RF    ; FR    ; FF ;
+------------+--------------+----+-------+-------+----+
; asyn_reset ; data_out_vld ;    ; 3.597 ; 3.897 ;    ;
+------------+--------------+----+-------+-------+----+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+--------------+----+-------+-------+----+
; Input Port ; Output Port  ; RR ; RF    ; FR    ; FF ;
+------------+--------------+----+-------+-------+----+
; asyn_reset ; data_out_vld ;    ; 3.480 ; 3.783 ;    ;
+------------+--------------+----+-------+-------+----+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.741  ; 0.159 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -10.741  ; 0.159 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -835.043 ; 0.0   ; 0.0      ; 0.0     ; -276.48             ;
;  clk             ; -835.043 ; 0.000 ; N/A      ; N/A     ; -276.480            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; asyn_reset   ; clk        ; 8.310 ; 8.453 ; Rise       ; clk             ;
; d_value[*]   ; clk        ; 2.029 ; 2.466 ; Rise       ; clk             ;
;  d_value[0]  ; clk        ; 1.772 ; 2.214 ; Rise       ; clk             ;
;  d_value[1]  ; clk        ; 2.029 ; 2.466 ; Rise       ; clk             ;
; data_d_vld   ; clk        ; 2.077 ; 2.549 ; Rise       ; clk             ;
; data_out_rdy ; clk        ; 1.725 ; 2.160 ; Rise       ; clk             ;
; data_x_vld   ; clk        ; 1.878 ; 2.334 ; Rise       ; clk             ;
; x_value[*]   ; clk        ; 2.031 ; 2.472 ; Rise       ; clk             ;
;  x_value[0]  ; clk        ; 2.031 ; 2.472 ; Rise       ; clk             ;
;  x_value[1]  ; clk        ; 1.760 ; 2.194 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; asyn_reset   ; clk        ; 0.145  ; 0.062  ; Rise       ; clk             ;
; d_value[*]   ; clk        ; -0.773 ; -1.341 ; Rise       ; clk             ;
;  d_value[0]  ; clk        ; -0.773 ; -1.341 ; Rise       ; clk             ;
;  d_value[1]  ; clk        ; -0.903 ; -1.490 ; Rise       ; clk             ;
; data_d_vld   ; clk        ; -0.904 ; -1.476 ; Rise       ; clk             ;
; data_out_rdy ; clk        ; -0.742 ; -1.304 ; Rise       ; clk             ;
; data_x_vld   ; clk        ; -0.841 ; -1.422 ; Rise       ; clk             ;
; x_value[*]   ; clk        ; -0.762 ; -1.327 ; Rise       ; clk             ;
;  x_value[0]  ; clk        ; -0.906 ; -1.492 ; Rise       ; clk             ;
;  x_value[1]  ; clk        ; -0.762 ; -1.327 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out_vld ; clk        ; 8.084 ; 8.117 ; Rise       ; clk             ;
; q_value[*]   ; clk        ; 6.716 ; 6.677 ; Rise       ; clk             ;
;  q_value[0]  ; clk        ; 6.716 ; 6.677 ; Rise       ; clk             ;
;  q_value[1]  ; clk        ; 6.664 ; 6.635 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out_vld ; clk        ; 3.703 ; 3.638 ; Rise       ; clk             ;
; q_value[*]   ; clk        ; 3.823 ; 3.868 ; Rise       ; clk             ;
;  q_value[0]  ; clk        ; 3.863 ; 3.906 ; Rise       ; clk             ;
;  q_value[1]  ; clk        ; 3.823 ; 3.868 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------+
; Progagation Delay                                   ;
+------------+--------------+----+-------+-------+----+
; Input Port ; Output Port  ; RR ; RF    ; FR    ; FF ;
+------------+--------------+----+-------+-------+----+
; asyn_reset ; data_out_vld ;    ; 6.066 ; 6.054 ;    ;
+------------+--------------+----+-------+-------+----+


+-----------------------------------------------------+
; Minimum Progagation Delay                           ;
+------------+--------------+----+-------+-------+----+
; Input Port ; Output Port  ; RR ; RF    ; FR    ; FF ;
+------------+--------------+----+-------+-------+----+
; asyn_reset ; data_out_vld ;    ; 3.480 ; 3.783 ;    ;
+------------+--------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; q_value[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_value[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_vld  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; data_x_rdy     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_d_rdy     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; asyn_reset     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_out_rdy   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_value[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_value[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_x_vld     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_d_vld     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d_value[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d_value[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q_value[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q_value[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out_vld  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.034 V            ; 0.156 V                              ; 0.09 V                               ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.034 V           ; 0.156 V                             ; 0.09 V                              ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q_value[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q_value[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out_vld  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00527 V          ; 0.088 V                              ; 0.006 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00527 V         ; 0.088 V                             ; 0.006 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q_value[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q_value[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out_vld  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0533 V           ; 0.144 V                              ; 0.088 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0533 V          ; 0.144 V                             ; 0.088 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 964869   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 964869   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 168   ; 168  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun Nov 15 14:21:38 2015
Info: Command: quartus_sta Divider_hd -c Divider_hd
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Divider_hd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.741
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.741      -835.043 clk 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.318         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -276.480 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.482
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.482      -725.924 clk 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.297         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -276.480 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.382
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.382      -372.164 clk 
Info (332146): Worst-case hold slack is 0.159
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.159         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -263.609 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 480 megabytes
    Info: Processing ended: Sun Nov 15 14:21:43 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


