
ClockSources.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029d4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08002ba4  08002ba4  00003ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c00  08002c00  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002c00  08002c00  00003c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c08  08002c08  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c08  08002c08  00003c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c0c  08002c0c  00003c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002c10  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000005c  08002c6c  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  08002c6c  00004210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008459  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001682  00000000  00000000  0000c4e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a8  00000000  00000000  0000db68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000518  00000000  00000000  0000e210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000210a1  00000000  00000000  0000e728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009dd7  00000000  00000000  0002f7c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c869d  00000000  00000000  000395a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00101c3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f7c  00000000  00000000  00101c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00103bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002b8c 	.word	0x08002b8c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08002b8c 	.word	0x08002b8c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
UART_HandleTypeDef huart2;



int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b0ac      	sub	sp, #176	@ 0xb0
 80005f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	uint8_t msg[100];

	HAL_Init();
 80005f2:	f000 f92d 	bl	8000850 <HAL_Init>
	SystemClockConfig(); // Application specification and not in HAL
 80005f6:	f000 f855 	bl	80006a4 <SystemClockConfig>
	UART2_Init();         // High level initialization of UART2 peripheral
 80005fa:	f000 f85b 	bl	80006b4 <UART2_Init>

	memset(&osc_init,0,sizeof(osc_init));
 80005fe:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000602:	2234      	movs	r2, #52	@ 0x34
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f001 fe42 	bl	8002290 <memset>
	osc_init.HSEState = RCC_HSE_BYPASS;
 800060c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000610:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	osc_init.OscillatorType=RCC_OSCILLATORTYPE_HSE;
 8000614:	2301      	movs	r3, #1
 8000616:	67fb      	str	r3, [r7, #124]	@ 0x7c

	if(HAL_RCC_OscConfig(&osc_init) !=HAL_OK)  // HSE turned on
 8000618:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800061c:	4618      	mov	r0, r3
 800061e:	f000 fe23 	bl	8001268 <HAL_RCC_OscConfig>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <main+0x40>
	{
		while(1);
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <main+0x3c>
	}

	clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |RCC_CLOCKTYPE_PCLK2;
 800062c:	230f      	movs	r3, #15
 800062e:	66bb      	str	r3, [r7, #104]	@ 0x68
	clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000630:	2301      	movs	r3, #1
 8000632:	66fb      	str	r3, [r7, #108]	@ 0x6c
	clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2; // configures the RCC_CFGR register
 8000634:	2380      	movs	r3, #128	@ 0x80
 8000636:	673b      	str	r3, [r7, #112]	@ 0x70
	clk_init.APB1CLKDivider = RCC_HCLK_DIV2; // configures the RCC_CFGR register
 8000638:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800063c:	677b      	str	r3, [r7, #116]	@ 0x74
	clk_init.APB2CLKDivider = RCC_HCLK_DIV2; // configures the RCC_CFGR register
 800063e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000642:	67bb      	str	r3, [r7, #120]	@ 0x78

	// data obtained from ref manual - depends on CPU clock and voltage
	if(HAL_RCC_ClockConfig(&clk_init,FLASH_LATENCY_0) != HAL_OK)
 8000644:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f000 faf6 	bl	8000c3c <HAL_RCC_ClockConfig>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <main+0x6e>
	{
		while(1);
 8000656:	bf00      	nop
 8000658:	e7fd      	b.n	8000656 <main+0x6a>
	}

	__HAL_RCC_HSI_DISABLE(); // The HSI is disabled since the clock source is now HSE from the above initialization
 800065a:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <main+0xac>)
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]

	memset(msg,0,sizeof(msg));
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	2264      	movs	r2, #100	@ 0x64
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f001 fe12 	bl	8002290 <memset>
	sprintf(msg,"SYSCLK Frequency %ld\r\n",HAL_RCC_GetSysClockFreq());
 800066c:	f000 fbcc 	bl	8000e08 <HAL_RCC_GetSysClockFreq>
 8000670:	4602      	mov	r2, r0
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	4909      	ldr	r1, [pc, #36]	@ (800069c <main+0xb0>)
 8000676:	4618      	mov	r0, r3
 8000678:	f001 fde8 	bl	800224c <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen(msg), HAL_MAX_DELAY);
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff fdc6 	bl	8000210 <strlen>
 8000684:	4603      	mov	r3, r0
 8000686:	b29a      	uxth	r2, r3
 8000688:	1d39      	adds	r1, r7, #4
 800068a:	f04f 33ff 	mov.w	r3, #4294967295
 800068e:	4804      	ldr	r0, [pc, #16]	@ (80006a0 <main+0xb4>)
 8000690:	f001 f888 	bl	80017a4 <HAL_UART_Transmit>
	while(1);
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <main+0xa8>
 8000698:	42470000 	.word	0x42470000
 800069c:	08002ba4 	.word	0x08002ba4
 80006a0:	20000078 	.word	0x20000078

080006a4 <SystemClockConfig>:

	return 0;
}

void SystemClockConfig(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
	// function to configure special clock configuration
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
	...

080006b4 <UART2_Init>:

void UART2_Init(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;  // base address of the UART2 peripheral - this is the typedef in the handle - always has the base address of peripheral
 80006b8:	4b0d      	ldr	r3, [pc, #52]	@ (80006f0 <UART2_Init+0x3c>)
 80006ba:	4a0e      	ldr	r2, [pc, #56]	@ (80006f4 <UART2_Init+0x40>)
 80006bc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate=115200;
 80006be:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <UART2_Init+0x3c>)
 80006c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006c4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength=UART_WORDLENGTH_8B;
 80006c6:	4b0a      	ldr	r3, [pc, #40]	@ (80006f0 <UART2_Init+0x3c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits=UART_STOPBITS_1;
 80006cc:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <UART2_Init+0x3c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity=UART_PARITY_NONE;
 80006d2:	4b07      	ldr	r3, [pc, #28]	@ (80006f0 <UART2_Init+0x3c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl=UART_HWCONTROL_NONE;
 80006d8:	4b05      	ldr	r3, [pc, #20]	@ (80006f0 <UART2_Init+0x3c>)
 80006da:	2200      	movs	r2, #0
 80006dc:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode=UART_MODE_TX_RX;
 80006de:	4b04      	ldr	r3, [pc, #16]	@ (80006f0 <UART2_Init+0x3c>)
 80006e0:	220c      	movs	r2, #12
 80006e2:	615a      	str	r2, [r3, #20]

}
 80006e4:	bf00      	nop
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	20000078 	.word	0x20000078
 80006f4:	40004400 	.word	0x40004400

080006f8 <HAL_MspInit>:
  * @brief  Initialize the MSP.
  * @retval None
  */
#include "stm32f4xx.h"
void HAL_MspInit(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  // Customizing the function for my project
  // 1. task 1: Setup the processor priority grouping- NVIC_PRIORITYGROUP_0 then no interrupts can be directly configured
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006fc:	2003      	movs	r0, #3
 80006fe:	f000 f9cb 	bl	8000a98 <HAL_NVIC_SetPriorityGrouping>

  // 2. task 2 : Enable the required system exceptions of the ARM Cortex M4 system exceptions
	// #include "stm32f4xx.h" includes the SCB definition - so make sure to include it
	SCB->SHCSR &= ~(0x7 << 16); // first clear the bits from location 17,18 and 19 - activated the usage fault, memory fault and bus fault exception
 8000702:	4b10      	ldr	r3, [pc, #64]	@ (8000744 <HAL_MspInit+0x4c>)
 8000704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000706:	4a0f      	ldr	r2, [pc, #60]	@ (8000744 <HAL_MspInit+0x4c>)
 8000708:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800070c:	6253      	str	r3, [r2, #36]	@ 0x24
	SCB->SHCSR |= 0x7<<16; // set the bits 17,18 and 19
 800070e:	4b0d      	ldr	r3, [pc, #52]	@ (8000744 <HAL_MspInit+0x4c>)
 8000710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000712:	4a0c      	ldr	r2, [pc, #48]	@ (8000744 <HAL_MspInit+0x4c>)
 8000714:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000718:	6253      	str	r3, [r2, #36]	@ 0x24

  // 3. task 3 : Setup the priority for the system exceptions
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800071a:	2200      	movs	r2, #0
 800071c:	2100      	movs	r1, #0
 800071e:	f06f 000a 	mvn.w	r0, #10
 8000722:	f000 f9c4 	bl	8000aae <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000726:	2200      	movs	r2, #0
 8000728:	2100      	movs	r1, #0
 800072a:	f06f 000b 	mvn.w	r0, #11
 800072e:	f000 f9be 	bl	8000aae <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	2100      	movs	r1, #0
 8000736:	f06f 0009 	mvn.w	r0, #9
 800073a:	f000 f9b8 	bl	8000aae <HAL_NVIC_SetPriority>

}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <SysTick_Handler>:
#include "main.h"

extern UART_HandleTypeDef huart2;

void SysTick_Handler()
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	HAL_IncTick();
 800074c:	f000 f8d2 	bl	80008f4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000750:	f000 f9d5 	bl	8000afe <HAL_SYSTICK_IRQHandler>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}

08000758 <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 800075c:	4802      	ldr	r0, [pc, #8]	@ (8000768 <USART2_IRQHandler+0x10>)
 800075e:	f001 f8ad 	bl	80018bc <HAL_UART_IRQHandler>
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000078 	.word	0x20000078

0800076c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b086      	sub	sp, #24
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000774:	4a14      	ldr	r2, [pc, #80]	@ (80007c8 <_sbrk+0x5c>)
 8000776:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <_sbrk+0x60>)
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000780:	4b13      	ldr	r3, [pc, #76]	@ (80007d0 <_sbrk+0x64>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d102      	bne.n	800078e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000788:	4b11      	ldr	r3, [pc, #68]	@ (80007d0 <_sbrk+0x64>)
 800078a:	4a12      	ldr	r2, [pc, #72]	@ (80007d4 <_sbrk+0x68>)
 800078c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800078e:	4b10      	ldr	r3, [pc, #64]	@ (80007d0 <_sbrk+0x64>)
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4413      	add	r3, r2
 8000796:	693a      	ldr	r2, [r7, #16]
 8000798:	429a      	cmp	r2, r3
 800079a:	d207      	bcs.n	80007ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800079c:	f001 fd80 	bl	80022a0 <__errno>
 80007a0:	4603      	mov	r3, r0
 80007a2:	220c      	movs	r2, #12
 80007a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007a6:	f04f 33ff 	mov.w	r3, #4294967295
 80007aa:	e009      	b.n	80007c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007ac:	4b08      	ldr	r3, [pc, #32]	@ (80007d0 <_sbrk+0x64>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007b2:	4b07      	ldr	r3, [pc, #28]	@ (80007d0 <_sbrk+0x64>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4413      	add	r3, r2
 80007ba:	4a05      	ldr	r2, [pc, #20]	@ (80007d0 <_sbrk+0x64>)
 80007bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007be:	68fb      	ldr	r3, [r7, #12]
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	3718      	adds	r7, #24
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20020000 	.word	0x20020000
 80007cc:	00000400 	.word	0x00000400
 80007d0:	200000c0 	.word	0x200000c0
 80007d4:	20000210 	.word	0x20000210

080007d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <SystemInit+0x20>)
 80007de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007e2:	4a05      	ldr	r2, [pc, #20]	@ (80007f8 <SystemInit+0x20>)
 80007e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80007fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000834 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000800:	f7ff ffea 	bl	80007d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000804:	480c      	ldr	r0, [pc, #48]	@ (8000838 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000806:	490d      	ldr	r1, [pc, #52]	@ (800083c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000808:	4a0d      	ldr	r2, [pc, #52]	@ (8000840 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800080a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800080c:	e002      	b.n	8000814 <LoopCopyDataInit>

0800080e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800080e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000812:	3304      	adds	r3, #4

08000814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000818:	d3f9      	bcc.n	800080e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800081a:	4a0a      	ldr	r2, [pc, #40]	@ (8000844 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800081c:	4c0a      	ldr	r4, [pc, #40]	@ (8000848 <LoopFillZerobss+0x22>)
  movs r3, #0
 800081e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000820:	e001      	b.n	8000826 <LoopFillZerobss>

08000822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000824:	3204      	adds	r2, #4

08000826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000828:	d3fb      	bcc.n	8000822 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800082a:	f001 fd3f 	bl	80022ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800082e:	f7ff fedd 	bl	80005ec <main>
  bx  lr    
 8000832:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000834:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000838:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800083c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000840:	08002c10 	.word	0x08002c10
  ldr r2, =_sbss
 8000844:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000848:	20000210 	.word	0x20000210

0800084c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800084c:	e7fe      	b.n	800084c <ADC_IRQHandler>
	...

08000850 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000854:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <HAL_Init+0x40>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a0d      	ldr	r2, [pc, #52]	@ (8000890 <HAL_Init+0x40>)
 800085a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800085e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000860:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <HAL_Init+0x40>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a0a      	ldr	r2, [pc, #40]	@ (8000890 <HAL_Init+0x40>)
 8000866:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800086a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800086c:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <HAL_Init+0x40>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a07      	ldr	r2, [pc, #28]	@ (8000890 <HAL_Init+0x40>)
 8000872:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000876:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000878:	2003      	movs	r0, #3
 800087a:	f000 f90d 	bl	8000a98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800087e:	2000      	movs	r0, #0
 8000880:	f000 f808 	bl	8000894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000884:	f7ff ff38 	bl	80006f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000888:	2300      	movs	r3, #0
}
 800088a:	4618      	mov	r0, r3
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40023c00 	.word	0x40023c00

08000894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800089c:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <HAL_InitTick+0x54>)
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <HAL_InitTick+0x58>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	4619      	mov	r1, r3
 80008a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 f917 	bl	8000ae6 <HAL_SYSTICK_Config>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008be:	2301      	movs	r3, #1
 80008c0:	e00e      	b.n	80008e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2b0f      	cmp	r3, #15
 80008c6:	d80a      	bhi.n	80008de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008c8:	2200      	movs	r2, #0
 80008ca:	6879      	ldr	r1, [r7, #4]
 80008cc:	f04f 30ff 	mov.w	r0, #4294967295
 80008d0:	f000 f8ed 	bl	8000aae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008d4:	4a06      	ldr	r2, [pc, #24]	@ (80008f0 <HAL_InitTick+0x5c>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008da:	2300      	movs	r3, #0
 80008dc:	e000      	b.n	80008e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008de:	2301      	movs	r3, #1
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3708      	adds	r7, #8
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000000 	.word	0x20000000
 80008ec:	20000008 	.word	0x20000008
 80008f0:	20000004 	.word	0x20000004

080008f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <HAL_IncTick+0x20>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <HAL_IncTick+0x24>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4413      	add	r3, r2
 8000904:	4a04      	ldr	r2, [pc, #16]	@ (8000918 <HAL_IncTick+0x24>)
 8000906:	6013      	str	r3, [r2, #0]
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	20000008 	.word	0x20000008
 8000918:	200000c4 	.word	0x200000c4

0800091c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  return uwTick;
 8000920:	4b03      	ldr	r3, [pc, #12]	@ (8000930 <HAL_GetTick+0x14>)
 8000922:	681b      	ldr	r3, [r3, #0]
}
 8000924:	4618      	mov	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	200000c4 	.word	0x200000c4

08000934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	f003 0307 	and.w	r3, r3, #7
 8000942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000944:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <__NVIC_SetPriorityGrouping+0x44>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800094a:	68ba      	ldr	r2, [r7, #8]
 800094c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000950:	4013      	ands	r3, r2
 8000952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800095c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000960:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000966:	4a04      	ldr	r2, [pc, #16]	@ (8000978 <__NVIC_SetPriorityGrouping+0x44>)
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	60d3      	str	r3, [r2, #12]
}
 800096c:	bf00      	nop
 800096e:	3714      	adds	r7, #20
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000980:	4b04      	ldr	r3, [pc, #16]	@ (8000994 <__NVIC_GetPriorityGrouping+0x18>)
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	0a1b      	lsrs	r3, r3, #8
 8000986:	f003 0307 	and.w	r3, r3, #7
}
 800098a:	4618      	mov	r0, r3
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	6039      	str	r1, [r7, #0]
 80009a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	db0a      	blt.n	80009c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	b2da      	uxtb	r2, r3
 80009b0:	490c      	ldr	r1, [pc, #48]	@ (80009e4 <__NVIC_SetPriority+0x4c>)
 80009b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b6:	0112      	lsls	r2, r2, #4
 80009b8:	b2d2      	uxtb	r2, r2
 80009ba:	440b      	add	r3, r1
 80009bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009c0:	e00a      	b.n	80009d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4908      	ldr	r1, [pc, #32]	@ (80009e8 <__NVIC_SetPriority+0x50>)
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	f003 030f 	and.w	r3, r3, #15
 80009ce:	3b04      	subs	r3, #4
 80009d0:	0112      	lsls	r2, r2, #4
 80009d2:	b2d2      	uxtb	r2, r2
 80009d4:	440b      	add	r3, r1
 80009d6:	761a      	strb	r2, [r3, #24]
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr
 80009e4:	e000e100 	.word	0xe000e100
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b089      	sub	sp, #36	@ 0x24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f003 0307 	and.w	r3, r3, #7
 80009fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a00:	69fb      	ldr	r3, [r7, #28]
 8000a02:	f1c3 0307 	rsb	r3, r3, #7
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	bf28      	it	cs
 8000a0a:	2304      	movcs	r3, #4
 8000a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3304      	adds	r3, #4
 8000a12:	2b06      	cmp	r3, #6
 8000a14:	d902      	bls.n	8000a1c <NVIC_EncodePriority+0x30>
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	3b03      	subs	r3, #3
 8000a1a:	e000      	b.n	8000a1e <NVIC_EncodePriority+0x32>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a20:	f04f 32ff 	mov.w	r2, #4294967295
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2a:	43da      	mvns	r2, r3
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	401a      	ands	r2, r3
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a34:	f04f 31ff 	mov.w	r1, #4294967295
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3e:	43d9      	mvns	r1, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a44:	4313      	orrs	r3, r2
         );
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3724      	adds	r7, #36	@ 0x24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
	...

08000a54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3b01      	subs	r3, #1
 8000a60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a64:	d301      	bcc.n	8000a6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a66:	2301      	movs	r3, #1
 8000a68:	e00f      	b.n	8000a8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a94 <SysTick_Config+0x40>)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a72:	210f      	movs	r1, #15
 8000a74:	f04f 30ff 	mov.w	r0, #4294967295
 8000a78:	f7ff ff8e 	bl	8000998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a7c:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <SysTick_Config+0x40>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a82:	4b04      	ldr	r3, [pc, #16]	@ (8000a94 <SysTick_Config+0x40>)
 8000a84:	2207      	movs	r2, #7
 8000a86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	e000e010 	.word	0xe000e010

08000a98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f7ff ff47 	bl	8000934 <__NVIC_SetPriorityGrouping>
}
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b086      	sub	sp, #24
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	60b9      	str	r1, [r7, #8]
 8000ab8:	607a      	str	r2, [r7, #4]
 8000aba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000abc:	2300      	movs	r3, #0
 8000abe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ac0:	f7ff ff5c 	bl	800097c <__NVIC_GetPriorityGrouping>
 8000ac4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	68b9      	ldr	r1, [r7, #8]
 8000aca:	6978      	ldr	r0, [r7, #20]
 8000acc:	f7ff ff8e 	bl	80009ec <NVIC_EncodePriority>
 8000ad0:	4602      	mov	r2, r0
 8000ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad6:	4611      	mov	r1, r2
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff ff5d 	bl	8000998 <__NVIC_SetPriority>
}
 8000ade:	bf00      	nop
 8000ae0:	3718      	adds	r7, #24
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	b082      	sub	sp, #8
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f7ff ffb0 	bl	8000a54 <SysTick_Config>
 8000af4:	4603      	mov	r3, r0
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000b02:	f000 f802 	bl	8000b0a <HAL_SYSTICK_Callback>
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000b0e:	bf00      	nop
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b24:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000b26:	f7ff fef9 	bl	800091c <HAL_GetTick>
 8000b2a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	2b02      	cmp	r3, #2
 8000b36:	d008      	beq.n	8000b4a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2280      	movs	r2, #128	@ 0x80
 8000b3c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000b46:	2301      	movs	r3, #1
 8000b48:	e052      	b.n	8000bf0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f022 0216 	bic.w	r2, r2, #22
 8000b58:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	695a      	ldr	r2, [r3, #20]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000b68:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d103      	bne.n	8000b7a <HAL_DMA_Abort+0x62>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d007      	beq.n	8000b8a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f022 0208 	bic.w	r2, r2, #8
 8000b88:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f022 0201 	bic.w	r2, r2, #1
 8000b98:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b9a:	e013      	b.n	8000bc4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000b9c:	f7ff febe 	bl	800091c <HAL_GetTick>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	2b05      	cmp	r3, #5
 8000ba8:	d90c      	bls.n	8000bc4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2220      	movs	r2, #32
 8000bae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2203      	movs	r2, #3
 8000bb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	e015      	b.n	8000bf0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d1e4      	bne.n	8000b9c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000bd6:	223f      	movs	r2, #63	@ 0x3f
 8000bd8:	409a      	lsls	r2, r3
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2201      	movs	r2, #1
 8000be2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2200      	movs	r2, #0
 8000bea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000bee:	2300      	movs	r3, #0
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3710      	adds	r7, #16
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	2b02      	cmp	r3, #2
 8000c0a:	d004      	beq.n	8000c16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2280      	movs	r2, #128	@ 0x80
 8000c10:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e00c      	b.n	8000c30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2205      	movs	r2, #5
 8000c1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f022 0201 	bic.w	r2, r2, #1
 8000c2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000c2e:	2300      	movs	r3, #0
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d101      	bne.n	8000c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	e0cc      	b.n	8000dea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c50:	4b68      	ldr	r3, [pc, #416]	@ (8000df4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f003 030f 	and.w	r3, r3, #15
 8000c58:	683a      	ldr	r2, [r7, #0]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d90c      	bls.n	8000c78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c5e:	4b65      	ldr	r3, [pc, #404]	@ (8000df4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c60:	683a      	ldr	r2, [r7, #0]
 8000c62:	b2d2      	uxtb	r2, r2
 8000c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c66:	4b63      	ldr	r3, [pc, #396]	@ (8000df4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 030f 	and.w	r3, r3, #15
 8000c6e:	683a      	ldr	r2, [r7, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d001      	beq.n	8000c78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000c74:	2301      	movs	r3, #1
 8000c76:	e0b8      	b.n	8000dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f003 0302 	and.w	r3, r3, #2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d020      	beq.n	8000cc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d005      	beq.n	8000c9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c90:	4b59      	ldr	r3, [pc, #356]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	4a58      	ldr	r2, [pc, #352]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8000c9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f003 0308 	and.w	r3, r3, #8
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d005      	beq.n	8000cb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ca8:	4b53      	ldr	r3, [pc, #332]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	4a52      	ldr	r2, [pc, #328]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8000cb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cb4:	4b50      	ldr	r3, [pc, #320]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	689b      	ldr	r3, [r3, #8]
 8000cc0:	494d      	ldr	r1, [pc, #308]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d044      	beq.n	8000d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d107      	bne.n	8000cea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cda:	4b47      	ldr	r3, [pc, #284]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d119      	bne.n	8000d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e07f      	b.n	8000dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d003      	beq.n	8000cfa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cf6:	2b03      	cmp	r3, #3
 8000cf8:	d107      	bne.n	8000d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d109      	bne.n	8000d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e06f      	b.n	8000dea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d101      	bne.n	8000d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e067      	b.n	8000dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d1a:	4b37      	ldr	r3, [pc, #220]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	f023 0203 	bic.w	r2, r3, #3
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	4934      	ldr	r1, [pc, #208]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d2c:	f7ff fdf6 	bl	800091c <HAL_GetTick>
 8000d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d32:	e00a      	b.n	8000d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d34:	f7ff fdf2 	bl	800091c <HAL_GetTick>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d901      	bls.n	8000d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	e04f      	b.n	8000dea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d4c:	689b      	ldr	r3, [r3, #8]
 8000d4e:	f003 020c 	and.w	r2, r3, #12
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d1eb      	bne.n	8000d34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d5c:	4b25      	ldr	r3, [pc, #148]	@ (8000df4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f003 030f 	and.w	r3, r3, #15
 8000d64:	683a      	ldr	r2, [r7, #0]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d20c      	bcs.n	8000d84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d6a:	4b22      	ldr	r3, [pc, #136]	@ (8000df4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d6c:	683a      	ldr	r2, [r7, #0]
 8000d6e:	b2d2      	uxtb	r2, r2
 8000d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d72:	4b20      	ldr	r3, [pc, #128]	@ (8000df4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 030f 	and.w	r3, r3, #15
 8000d7a:	683a      	ldr	r2, [r7, #0]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d001      	beq.n	8000d84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e032      	b.n	8000dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 0304 	and.w	r3, r3, #4
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d008      	beq.n	8000da2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d90:	4b19      	ldr	r3, [pc, #100]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	4916      	ldr	r1, [pc, #88]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0308 	and.w	r3, r3, #8
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d009      	beq.n	8000dc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000dae:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	691b      	ldr	r3, [r3, #16]
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	490e      	ldr	r1, [pc, #56]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000dc2:	f000 f821 	bl	8000e08 <HAL_RCC_GetSysClockFreq>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000df8 <HAL_RCC_ClockConfig+0x1bc>)
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	091b      	lsrs	r3, r3, #4
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	490a      	ldr	r1, [pc, #40]	@ (8000dfc <HAL_RCC_ClockConfig+0x1c0>)
 8000dd4:	5ccb      	ldrb	r3, [r1, r3]
 8000dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8000dda:	4a09      	ldr	r2, [pc, #36]	@ (8000e00 <HAL_RCC_ClockConfig+0x1c4>)
 8000ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8000dde:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <HAL_RCC_ClockConfig+0x1c8>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff fd56 	bl	8000894 <HAL_InitTick>

  return HAL_OK;
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3710      	adds	r7, #16
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40023c00 	.word	0x40023c00
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	08002bbc 	.word	0x08002bbc
 8000e00:	20000000 	.word	0x20000000
 8000e04:	20000004 	.word	0x20000004

08000e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000e0c:	b0ae      	sub	sp, #184	@ 0xb8
 8000e0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000e10:	2300      	movs	r3, #0
 8000e12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8000e16:	2300      	movs	r3, #0
 8000e18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8000e22:	2300      	movs	r3, #0
 8000e24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e2e:	4bcb      	ldr	r3, [pc, #812]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	f003 030c 	and.w	r3, r3, #12
 8000e36:	2b0c      	cmp	r3, #12
 8000e38:	f200 8206 	bhi.w	8001248 <HAL_RCC_GetSysClockFreq+0x440>
 8000e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e44 <HAL_RCC_GetSysClockFreq+0x3c>)
 8000e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e42:	bf00      	nop
 8000e44:	08000e79 	.word	0x08000e79
 8000e48:	08001249 	.word	0x08001249
 8000e4c:	08001249 	.word	0x08001249
 8000e50:	08001249 	.word	0x08001249
 8000e54:	08000e81 	.word	0x08000e81
 8000e58:	08001249 	.word	0x08001249
 8000e5c:	08001249 	.word	0x08001249
 8000e60:	08001249 	.word	0x08001249
 8000e64:	08000e89 	.word	0x08000e89
 8000e68:	08001249 	.word	0x08001249
 8000e6c:	08001249 	.word	0x08001249
 8000e70:	08001249 	.word	0x08001249
 8000e74:	08001079 	.word	0x08001079
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000e78:	4bb9      	ldr	r3, [pc, #740]	@ (8001160 <HAL_RCC_GetSysClockFreq+0x358>)
 8000e7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8000e7e:	e1e7      	b.n	8001250 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000e80:	4bb8      	ldr	r3, [pc, #736]	@ (8001164 <HAL_RCC_GetSysClockFreq+0x35c>)
 8000e82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8000e86:	e1e3      	b.n	8001250 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e88:	4bb4      	ldr	r3, [pc, #720]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000e90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000e94:	4bb1      	ldr	r3, [pc, #708]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d071      	beq.n	8000f84 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ea0:	4bae      	ldr	r3, [pc, #696]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	099b      	lsrs	r3, r3, #6
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000eac:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8000eb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000eb8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000ec2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8000ec6:	4622      	mov	r2, r4
 8000ec8:	462b      	mov	r3, r5
 8000eca:	f04f 0000 	mov.w	r0, #0
 8000ece:	f04f 0100 	mov.w	r1, #0
 8000ed2:	0159      	lsls	r1, r3, #5
 8000ed4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000ed8:	0150      	lsls	r0, r2, #5
 8000eda:	4602      	mov	r2, r0
 8000edc:	460b      	mov	r3, r1
 8000ede:	4621      	mov	r1, r4
 8000ee0:	1a51      	subs	r1, r2, r1
 8000ee2:	6439      	str	r1, [r7, #64]	@ 0x40
 8000ee4:	4629      	mov	r1, r5
 8000ee6:	eb63 0301 	sbc.w	r3, r3, r1
 8000eea:	647b      	str	r3, [r7, #68]	@ 0x44
 8000eec:	f04f 0200 	mov.w	r2, #0
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8000ef8:	4649      	mov	r1, r9
 8000efa:	018b      	lsls	r3, r1, #6
 8000efc:	4641      	mov	r1, r8
 8000efe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000f02:	4641      	mov	r1, r8
 8000f04:	018a      	lsls	r2, r1, #6
 8000f06:	4641      	mov	r1, r8
 8000f08:	1a51      	subs	r1, r2, r1
 8000f0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	eb63 0301 	sbc.w	r3, r3, r1
 8000f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8000f20:	4649      	mov	r1, r9
 8000f22:	00cb      	lsls	r3, r1, #3
 8000f24:	4641      	mov	r1, r8
 8000f26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000f2a:	4641      	mov	r1, r8
 8000f2c:	00ca      	lsls	r2, r1, #3
 8000f2e:	4610      	mov	r0, r2
 8000f30:	4619      	mov	r1, r3
 8000f32:	4603      	mov	r3, r0
 8000f34:	4622      	mov	r2, r4
 8000f36:	189b      	adds	r3, r3, r2
 8000f38:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f3a:	462b      	mov	r3, r5
 8000f3c:	460a      	mov	r2, r1
 8000f3e:	eb42 0303 	adc.w	r3, r2, r3
 8000f42:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f44:	f04f 0200 	mov.w	r2, #0
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8000f50:	4629      	mov	r1, r5
 8000f52:	024b      	lsls	r3, r1, #9
 8000f54:	4621      	mov	r1, r4
 8000f56:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8000f5a:	4621      	mov	r1, r4
 8000f5c:	024a      	lsls	r2, r1, #9
 8000f5e:	4610      	mov	r0, r2
 8000f60:	4619      	mov	r1, r3
 8000f62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000f66:	2200      	movs	r2, #0
 8000f68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000f6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000f70:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8000f74:	f7ff f9a4 	bl	80002c0 <__aeabi_uldivmod>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000f82:	e067      	b.n	8001054 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000f84:	4b75      	ldr	r3, [pc, #468]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	099b      	lsrs	r3, r3, #6
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000f90:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8000f94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000fa2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8000fa6:	4622      	mov	r2, r4
 8000fa8:	462b      	mov	r3, r5
 8000faa:	f04f 0000 	mov.w	r0, #0
 8000fae:	f04f 0100 	mov.w	r1, #0
 8000fb2:	0159      	lsls	r1, r3, #5
 8000fb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000fb8:	0150      	lsls	r0, r2, #5
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4621      	mov	r1, r4
 8000fc0:	1a51      	subs	r1, r2, r1
 8000fc2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8000fc4:	4629      	mov	r1, r5
 8000fc6:	eb63 0301 	sbc.w	r3, r3, r1
 8000fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8000fd8:	4649      	mov	r1, r9
 8000fda:	018b      	lsls	r3, r1, #6
 8000fdc:	4641      	mov	r1, r8
 8000fde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000fe2:	4641      	mov	r1, r8
 8000fe4:	018a      	lsls	r2, r1, #6
 8000fe6:	4641      	mov	r1, r8
 8000fe8:	ebb2 0a01 	subs.w	sl, r2, r1
 8000fec:	4649      	mov	r1, r9
 8000fee:	eb63 0b01 	sbc.w	fp, r3, r1
 8000ff2:	f04f 0200 	mov.w	r2, #0
 8000ff6:	f04f 0300 	mov.w	r3, #0
 8000ffa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000ffe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001002:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001006:	4692      	mov	sl, r2
 8001008:	469b      	mov	fp, r3
 800100a:	4623      	mov	r3, r4
 800100c:	eb1a 0303 	adds.w	r3, sl, r3
 8001010:	623b      	str	r3, [r7, #32]
 8001012:	462b      	mov	r3, r5
 8001014:	eb4b 0303 	adc.w	r3, fp, r3
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
 800101a:	f04f 0200 	mov.w	r2, #0
 800101e:	f04f 0300 	mov.w	r3, #0
 8001022:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001026:	4629      	mov	r1, r5
 8001028:	028b      	lsls	r3, r1, #10
 800102a:	4621      	mov	r1, r4
 800102c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001030:	4621      	mov	r1, r4
 8001032:	028a      	lsls	r2, r1, #10
 8001034:	4610      	mov	r0, r2
 8001036:	4619      	mov	r1, r3
 8001038:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800103c:	2200      	movs	r2, #0
 800103e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001040:	677a      	str	r2, [r7, #116]	@ 0x74
 8001042:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001046:	f7ff f93b 	bl	80002c0 <__aeabi_uldivmod>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	4613      	mov	r3, r2
 8001050:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001054:	4b41      	ldr	r3, [pc, #260]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	0c1b      	lsrs	r3, r3, #16
 800105a:	f003 0303 	and.w	r3, r3, #3
 800105e:	3301      	adds	r3, #1
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001066:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800106a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800106e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001072:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001076:	e0eb      	b.n	8001250 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001078:	4b38      	ldr	r3, [pc, #224]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001080:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001084:	4b35      	ldr	r3, [pc, #212]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d06b      	beq.n	8001168 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001090:	4b32      	ldr	r3, [pc, #200]	@ (800115c <HAL_RCC_GetSysClockFreq+0x354>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	099b      	lsrs	r3, r3, #6
 8001096:	2200      	movs	r2, #0
 8001098:	66bb      	str	r3, [r7, #104]	@ 0x68
 800109a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800109c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800109e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80010a4:	2300      	movs	r3, #0
 80010a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80010a8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80010ac:	4622      	mov	r2, r4
 80010ae:	462b      	mov	r3, r5
 80010b0:	f04f 0000 	mov.w	r0, #0
 80010b4:	f04f 0100 	mov.w	r1, #0
 80010b8:	0159      	lsls	r1, r3, #5
 80010ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80010be:	0150      	lsls	r0, r2, #5
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4621      	mov	r1, r4
 80010c6:	1a51      	subs	r1, r2, r1
 80010c8:	61b9      	str	r1, [r7, #24]
 80010ca:	4629      	mov	r1, r5
 80010cc:	eb63 0301 	sbc.w	r3, r3, r1
 80010d0:	61fb      	str	r3, [r7, #28]
 80010d2:	f04f 0200 	mov.w	r2, #0
 80010d6:	f04f 0300 	mov.w	r3, #0
 80010da:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80010de:	4659      	mov	r1, fp
 80010e0:	018b      	lsls	r3, r1, #6
 80010e2:	4651      	mov	r1, sl
 80010e4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80010e8:	4651      	mov	r1, sl
 80010ea:	018a      	lsls	r2, r1, #6
 80010ec:	4651      	mov	r1, sl
 80010ee:	ebb2 0801 	subs.w	r8, r2, r1
 80010f2:	4659      	mov	r1, fp
 80010f4:	eb63 0901 	sbc.w	r9, r3, r1
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001104:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001108:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800110c:	4690      	mov	r8, r2
 800110e:	4699      	mov	r9, r3
 8001110:	4623      	mov	r3, r4
 8001112:	eb18 0303 	adds.w	r3, r8, r3
 8001116:	613b      	str	r3, [r7, #16]
 8001118:	462b      	mov	r3, r5
 800111a:	eb49 0303 	adc.w	r3, r9, r3
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	f04f 0200 	mov.w	r2, #0
 8001124:	f04f 0300 	mov.w	r3, #0
 8001128:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800112c:	4629      	mov	r1, r5
 800112e:	024b      	lsls	r3, r1, #9
 8001130:	4621      	mov	r1, r4
 8001132:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001136:	4621      	mov	r1, r4
 8001138:	024a      	lsls	r2, r1, #9
 800113a:	4610      	mov	r0, r2
 800113c:	4619      	mov	r1, r3
 800113e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001142:	2200      	movs	r2, #0
 8001144:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001146:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001148:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800114c:	f7ff f8b8 	bl	80002c0 <__aeabi_uldivmod>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4613      	mov	r3, r2
 8001156:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800115a:	e065      	b.n	8001228 <HAL_RCC_GetSysClockFreq+0x420>
 800115c:	40023800 	.word	0x40023800
 8001160:	00f42400 	.word	0x00f42400
 8001164:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001168:	4b3d      	ldr	r3, [pc, #244]	@ (8001260 <HAL_RCC_GetSysClockFreq+0x458>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	099b      	lsrs	r3, r3, #6
 800116e:	2200      	movs	r2, #0
 8001170:	4618      	mov	r0, r3
 8001172:	4611      	mov	r1, r2
 8001174:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001178:	653b      	str	r3, [r7, #80]	@ 0x50
 800117a:	2300      	movs	r3, #0
 800117c:	657b      	str	r3, [r7, #84]	@ 0x54
 800117e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001182:	4642      	mov	r2, r8
 8001184:	464b      	mov	r3, r9
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	f04f 0100 	mov.w	r1, #0
 800118e:	0159      	lsls	r1, r3, #5
 8001190:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001194:	0150      	lsls	r0, r2, #5
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4641      	mov	r1, r8
 800119c:	1a51      	subs	r1, r2, r1
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	4649      	mov	r1, r9
 80011a2:	eb63 0301 	sbc.w	r3, r3, r1
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	f04f 0300 	mov.w	r3, #0
 80011b0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80011b4:	4659      	mov	r1, fp
 80011b6:	018b      	lsls	r3, r1, #6
 80011b8:	4651      	mov	r1, sl
 80011ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80011be:	4651      	mov	r1, sl
 80011c0:	018a      	lsls	r2, r1, #6
 80011c2:	4651      	mov	r1, sl
 80011c4:	1a54      	subs	r4, r2, r1
 80011c6:	4659      	mov	r1, fp
 80011c8:	eb63 0501 	sbc.w	r5, r3, r1
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	f04f 0300 	mov.w	r3, #0
 80011d4:	00eb      	lsls	r3, r5, #3
 80011d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011da:	00e2      	lsls	r2, r4, #3
 80011dc:	4614      	mov	r4, r2
 80011de:	461d      	mov	r5, r3
 80011e0:	4643      	mov	r3, r8
 80011e2:	18e3      	adds	r3, r4, r3
 80011e4:	603b      	str	r3, [r7, #0]
 80011e6:	464b      	mov	r3, r9
 80011e8:	eb45 0303 	adc.w	r3, r5, r3
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80011fa:	4629      	mov	r1, r5
 80011fc:	028b      	lsls	r3, r1, #10
 80011fe:	4621      	mov	r1, r4
 8001200:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001204:	4621      	mov	r1, r4
 8001206:	028a      	lsls	r2, r1, #10
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001210:	2200      	movs	r2, #0
 8001212:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001214:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001216:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800121a:	f7ff f851 	bl	80002c0 <__aeabi_uldivmod>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4613      	mov	r3, r2
 8001224:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001228:	4b0d      	ldr	r3, [pc, #52]	@ (8001260 <HAL_RCC_GetSysClockFreq+0x458>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	0f1b      	lsrs	r3, r3, #28
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001236:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800123a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800123e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001242:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001246:	e003      	b.n	8001250 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001248:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <HAL_RCC_GetSysClockFreq+0x45c>)
 800124a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800124e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001250:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001254:	4618      	mov	r0, r3
 8001256:	37b8      	adds	r7, #184	@ 0xb8
 8001258:	46bd      	mov	sp, r7
 800125a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800125e:	bf00      	nop
 8001260:	40023800 	.word	0x40023800
 8001264:	00f42400 	.word	0x00f42400

08001268 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e28d      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	f000 8083 	beq.w	800138e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001288:	4b94      	ldr	r3, [pc, #592]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	f003 030c 	and.w	r3, r3, #12
 8001290:	2b04      	cmp	r3, #4
 8001292:	d019      	beq.n	80012c8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001294:	4b91      	ldr	r3, [pc, #580]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f003 030c 	and.w	r3, r3, #12
        || \
 800129c:	2b08      	cmp	r3, #8
 800129e:	d106      	bne.n	80012ae <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80012a0:	4b8e      	ldr	r3, [pc, #568]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80012ac:	d00c      	beq.n	80012c8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ae:	4b8b      	ldr	r3, [pc, #556]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80012b6:	2b0c      	cmp	r3, #12
 80012b8:	d112      	bne.n	80012e0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ba:	4b88      	ldr	r3, [pc, #544]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80012c6:	d10b      	bne.n	80012e0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c8:	4b84      	ldr	r3, [pc, #528]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d05b      	beq.n	800138c <HAL_RCC_OscConfig+0x124>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d157      	bne.n	800138c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e25a      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012e8:	d106      	bne.n	80012f8 <HAL_RCC_OscConfig+0x90>
 80012ea:	4b7c      	ldr	r3, [pc, #496]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a7b      	ldr	r2, [pc, #492]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80012f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	e01d      	b.n	8001334 <HAL_RCC_OscConfig+0xcc>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001300:	d10c      	bne.n	800131c <HAL_RCC_OscConfig+0xb4>
 8001302:	4b76      	ldr	r3, [pc, #472]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a75      	ldr	r2, [pc, #468]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	4b73      	ldr	r3, [pc, #460]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a72      	ldr	r2, [pc, #456]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	e00b      	b.n	8001334 <HAL_RCC_OscConfig+0xcc>
 800131c:	4b6f      	ldr	r3, [pc, #444]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a6e      	ldr	r2, [pc, #440]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	4b6c      	ldr	r3, [pc, #432]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a6b      	ldr	r2, [pc, #428]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 800132e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d013      	beq.n	8001364 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800133c:	f7ff faee 	bl	800091c <HAL_GetTick>
 8001340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001342:	e008      	b.n	8001356 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001344:	f7ff faea 	bl	800091c <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b64      	cmp	r3, #100	@ 0x64
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e21f      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001356:	4b61      	ldr	r3, [pc, #388]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0f0      	beq.n	8001344 <HAL_RCC_OscConfig+0xdc>
 8001362:	e014      	b.n	800138e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001364:	f7ff fada 	bl	800091c <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800136c:	f7ff fad6 	bl	800091c <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b64      	cmp	r3, #100	@ 0x64
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e20b      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800137e:	4b57      	ldr	r3, [pc, #348]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f0      	bne.n	800136c <HAL_RCC_OscConfig+0x104>
 800138a:	e000      	b.n	800138e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d06f      	beq.n	800147a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800139a:	4b50      	ldr	r3, [pc, #320]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d017      	beq.n	80013d6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80013a6:	4b4d      	ldr	r3, [pc, #308]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 030c 	and.w	r3, r3, #12
        || \
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d105      	bne.n	80013be <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80013b2:	4b4a      	ldr	r3, [pc, #296]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d00b      	beq.n	80013d6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013be:	4b47      	ldr	r3, [pc, #284]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80013c6:	2b0c      	cmp	r3, #12
 80013c8:	d11c      	bne.n	8001404 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ca:	4b44      	ldr	r3, [pc, #272]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d116      	bne.n	8001404 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d6:	4b41      	ldr	r3, [pc, #260]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d005      	beq.n	80013ee <HAL_RCC_OscConfig+0x186>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	68db      	ldr	r3, [r3, #12]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d001      	beq.n	80013ee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e1d3      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ee:	4b3b      	ldr	r3, [pc, #236]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	4937      	ldr	r1, [pc, #220]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	e03a      	b.n	800147a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d020      	beq.n	800144e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800140c:	4b34      	ldr	r3, [pc, #208]	@ (80014e0 <HAL_RCC_OscConfig+0x278>)
 800140e:	2201      	movs	r2, #1
 8001410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001412:	f7ff fa83 	bl	800091c <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800141a:	f7ff fa7f 	bl	800091c <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e1b4      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142c:	4b2b      	ldr	r3, [pc, #172]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001438:	4b28      	ldr	r3, [pc, #160]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	4925      	ldr	r1, [pc, #148]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001448:	4313      	orrs	r3, r2
 800144a:	600b      	str	r3, [r1, #0]
 800144c:	e015      	b.n	800147a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800144e:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <HAL_RCC_OscConfig+0x278>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7ff fa62 	bl	800091c <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800145c:	f7ff fa5e 	bl	800091c <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e193      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146e:	4b1b      	ldr	r3, [pc, #108]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f0      	bne.n	800145c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0308 	and.w	r3, r3, #8
 8001482:	2b00      	cmp	r3, #0
 8001484:	d036      	beq.n	80014f4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d016      	beq.n	80014bc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <HAL_RCC_OscConfig+0x27c>)
 8001490:	2201      	movs	r2, #1
 8001492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001494:	f7ff fa42 	bl	800091c <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800149c:	f7ff fa3e 	bl	800091c <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e173      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ae:	4b0b      	ldr	r3, [pc, #44]	@ (80014dc <HAL_RCC_OscConfig+0x274>)
 80014b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0x234>
 80014ba:	e01b      	b.n	80014f4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014bc:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <HAL_RCC_OscConfig+0x27c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c2:	f7ff fa2b 	bl	800091c <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c8:	e00e      	b.n	80014e8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014ca:	f7ff fa27 	bl	800091c <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d907      	bls.n	80014e8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e15c      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
 80014dc:	40023800 	.word	0x40023800
 80014e0:	42470000 	.word	0x42470000
 80014e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e8:	4b8a      	ldr	r3, [pc, #552]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80014ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1ea      	bne.n	80014ca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 8097 	beq.w	8001630 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001502:	2300      	movs	r3, #0
 8001504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001506:	4b83      	ldr	r3, [pc, #524]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10f      	bne.n	8001532 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	4b7f      	ldr	r3, [pc, #508]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151a:	4a7e      	ldr	r2, [pc, #504]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001520:	6413      	str	r3, [r2, #64]	@ 0x40
 8001522:	4b7c      	ldr	r3, [pc, #496]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800152e:	2301      	movs	r3, #1
 8001530:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001532:	4b79      	ldr	r3, [pc, #484]	@ (8001718 <HAL_RCC_OscConfig+0x4b0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800153e:	4b76      	ldr	r3, [pc, #472]	@ (8001718 <HAL_RCC_OscConfig+0x4b0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a75      	ldr	r2, [pc, #468]	@ (8001718 <HAL_RCC_OscConfig+0x4b0>)
 8001544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154a:	f7ff f9e7 	bl	800091c <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001550:	e008      	b.n	8001564 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001552:	f7ff f9e3 	bl	800091c <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d901      	bls.n	8001564 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e118      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001564:	4b6c      	ldr	r3, [pc, #432]	@ (8001718 <HAL_RCC_OscConfig+0x4b0>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0f0      	beq.n	8001552 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d106      	bne.n	8001586 <HAL_RCC_OscConfig+0x31e>
 8001578:	4b66      	ldr	r3, [pc, #408]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800157a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800157c:	4a65      	ldr	r2, [pc, #404]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6713      	str	r3, [r2, #112]	@ 0x70
 8001584:	e01c      	b.n	80015c0 <HAL_RCC_OscConfig+0x358>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b05      	cmp	r3, #5
 800158c:	d10c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x340>
 800158e:	4b61      	ldr	r3, [pc, #388]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001592:	4a60      	ldr	r2, [pc, #384]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	6713      	str	r3, [r2, #112]	@ 0x70
 800159a:	4b5e      	ldr	r3, [pc, #376]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800159c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800159e:	4a5d      	ldr	r2, [pc, #372]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80015a6:	e00b      	b.n	80015c0 <HAL_RCC_OscConfig+0x358>
 80015a8:	4b5a      	ldr	r3, [pc, #360]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ac:	4a59      	ldr	r2, [pc, #356]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80015b4:	4b57      	ldr	r3, [pc, #348]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015b8:	4a56      	ldr	r2, [pc, #344]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015ba:	f023 0304 	bic.w	r3, r3, #4
 80015be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d015      	beq.n	80015f4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c8:	f7ff f9a8 	bl	800091c <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ce:	e00a      	b.n	80015e6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015d0:	f7ff f9a4 	bl	800091c <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015de:	4293      	cmp	r3, r2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e0d7      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e6:	4b4b      	ldr	r3, [pc, #300]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0ee      	beq.n	80015d0 <HAL_RCC_OscConfig+0x368>
 80015f2:	e014      	b.n	800161e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f4:	f7ff f992 	bl	800091c <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015fa:	e00a      	b.n	8001612 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fc:	f7ff f98e 	bl	800091c <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e0c1      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001612:	4b40      	ldr	r3, [pc, #256]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1ee      	bne.n	80015fc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800161e:	7dfb      	ldrb	r3, [r7, #23]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d105      	bne.n	8001630 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001624:	4b3b      	ldr	r3, [pc, #236]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001628:	4a3a      	ldr	r2, [pc, #232]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800162a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800162e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 80ad 	beq.w	8001794 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800163a:	4b36      	ldr	r3, [pc, #216]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 030c 	and.w	r3, r3, #12
 8001642:	2b08      	cmp	r3, #8
 8001644:	d060      	beq.n	8001708 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	2b02      	cmp	r3, #2
 800164c:	d145      	bne.n	80016da <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800164e:	4b33      	ldr	r3, [pc, #204]	@ (800171c <HAL_RCC_OscConfig+0x4b4>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001654:	f7ff f962 	bl	800091c <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800165c:	f7ff f95e 	bl	800091c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e093      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800166e:	4b29      	ldr	r3, [pc, #164]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69da      	ldr	r2, [r3, #28]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001688:	019b      	lsls	r3, r3, #6
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001690:	085b      	lsrs	r3, r3, #1
 8001692:	3b01      	subs	r3, #1
 8001694:	041b      	lsls	r3, r3, #16
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800169c:	061b      	lsls	r3, r3, #24
 800169e:	431a      	orrs	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a4:	071b      	lsls	r3, r3, #28
 80016a6:	491b      	ldr	r1, [pc, #108]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80016a8:	4313      	orrs	r3, r2
 80016aa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016ac:	4b1b      	ldr	r3, [pc, #108]	@ (800171c <HAL_RCC_OscConfig+0x4b4>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b2:	f7ff f933 	bl	800091c <HAL_GetTick>
 80016b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b8:	e008      	b.n	80016cc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ba:	f7ff f92f 	bl	800091c <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e064      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016cc:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0f0      	beq.n	80016ba <HAL_RCC_OscConfig+0x452>
 80016d8:	e05c      	b.n	8001794 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016da:	4b10      	ldr	r3, [pc, #64]	@ (800171c <HAL_RCC_OscConfig+0x4b4>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e0:	f7ff f91c 	bl	800091c <HAL_GetTick>
 80016e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e8:	f7ff f918 	bl	800091c <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e04d      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016fa:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1f0      	bne.n	80016e8 <HAL_RCC_OscConfig+0x480>
 8001706:	e045      	b.n	8001794 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d107      	bne.n	8001720 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e040      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
 8001714:	40023800 	.word	0x40023800
 8001718:	40007000 	.word	0x40007000
 800171c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001720:	4b1f      	ldr	r3, [pc, #124]	@ (80017a0 <HAL_RCC_OscConfig+0x538>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d030      	beq.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001738:	429a      	cmp	r2, r3
 800173a:	d129      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001746:	429a      	cmp	r2, r3
 8001748:	d122      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001750:	4013      	ands	r3, r2
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001756:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001758:	4293      	cmp	r3, r2
 800175a:	d119      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001766:	085b      	lsrs	r3, r3, #1
 8001768:	3b01      	subs	r3, #1
 800176a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800176c:	429a      	cmp	r2, r3
 800176e:	d10f      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800177c:	429a      	cmp	r2, r3
 800177e:	d107      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800178c:	429a      	cmp	r2, r3
 800178e:	d001      	beq.n	8001794 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40023800 	.word	0x40023800

080017a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08a      	sub	sp, #40	@ 0x28
 80017a8:	af02      	add	r7, sp, #8
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	603b      	str	r3, [r7, #0]
 80017b0:	4613      	mov	r3, r2
 80017b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	2b20      	cmp	r3, #32
 80017c2:	d175      	bne.n	80018b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d002      	beq.n	80017d0 <HAL_UART_Transmit+0x2c>
 80017ca:	88fb      	ldrh	r3, [r7, #6]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e06e      	b.n	80018b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2200      	movs	r2, #0
 80017d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2221      	movs	r2, #33	@ 0x21
 80017de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80017e2:	f7ff f89b 	bl	800091c <HAL_GetTick>
 80017e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	88fa      	ldrh	r2, [r7, #6]
 80017ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	88fa      	ldrh	r2, [r7, #6]
 80017f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017fc:	d108      	bne.n	8001810 <HAL_UART_Transmit+0x6c>
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d104      	bne.n	8001810 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	61bb      	str	r3, [r7, #24]
 800180e:	e003      	b.n	8001818 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001814:	2300      	movs	r3, #0
 8001816:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001818:	e02e      	b.n	8001878 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2200      	movs	r2, #0
 8001822:	2180      	movs	r1, #128	@ 0x80
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	f000 fb1d 	bl	8001e64 <UART_WaitOnFlagUntilTimeout>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2220      	movs	r2, #32
 8001834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e03a      	b.n	80018b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10b      	bne.n	800185a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	461a      	mov	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001850:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	3302      	adds	r3, #2
 8001856:	61bb      	str	r3, [r7, #24]
 8001858:	e007      	b.n	800186a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	781a      	ldrb	r2, [r3, #0]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	3301      	adds	r3, #1
 8001868:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800186e:	b29b      	uxth	r3, r3
 8001870:	3b01      	subs	r3, #1
 8001872:	b29a      	uxth	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800187c:	b29b      	uxth	r3, r3
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1cb      	bne.n	800181a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	2200      	movs	r2, #0
 800188a:	2140      	movs	r1, #64	@ 0x40
 800188c:	68f8      	ldr	r0, [r7, #12]
 800188e:	f000 fae9 	bl	8001e64 <UART_WaitOnFlagUntilTimeout>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d005      	beq.n	80018a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2220      	movs	r2, #32
 800189c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e006      	b.n	80018b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2220      	movs	r2, #32
 80018a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80018ac:	2300      	movs	r3, #0
 80018ae:	e000      	b.n	80018b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80018b0:	2302      	movs	r3, #2
  }
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3720      	adds	r7, #32
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b0ba      	sub	sp, #232	@ 0xe8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80018ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80018f2:	f003 030f 	and.w	r3, r3, #15
 80018f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80018fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d10f      	bne.n	8001922 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001906:	f003 0320 	and.w	r3, r3, #32
 800190a:	2b00      	cmp	r3, #0
 800190c:	d009      	beq.n	8001922 <HAL_UART_IRQHandler+0x66>
 800190e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001912:	f003 0320 	and.w	r3, r3, #32
 8001916:	2b00      	cmp	r3, #0
 8001918:	d003      	beq.n	8001922 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f000 fbd7 	bl	80020ce <UART_Receive_IT>
      return;
 8001920:	e273      	b.n	8001e0a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001922:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001926:	2b00      	cmp	r3, #0
 8001928:	f000 80de 	beq.w	8001ae8 <HAL_UART_IRQHandler+0x22c>
 800192c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	2b00      	cmp	r3, #0
 8001936:	d106      	bne.n	8001946 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800193c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001940:	2b00      	cmp	r3, #0
 8001942:	f000 80d1 	beq.w	8001ae8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b00      	cmp	r3, #0
 8001950:	d00b      	beq.n	800196a <HAL_UART_IRQHandler+0xae>
 8001952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800195a:	2b00      	cmp	r3, #0
 800195c:	d005      	beq.n	800196a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	f043 0201 	orr.w	r2, r3, #1
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800196a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800196e:	f003 0304 	and.w	r3, r3, #4
 8001972:	2b00      	cmp	r3, #0
 8001974:	d00b      	beq.n	800198e <HAL_UART_IRQHandler+0xd2>
 8001976:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b00      	cmp	r3, #0
 8001980:	d005      	beq.n	800198e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	f043 0202 	orr.w	r2, r3, #2
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800198e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d00b      	beq.n	80019b2 <HAL_UART_IRQHandler+0xf6>
 800199a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d005      	beq.n	80019b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019aa:	f043 0204 	orr.w	r2, r3, #4
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80019b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d011      	beq.n	80019e2 <HAL_UART_IRQHandler+0x126>
 80019be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019c2:	f003 0320 	and.w	r3, r3, #32
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d105      	bne.n	80019d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80019ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d005      	beq.n	80019e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019da:	f043 0208 	orr.w	r2, r3, #8
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 820a 	beq.w	8001e00 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80019ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019f0:	f003 0320 	and.w	r3, r3, #32
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d008      	beq.n	8001a0a <HAL_UART_IRQHandler+0x14e>
 80019f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019fc:	f003 0320 	and.w	r3, r3, #32
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d002      	beq.n	8001a0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f000 fb62 	bl	80020ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a14:	2b40      	cmp	r3, #64	@ 0x40
 8001a16:	bf0c      	ite	eq
 8001a18:	2301      	moveq	r3, #1
 8001a1a:	2300      	movne	r3, #0
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a26:	f003 0308 	and.w	r3, r3, #8
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d103      	bne.n	8001a36 <HAL_UART_IRQHandler+0x17a>
 8001a2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d04f      	beq.n	8001ad6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f000 fa6d 	bl	8001f16 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a46:	2b40      	cmp	r3, #64	@ 0x40
 8001a48:	d141      	bne.n	8001ace <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	3314      	adds	r3, #20
 8001a50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a58:	e853 3f00 	ldrex	r3, [r3]
 8001a5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001a60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001a68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	3314      	adds	r3, #20
 8001a72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001a76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001a7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001a82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001a86:	e841 2300 	strex	r3, r2, [r1]
 8001a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001a8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1d9      	bne.n	8001a4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d013      	beq.n	8001ac6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aa2:	4a8a      	ldr	r2, [pc, #552]	@ (8001ccc <HAL_UART_IRQHandler+0x410>)
 8001aa4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff f8a4 	bl	8000bf8 <HAL_DMA_Abort_IT>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d016      	beq.n	8001ae4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ac4:	e00e      	b.n	8001ae4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f000 f9b6 	bl	8001e38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001acc:	e00a      	b.n	8001ae4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f9b2 	bl	8001e38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ad4:	e006      	b.n	8001ae4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 f9ae 	bl	8001e38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001ae2:	e18d      	b.n	8001e00 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ae4:	bf00      	nop
    return;
 8001ae6:	e18b      	b.n	8001e00 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	f040 8167 	bne.w	8001dc0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001af6:	f003 0310 	and.w	r3, r3, #16
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f000 8160 	beq.w	8001dc0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8001b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001b04:	f003 0310 	and.w	r3, r3, #16
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f000 8159 	beq.w	8001dc0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b2e:	2b40      	cmp	r3, #64	@ 0x40
 8001b30:	f040 80ce 	bne.w	8001cd0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001b40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f000 80a9 	beq.w	8001c9c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001b4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001b52:	429a      	cmp	r2, r3
 8001b54:	f080 80a2 	bcs.w	8001c9c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001b5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b6a:	f000 8088 	beq.w	8001c7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	330c      	adds	r3, #12
 8001b74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b7c:	e853 3f00 	ldrex	r3, [r3]
 8001b80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001b84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	330c      	adds	r3, #12
 8001b96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001b9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001b9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ba2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001ba6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001baa:	e841 2300 	strex	r3, r2, [r1]
 8001bae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001bb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1d9      	bne.n	8001b6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3314      	adds	r3, #20
 8001bc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001bc4:	e853 3f00 	ldrex	r3, [r3]
 8001bc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001bca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001bcc:	f023 0301 	bic.w	r3, r3, #1
 8001bd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	3314      	adds	r3, #20
 8001bda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001bde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001be2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001be4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001be6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001bea:	e841 2300 	strex	r3, r2, [r1]
 8001bee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8001bf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1e1      	bne.n	8001bba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	3314      	adds	r3, #20
 8001bfc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c00:	e853 3f00 	ldrex	r3, [r3]
 8001c04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8001c06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001c0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	3314      	adds	r3, #20
 8001c16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001c1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001c1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001c20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001c22:	e841 2300 	strex	r3, r2, [r1]
 8001c26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8001c28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1e3      	bne.n	8001bf6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2220      	movs	r2, #32
 8001c32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	330c      	adds	r3, #12
 8001c42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c46:	e853 3f00 	ldrex	r3, [r3]
 8001c4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8001c4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c4e:	f023 0310 	bic.w	r3, r3, #16
 8001c52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	330c      	adds	r3, #12
 8001c5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001c60:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001c62:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001c66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001c68:	e841 2300 	strex	r3, r2, [r1]
 8001c6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8001c6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d1e3      	bne.n	8001c3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe ff4d 	bl	8000b18 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2202      	movs	r2, #2
 8001c82:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	4619      	mov	r1, r3
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 f8d9 	bl	8001e4c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8001c9a:	e0b3      	b.n	8001e04 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001ca0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	f040 80ad 	bne.w	8001e04 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cae:	69db      	ldr	r3, [r3, #28]
 8001cb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001cb4:	f040 80a6 	bne.w	8001e04 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2202      	movs	r2, #2
 8001cbc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f000 f8c1 	bl	8001e4c <HAL_UARTEx_RxEventCallback>
      return;
 8001cca:	e09b      	b.n	8001e04 <HAL_UART_IRQHandler+0x548>
 8001ccc:	08001fdd 	.word	0x08001fdd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 808e 	beq.w	8001e08 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8001cec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 8089 	beq.w	8001e08 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	330c      	adds	r3, #12
 8001cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d00:	e853 3f00 	ldrex	r3, [r3]
 8001d04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001d0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	330c      	adds	r3, #12
 8001d16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8001d1a:	647a      	str	r2, [r7, #68]	@ 0x44
 8001d1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001d20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d22:	e841 2300 	strex	r3, r2, [r1]
 8001d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1e3      	bne.n	8001cf6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	3314      	adds	r3, #20
 8001d34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d38:	e853 3f00 	ldrex	r3, [r3]
 8001d3c:	623b      	str	r3, [r7, #32]
   return(result);
 8001d3e:	6a3b      	ldr	r3, [r7, #32]
 8001d40:	f023 0301 	bic.w	r3, r3, #1
 8001d44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	3314      	adds	r3, #20
 8001d4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001d52:	633a      	str	r2, [r7, #48]	@ 0x30
 8001d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d5a:	e841 2300 	strex	r3, r2, [r1]
 8001d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1e3      	bne.n	8001d2e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2220      	movs	r2, #32
 8001d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	330c      	adds	r3, #12
 8001d7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	e853 3f00 	ldrex	r3, [r3]
 8001d82:	60fb      	str	r3, [r7, #12]
   return(result);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f023 0310 	bic.w	r3, r3, #16
 8001d8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	330c      	adds	r3, #12
 8001d94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8001d98:	61fa      	str	r2, [r7, #28]
 8001d9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d9c:	69b9      	ldr	r1, [r7, #24]
 8001d9e:	69fa      	ldr	r2, [r7, #28]
 8001da0:	e841 2300 	strex	r3, r2, [r1]
 8001da4:	617b      	str	r3, [r7, #20]
   return(result);
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d1e3      	bne.n	8001d74 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2202      	movs	r2, #2
 8001db0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001db2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001db6:	4619      	mov	r1, r3
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f847 	bl	8001e4c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001dbe:	e023      	b.n	8001e08 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001dc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d009      	beq.n	8001de0 <HAL_UART_IRQHandler+0x524>
 8001dcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d003      	beq.n	8001de0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 f910 	bl	8001ffe <UART_Transmit_IT>
    return;
 8001dde:	e014      	b.n	8001e0a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d00e      	beq.n	8001e0a <HAL_UART_IRQHandler+0x54e>
 8001dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d008      	beq.n	8001e0a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f950 	bl	800209e <UART_EndTransmit_IT>
    return;
 8001dfe:	e004      	b.n	8001e0a <HAL_UART_IRQHandler+0x54e>
    return;
 8001e00:	bf00      	nop
 8001e02:	e002      	b.n	8001e0a <HAL_UART_IRQHandler+0x54e>
      return;
 8001e04:	bf00      	nop
 8001e06:	e000      	b.n	8001e0a <HAL_UART_IRQHandler+0x54e>
      return;
 8001e08:	bf00      	nop
  }
}
 8001e0a:	37e8      	adds	r7, #232	@ 0xe8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	603b      	str	r3, [r7, #0]
 8001e70:	4613      	mov	r3, r2
 8001e72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e74:	e03b      	b.n	8001eee <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e76:	6a3b      	ldr	r3, [r7, #32]
 8001e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e7c:	d037      	beq.n	8001eee <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e7e:	f7fe fd4d 	bl	800091c <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	6a3a      	ldr	r2, [r7, #32]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d302      	bcc.n	8001e94 <UART_WaitOnFlagUntilTimeout+0x30>
 8001e8e:	6a3b      	ldr	r3, [r7, #32]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e03a      	b.n	8001f0e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d023      	beq.n	8001eee <UART_WaitOnFlagUntilTimeout+0x8a>
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	2b80      	cmp	r3, #128	@ 0x80
 8001eaa:	d020      	beq.n	8001eee <UART_WaitOnFlagUntilTimeout+0x8a>
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	2b40      	cmp	r3, #64	@ 0x40
 8001eb0:	d01d      	beq.n	8001eee <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0308 	and.w	r3, r3, #8
 8001ebc:	2b08      	cmp	r3, #8
 8001ebe:	d116      	bne.n	8001eee <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001ed6:	68f8      	ldr	r0, [r7, #12]
 8001ed8:	f000 f81d 	bl	8001f16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2208      	movs	r2, #8
 8001ee0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e00f      	b.n	8001f0e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	68ba      	ldr	r2, [r7, #8]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	bf0c      	ite	eq
 8001efe:	2301      	moveq	r3, #1
 8001f00:	2300      	movne	r3, #0
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	461a      	mov	r2, r3
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d0b4      	beq.n	8001e76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b095      	sub	sp, #84	@ 0x54
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	330c      	adds	r3, #12
 8001f24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f28:	e853 3f00 	ldrex	r3, [r3]
 8001f2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001f34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	330c      	adds	r3, #12
 8001f3c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f3e:	643a      	str	r2, [r7, #64]	@ 0x40
 8001f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001f44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f46:	e841 2300 	strex	r3, r2, [r1]
 8001f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1e5      	bne.n	8001f1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	3314      	adds	r3, #20
 8001f58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f5a:	6a3b      	ldr	r3, [r7, #32]
 8001f5c:	e853 3f00 	ldrex	r3, [r3]
 8001f60:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	f023 0301 	bic.w	r3, r3, #1
 8001f68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	3314      	adds	r3, #20
 8001f70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001f72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f7a:	e841 2300 	strex	r3, r2, [r1]
 8001f7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1e5      	bne.n	8001f52 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d119      	bne.n	8001fc2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	330c      	adds	r3, #12
 8001f94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	e853 3f00 	ldrex	r3, [r3]
 8001f9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	f023 0310 	bic.w	r3, r3, #16
 8001fa4:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	330c      	adds	r3, #12
 8001fac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fae:	61ba      	str	r2, [r7, #24]
 8001fb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fb2:	6979      	ldr	r1, [r7, #20]
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	e841 2300 	strex	r3, r2, [r1]
 8001fba:	613b      	str	r3, [r7, #16]
   return(result);
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1e5      	bne.n	8001f8e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2220      	movs	r2, #32
 8001fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001fd0:	bf00      	nop
 8001fd2:	3754      	adds	r7, #84	@ 0x54
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fe8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001ff0:	68f8      	ldr	r0, [r7, #12]
 8001ff2:	f7ff ff21 	bl	8001e38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001ff6:	bf00      	nop
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b085      	sub	sp, #20
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b21      	cmp	r3, #33	@ 0x21
 8002010:	d13e      	bne.n	8002090 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800201a:	d114      	bne.n	8002046 <UART_Transmit_IT+0x48>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d110      	bne.n	8002046 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	881b      	ldrh	r3, [r3, #0]
 800202e:	461a      	mov	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002038:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	1c9a      	adds	r2, r3, #2
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	621a      	str	r2, [r3, #32]
 8002044:	e008      	b.n	8002058 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a1b      	ldr	r3, [r3, #32]
 800204a:	1c59      	adds	r1, r3, #1
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6211      	str	r1, [r2, #32]
 8002050:	781a      	ldrb	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800205c:	b29b      	uxth	r3, r3
 800205e:	3b01      	subs	r3, #1
 8002060:	b29b      	uxth	r3, r3
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	4619      	mov	r1, r3
 8002066:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10f      	bne.n	800208c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68da      	ldr	r2, [r3, #12]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800207a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800208a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800208c:	2300      	movs	r3, #0
 800208e:	e000      	b.n	8002092 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002090:	2302      	movs	r3, #2
  }
}
 8002092:	4618      	mov	r0, r3
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2220      	movs	r2, #32
 80020ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7ff fea6 	bl	8001e10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b08c      	sub	sp, #48	@ 0x30
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b22      	cmp	r3, #34	@ 0x22
 80020e8:	f040 80aa 	bne.w	8002240 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020f4:	d115      	bne.n	8002122 <UART_Receive_IT+0x54>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d111      	bne.n	8002122 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002102:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	b29b      	uxth	r3, r3
 800210c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002110:	b29a      	uxth	r2, r3
 8002112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002114:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800211a:	1c9a      	adds	r2, r3, #2
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002120:	e024      	b.n	800216c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002126:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002130:	d007      	beq.n	8002142 <UART_Receive_IT+0x74>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10a      	bne.n	8002150 <UART_Receive_IT+0x82>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d106      	bne.n	8002150 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	b2da      	uxtb	r2, r3
 800214a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	e008      	b.n	8002162 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	b2db      	uxtb	r3, r3
 8002158:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800215c:	b2da      	uxtb	r2, r3
 800215e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002160:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002170:	b29b      	uxth	r3, r3
 8002172:	3b01      	subs	r3, #1
 8002174:	b29b      	uxth	r3, r3
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4619      	mov	r1, r3
 800217a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800217c:	2b00      	cmp	r3, #0
 800217e:	d15d      	bne.n	800223c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f022 0220 	bic.w	r2, r2, #32
 800218e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68da      	ldr	r2, [r3, #12]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800219e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	695a      	ldr	r2, [r3, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 0201 	bic.w	r2, r2, #1
 80021ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2220      	movs	r2, #32
 80021b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d135      	bne.n	8002232 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	330c      	adds	r3, #12
 80021d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	e853 3f00 	ldrex	r3, [r3]
 80021da:	613b      	str	r3, [r7, #16]
   return(result);
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	f023 0310 	bic.w	r3, r3, #16
 80021e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	330c      	adds	r3, #12
 80021ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021ec:	623a      	str	r2, [r7, #32]
 80021ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021f0:	69f9      	ldr	r1, [r7, #28]
 80021f2:	6a3a      	ldr	r2, [r7, #32]
 80021f4:	e841 2300 	strex	r3, r2, [r1]
 80021f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1e5      	bne.n	80021cc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0310 	and.w	r3, r3, #16
 800220a:	2b10      	cmp	r3, #16
 800220c:	d10a      	bne.n	8002224 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002228:	4619      	mov	r1, r3
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7ff fe0e 	bl	8001e4c <HAL_UARTEx_RxEventCallback>
 8002230:	e002      	b.n	8002238 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff fdf6 	bl	8001e24 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002238:	2300      	movs	r3, #0
 800223a:	e002      	b.n	8002242 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800223c:	2300      	movs	r3, #0
 800223e:	e000      	b.n	8002242 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002240:	2302      	movs	r3, #2
  }
}
 8002242:	4618      	mov	r0, r3
 8002244:	3730      	adds	r7, #48	@ 0x30
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <siprintf>:
 800224c:	b40e      	push	{r1, r2, r3}
 800224e:	b510      	push	{r4, lr}
 8002250:	b09d      	sub	sp, #116	@ 0x74
 8002252:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002254:	9002      	str	r0, [sp, #8]
 8002256:	9006      	str	r0, [sp, #24]
 8002258:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800225c:	480a      	ldr	r0, [pc, #40]	@ (8002288 <siprintf+0x3c>)
 800225e:	9107      	str	r1, [sp, #28]
 8002260:	9104      	str	r1, [sp, #16]
 8002262:	490a      	ldr	r1, [pc, #40]	@ (800228c <siprintf+0x40>)
 8002264:	f853 2b04 	ldr.w	r2, [r3], #4
 8002268:	9105      	str	r1, [sp, #20]
 800226a:	2400      	movs	r4, #0
 800226c:	a902      	add	r1, sp, #8
 800226e:	6800      	ldr	r0, [r0, #0]
 8002270:	9301      	str	r3, [sp, #4]
 8002272:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002274:	f000 f994 	bl	80025a0 <_svfiprintf_r>
 8002278:	9b02      	ldr	r3, [sp, #8]
 800227a:	701c      	strb	r4, [r3, #0]
 800227c:	b01d      	add	sp, #116	@ 0x74
 800227e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002282:	b003      	add	sp, #12
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	2000000c 	.word	0x2000000c
 800228c:	ffff0208 	.word	0xffff0208

08002290 <memset>:
 8002290:	4402      	add	r2, r0
 8002292:	4603      	mov	r3, r0
 8002294:	4293      	cmp	r3, r2
 8002296:	d100      	bne.n	800229a <memset+0xa>
 8002298:	4770      	bx	lr
 800229a:	f803 1b01 	strb.w	r1, [r3], #1
 800229e:	e7f9      	b.n	8002294 <memset+0x4>

080022a0 <__errno>:
 80022a0:	4b01      	ldr	r3, [pc, #4]	@ (80022a8 <__errno+0x8>)
 80022a2:	6818      	ldr	r0, [r3, #0]
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	2000000c 	.word	0x2000000c

080022ac <__libc_init_array>:
 80022ac:	b570      	push	{r4, r5, r6, lr}
 80022ae:	4d0d      	ldr	r5, [pc, #52]	@ (80022e4 <__libc_init_array+0x38>)
 80022b0:	4c0d      	ldr	r4, [pc, #52]	@ (80022e8 <__libc_init_array+0x3c>)
 80022b2:	1b64      	subs	r4, r4, r5
 80022b4:	10a4      	asrs	r4, r4, #2
 80022b6:	2600      	movs	r6, #0
 80022b8:	42a6      	cmp	r6, r4
 80022ba:	d109      	bne.n	80022d0 <__libc_init_array+0x24>
 80022bc:	4d0b      	ldr	r5, [pc, #44]	@ (80022ec <__libc_init_array+0x40>)
 80022be:	4c0c      	ldr	r4, [pc, #48]	@ (80022f0 <__libc_init_array+0x44>)
 80022c0:	f000 fc64 	bl	8002b8c <_init>
 80022c4:	1b64      	subs	r4, r4, r5
 80022c6:	10a4      	asrs	r4, r4, #2
 80022c8:	2600      	movs	r6, #0
 80022ca:	42a6      	cmp	r6, r4
 80022cc:	d105      	bne.n	80022da <__libc_init_array+0x2e>
 80022ce:	bd70      	pop	{r4, r5, r6, pc}
 80022d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80022d4:	4798      	blx	r3
 80022d6:	3601      	adds	r6, #1
 80022d8:	e7ee      	b.n	80022b8 <__libc_init_array+0xc>
 80022da:	f855 3b04 	ldr.w	r3, [r5], #4
 80022de:	4798      	blx	r3
 80022e0:	3601      	adds	r6, #1
 80022e2:	e7f2      	b.n	80022ca <__libc_init_array+0x1e>
 80022e4:	08002c08 	.word	0x08002c08
 80022e8:	08002c08 	.word	0x08002c08
 80022ec:	08002c08 	.word	0x08002c08
 80022f0:	08002c0c 	.word	0x08002c0c

080022f4 <__retarget_lock_acquire_recursive>:
 80022f4:	4770      	bx	lr

080022f6 <__retarget_lock_release_recursive>:
 80022f6:	4770      	bx	lr

080022f8 <_free_r>:
 80022f8:	b538      	push	{r3, r4, r5, lr}
 80022fa:	4605      	mov	r5, r0
 80022fc:	2900      	cmp	r1, #0
 80022fe:	d041      	beq.n	8002384 <_free_r+0x8c>
 8002300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002304:	1f0c      	subs	r4, r1, #4
 8002306:	2b00      	cmp	r3, #0
 8002308:	bfb8      	it	lt
 800230a:	18e4      	addlt	r4, r4, r3
 800230c:	f000 f8e0 	bl	80024d0 <__malloc_lock>
 8002310:	4a1d      	ldr	r2, [pc, #116]	@ (8002388 <_free_r+0x90>)
 8002312:	6813      	ldr	r3, [r2, #0]
 8002314:	b933      	cbnz	r3, 8002324 <_free_r+0x2c>
 8002316:	6063      	str	r3, [r4, #4]
 8002318:	6014      	str	r4, [r2, #0]
 800231a:	4628      	mov	r0, r5
 800231c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002320:	f000 b8dc 	b.w	80024dc <__malloc_unlock>
 8002324:	42a3      	cmp	r3, r4
 8002326:	d908      	bls.n	800233a <_free_r+0x42>
 8002328:	6820      	ldr	r0, [r4, #0]
 800232a:	1821      	adds	r1, r4, r0
 800232c:	428b      	cmp	r3, r1
 800232e:	bf01      	itttt	eq
 8002330:	6819      	ldreq	r1, [r3, #0]
 8002332:	685b      	ldreq	r3, [r3, #4]
 8002334:	1809      	addeq	r1, r1, r0
 8002336:	6021      	streq	r1, [r4, #0]
 8002338:	e7ed      	b.n	8002316 <_free_r+0x1e>
 800233a:	461a      	mov	r2, r3
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	b10b      	cbz	r3, 8002344 <_free_r+0x4c>
 8002340:	42a3      	cmp	r3, r4
 8002342:	d9fa      	bls.n	800233a <_free_r+0x42>
 8002344:	6811      	ldr	r1, [r2, #0]
 8002346:	1850      	adds	r0, r2, r1
 8002348:	42a0      	cmp	r0, r4
 800234a:	d10b      	bne.n	8002364 <_free_r+0x6c>
 800234c:	6820      	ldr	r0, [r4, #0]
 800234e:	4401      	add	r1, r0
 8002350:	1850      	adds	r0, r2, r1
 8002352:	4283      	cmp	r3, r0
 8002354:	6011      	str	r1, [r2, #0]
 8002356:	d1e0      	bne.n	800231a <_free_r+0x22>
 8002358:	6818      	ldr	r0, [r3, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	6053      	str	r3, [r2, #4]
 800235e:	4408      	add	r0, r1
 8002360:	6010      	str	r0, [r2, #0]
 8002362:	e7da      	b.n	800231a <_free_r+0x22>
 8002364:	d902      	bls.n	800236c <_free_r+0x74>
 8002366:	230c      	movs	r3, #12
 8002368:	602b      	str	r3, [r5, #0]
 800236a:	e7d6      	b.n	800231a <_free_r+0x22>
 800236c:	6820      	ldr	r0, [r4, #0]
 800236e:	1821      	adds	r1, r4, r0
 8002370:	428b      	cmp	r3, r1
 8002372:	bf04      	itt	eq
 8002374:	6819      	ldreq	r1, [r3, #0]
 8002376:	685b      	ldreq	r3, [r3, #4]
 8002378:	6063      	str	r3, [r4, #4]
 800237a:	bf04      	itt	eq
 800237c:	1809      	addeq	r1, r1, r0
 800237e:	6021      	streq	r1, [r4, #0]
 8002380:	6054      	str	r4, [r2, #4]
 8002382:	e7ca      	b.n	800231a <_free_r+0x22>
 8002384:	bd38      	pop	{r3, r4, r5, pc}
 8002386:	bf00      	nop
 8002388:	2000020c 	.word	0x2000020c

0800238c <sbrk_aligned>:
 800238c:	b570      	push	{r4, r5, r6, lr}
 800238e:	4e0f      	ldr	r6, [pc, #60]	@ (80023cc <sbrk_aligned+0x40>)
 8002390:	460c      	mov	r4, r1
 8002392:	6831      	ldr	r1, [r6, #0]
 8002394:	4605      	mov	r5, r0
 8002396:	b911      	cbnz	r1, 800239e <sbrk_aligned+0x12>
 8002398:	f000 fba4 	bl	8002ae4 <_sbrk_r>
 800239c:	6030      	str	r0, [r6, #0]
 800239e:	4621      	mov	r1, r4
 80023a0:	4628      	mov	r0, r5
 80023a2:	f000 fb9f 	bl	8002ae4 <_sbrk_r>
 80023a6:	1c43      	adds	r3, r0, #1
 80023a8:	d103      	bne.n	80023b2 <sbrk_aligned+0x26>
 80023aa:	f04f 34ff 	mov.w	r4, #4294967295
 80023ae:	4620      	mov	r0, r4
 80023b0:	bd70      	pop	{r4, r5, r6, pc}
 80023b2:	1cc4      	adds	r4, r0, #3
 80023b4:	f024 0403 	bic.w	r4, r4, #3
 80023b8:	42a0      	cmp	r0, r4
 80023ba:	d0f8      	beq.n	80023ae <sbrk_aligned+0x22>
 80023bc:	1a21      	subs	r1, r4, r0
 80023be:	4628      	mov	r0, r5
 80023c0:	f000 fb90 	bl	8002ae4 <_sbrk_r>
 80023c4:	3001      	adds	r0, #1
 80023c6:	d1f2      	bne.n	80023ae <sbrk_aligned+0x22>
 80023c8:	e7ef      	b.n	80023aa <sbrk_aligned+0x1e>
 80023ca:	bf00      	nop
 80023cc:	20000208 	.word	0x20000208

080023d0 <_malloc_r>:
 80023d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023d4:	1ccd      	adds	r5, r1, #3
 80023d6:	f025 0503 	bic.w	r5, r5, #3
 80023da:	3508      	adds	r5, #8
 80023dc:	2d0c      	cmp	r5, #12
 80023de:	bf38      	it	cc
 80023e0:	250c      	movcc	r5, #12
 80023e2:	2d00      	cmp	r5, #0
 80023e4:	4606      	mov	r6, r0
 80023e6:	db01      	blt.n	80023ec <_malloc_r+0x1c>
 80023e8:	42a9      	cmp	r1, r5
 80023ea:	d904      	bls.n	80023f6 <_malloc_r+0x26>
 80023ec:	230c      	movs	r3, #12
 80023ee:	6033      	str	r3, [r6, #0]
 80023f0:	2000      	movs	r0, #0
 80023f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80024cc <_malloc_r+0xfc>
 80023fa:	f000 f869 	bl	80024d0 <__malloc_lock>
 80023fe:	f8d8 3000 	ldr.w	r3, [r8]
 8002402:	461c      	mov	r4, r3
 8002404:	bb44      	cbnz	r4, 8002458 <_malloc_r+0x88>
 8002406:	4629      	mov	r1, r5
 8002408:	4630      	mov	r0, r6
 800240a:	f7ff ffbf 	bl	800238c <sbrk_aligned>
 800240e:	1c43      	adds	r3, r0, #1
 8002410:	4604      	mov	r4, r0
 8002412:	d158      	bne.n	80024c6 <_malloc_r+0xf6>
 8002414:	f8d8 4000 	ldr.w	r4, [r8]
 8002418:	4627      	mov	r7, r4
 800241a:	2f00      	cmp	r7, #0
 800241c:	d143      	bne.n	80024a6 <_malloc_r+0xd6>
 800241e:	2c00      	cmp	r4, #0
 8002420:	d04b      	beq.n	80024ba <_malloc_r+0xea>
 8002422:	6823      	ldr	r3, [r4, #0]
 8002424:	4639      	mov	r1, r7
 8002426:	4630      	mov	r0, r6
 8002428:	eb04 0903 	add.w	r9, r4, r3
 800242c:	f000 fb5a 	bl	8002ae4 <_sbrk_r>
 8002430:	4581      	cmp	r9, r0
 8002432:	d142      	bne.n	80024ba <_malloc_r+0xea>
 8002434:	6821      	ldr	r1, [r4, #0]
 8002436:	1a6d      	subs	r5, r5, r1
 8002438:	4629      	mov	r1, r5
 800243a:	4630      	mov	r0, r6
 800243c:	f7ff ffa6 	bl	800238c <sbrk_aligned>
 8002440:	3001      	adds	r0, #1
 8002442:	d03a      	beq.n	80024ba <_malloc_r+0xea>
 8002444:	6823      	ldr	r3, [r4, #0]
 8002446:	442b      	add	r3, r5
 8002448:	6023      	str	r3, [r4, #0]
 800244a:	f8d8 3000 	ldr.w	r3, [r8]
 800244e:	685a      	ldr	r2, [r3, #4]
 8002450:	bb62      	cbnz	r2, 80024ac <_malloc_r+0xdc>
 8002452:	f8c8 7000 	str.w	r7, [r8]
 8002456:	e00f      	b.n	8002478 <_malloc_r+0xa8>
 8002458:	6822      	ldr	r2, [r4, #0]
 800245a:	1b52      	subs	r2, r2, r5
 800245c:	d420      	bmi.n	80024a0 <_malloc_r+0xd0>
 800245e:	2a0b      	cmp	r2, #11
 8002460:	d917      	bls.n	8002492 <_malloc_r+0xc2>
 8002462:	1961      	adds	r1, r4, r5
 8002464:	42a3      	cmp	r3, r4
 8002466:	6025      	str	r5, [r4, #0]
 8002468:	bf18      	it	ne
 800246a:	6059      	strne	r1, [r3, #4]
 800246c:	6863      	ldr	r3, [r4, #4]
 800246e:	bf08      	it	eq
 8002470:	f8c8 1000 	streq.w	r1, [r8]
 8002474:	5162      	str	r2, [r4, r5]
 8002476:	604b      	str	r3, [r1, #4]
 8002478:	4630      	mov	r0, r6
 800247a:	f000 f82f 	bl	80024dc <__malloc_unlock>
 800247e:	f104 000b 	add.w	r0, r4, #11
 8002482:	1d23      	adds	r3, r4, #4
 8002484:	f020 0007 	bic.w	r0, r0, #7
 8002488:	1ac2      	subs	r2, r0, r3
 800248a:	bf1c      	itt	ne
 800248c:	1a1b      	subne	r3, r3, r0
 800248e:	50a3      	strne	r3, [r4, r2]
 8002490:	e7af      	b.n	80023f2 <_malloc_r+0x22>
 8002492:	6862      	ldr	r2, [r4, #4]
 8002494:	42a3      	cmp	r3, r4
 8002496:	bf0c      	ite	eq
 8002498:	f8c8 2000 	streq.w	r2, [r8]
 800249c:	605a      	strne	r2, [r3, #4]
 800249e:	e7eb      	b.n	8002478 <_malloc_r+0xa8>
 80024a0:	4623      	mov	r3, r4
 80024a2:	6864      	ldr	r4, [r4, #4]
 80024a4:	e7ae      	b.n	8002404 <_malloc_r+0x34>
 80024a6:	463c      	mov	r4, r7
 80024a8:	687f      	ldr	r7, [r7, #4]
 80024aa:	e7b6      	b.n	800241a <_malloc_r+0x4a>
 80024ac:	461a      	mov	r2, r3
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	42a3      	cmp	r3, r4
 80024b2:	d1fb      	bne.n	80024ac <_malloc_r+0xdc>
 80024b4:	2300      	movs	r3, #0
 80024b6:	6053      	str	r3, [r2, #4]
 80024b8:	e7de      	b.n	8002478 <_malloc_r+0xa8>
 80024ba:	230c      	movs	r3, #12
 80024bc:	6033      	str	r3, [r6, #0]
 80024be:	4630      	mov	r0, r6
 80024c0:	f000 f80c 	bl	80024dc <__malloc_unlock>
 80024c4:	e794      	b.n	80023f0 <_malloc_r+0x20>
 80024c6:	6005      	str	r5, [r0, #0]
 80024c8:	e7d6      	b.n	8002478 <_malloc_r+0xa8>
 80024ca:	bf00      	nop
 80024cc:	2000020c 	.word	0x2000020c

080024d0 <__malloc_lock>:
 80024d0:	4801      	ldr	r0, [pc, #4]	@ (80024d8 <__malloc_lock+0x8>)
 80024d2:	f7ff bf0f 	b.w	80022f4 <__retarget_lock_acquire_recursive>
 80024d6:	bf00      	nop
 80024d8:	20000204 	.word	0x20000204

080024dc <__malloc_unlock>:
 80024dc:	4801      	ldr	r0, [pc, #4]	@ (80024e4 <__malloc_unlock+0x8>)
 80024de:	f7ff bf0a 	b.w	80022f6 <__retarget_lock_release_recursive>
 80024e2:	bf00      	nop
 80024e4:	20000204 	.word	0x20000204

080024e8 <__ssputs_r>:
 80024e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024ec:	688e      	ldr	r6, [r1, #8]
 80024ee:	461f      	mov	r7, r3
 80024f0:	42be      	cmp	r6, r7
 80024f2:	680b      	ldr	r3, [r1, #0]
 80024f4:	4682      	mov	sl, r0
 80024f6:	460c      	mov	r4, r1
 80024f8:	4690      	mov	r8, r2
 80024fa:	d82d      	bhi.n	8002558 <__ssputs_r+0x70>
 80024fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002500:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002504:	d026      	beq.n	8002554 <__ssputs_r+0x6c>
 8002506:	6965      	ldr	r5, [r4, #20]
 8002508:	6909      	ldr	r1, [r1, #16]
 800250a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800250e:	eba3 0901 	sub.w	r9, r3, r1
 8002512:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002516:	1c7b      	adds	r3, r7, #1
 8002518:	444b      	add	r3, r9
 800251a:	106d      	asrs	r5, r5, #1
 800251c:	429d      	cmp	r5, r3
 800251e:	bf38      	it	cc
 8002520:	461d      	movcc	r5, r3
 8002522:	0553      	lsls	r3, r2, #21
 8002524:	d527      	bpl.n	8002576 <__ssputs_r+0x8e>
 8002526:	4629      	mov	r1, r5
 8002528:	f7ff ff52 	bl	80023d0 <_malloc_r>
 800252c:	4606      	mov	r6, r0
 800252e:	b360      	cbz	r0, 800258a <__ssputs_r+0xa2>
 8002530:	6921      	ldr	r1, [r4, #16]
 8002532:	464a      	mov	r2, r9
 8002534:	f000 fae6 	bl	8002b04 <memcpy>
 8002538:	89a3      	ldrh	r3, [r4, #12]
 800253a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800253e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002542:	81a3      	strh	r3, [r4, #12]
 8002544:	6126      	str	r6, [r4, #16]
 8002546:	6165      	str	r5, [r4, #20]
 8002548:	444e      	add	r6, r9
 800254a:	eba5 0509 	sub.w	r5, r5, r9
 800254e:	6026      	str	r6, [r4, #0]
 8002550:	60a5      	str	r5, [r4, #8]
 8002552:	463e      	mov	r6, r7
 8002554:	42be      	cmp	r6, r7
 8002556:	d900      	bls.n	800255a <__ssputs_r+0x72>
 8002558:	463e      	mov	r6, r7
 800255a:	6820      	ldr	r0, [r4, #0]
 800255c:	4632      	mov	r2, r6
 800255e:	4641      	mov	r1, r8
 8002560:	f000 faa6 	bl	8002ab0 <memmove>
 8002564:	68a3      	ldr	r3, [r4, #8]
 8002566:	1b9b      	subs	r3, r3, r6
 8002568:	60a3      	str	r3, [r4, #8]
 800256a:	6823      	ldr	r3, [r4, #0]
 800256c:	4433      	add	r3, r6
 800256e:	6023      	str	r3, [r4, #0]
 8002570:	2000      	movs	r0, #0
 8002572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002576:	462a      	mov	r2, r5
 8002578:	f000 fad2 	bl	8002b20 <_realloc_r>
 800257c:	4606      	mov	r6, r0
 800257e:	2800      	cmp	r0, #0
 8002580:	d1e0      	bne.n	8002544 <__ssputs_r+0x5c>
 8002582:	6921      	ldr	r1, [r4, #16]
 8002584:	4650      	mov	r0, sl
 8002586:	f7ff feb7 	bl	80022f8 <_free_r>
 800258a:	230c      	movs	r3, #12
 800258c:	f8ca 3000 	str.w	r3, [sl]
 8002590:	89a3      	ldrh	r3, [r4, #12]
 8002592:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002596:	81a3      	strh	r3, [r4, #12]
 8002598:	f04f 30ff 	mov.w	r0, #4294967295
 800259c:	e7e9      	b.n	8002572 <__ssputs_r+0x8a>
	...

080025a0 <_svfiprintf_r>:
 80025a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025a4:	4698      	mov	r8, r3
 80025a6:	898b      	ldrh	r3, [r1, #12]
 80025a8:	061b      	lsls	r3, r3, #24
 80025aa:	b09d      	sub	sp, #116	@ 0x74
 80025ac:	4607      	mov	r7, r0
 80025ae:	460d      	mov	r5, r1
 80025b0:	4614      	mov	r4, r2
 80025b2:	d510      	bpl.n	80025d6 <_svfiprintf_r+0x36>
 80025b4:	690b      	ldr	r3, [r1, #16]
 80025b6:	b973      	cbnz	r3, 80025d6 <_svfiprintf_r+0x36>
 80025b8:	2140      	movs	r1, #64	@ 0x40
 80025ba:	f7ff ff09 	bl	80023d0 <_malloc_r>
 80025be:	6028      	str	r0, [r5, #0]
 80025c0:	6128      	str	r0, [r5, #16]
 80025c2:	b930      	cbnz	r0, 80025d2 <_svfiprintf_r+0x32>
 80025c4:	230c      	movs	r3, #12
 80025c6:	603b      	str	r3, [r7, #0]
 80025c8:	f04f 30ff 	mov.w	r0, #4294967295
 80025cc:	b01d      	add	sp, #116	@ 0x74
 80025ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025d2:	2340      	movs	r3, #64	@ 0x40
 80025d4:	616b      	str	r3, [r5, #20]
 80025d6:	2300      	movs	r3, #0
 80025d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80025da:	2320      	movs	r3, #32
 80025dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80025e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80025e4:	2330      	movs	r3, #48	@ 0x30
 80025e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002784 <_svfiprintf_r+0x1e4>
 80025ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80025ee:	f04f 0901 	mov.w	r9, #1
 80025f2:	4623      	mov	r3, r4
 80025f4:	469a      	mov	sl, r3
 80025f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80025fa:	b10a      	cbz	r2, 8002600 <_svfiprintf_r+0x60>
 80025fc:	2a25      	cmp	r2, #37	@ 0x25
 80025fe:	d1f9      	bne.n	80025f4 <_svfiprintf_r+0x54>
 8002600:	ebba 0b04 	subs.w	fp, sl, r4
 8002604:	d00b      	beq.n	800261e <_svfiprintf_r+0x7e>
 8002606:	465b      	mov	r3, fp
 8002608:	4622      	mov	r2, r4
 800260a:	4629      	mov	r1, r5
 800260c:	4638      	mov	r0, r7
 800260e:	f7ff ff6b 	bl	80024e8 <__ssputs_r>
 8002612:	3001      	adds	r0, #1
 8002614:	f000 80a7 	beq.w	8002766 <_svfiprintf_r+0x1c6>
 8002618:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800261a:	445a      	add	r2, fp
 800261c:	9209      	str	r2, [sp, #36]	@ 0x24
 800261e:	f89a 3000 	ldrb.w	r3, [sl]
 8002622:	2b00      	cmp	r3, #0
 8002624:	f000 809f 	beq.w	8002766 <_svfiprintf_r+0x1c6>
 8002628:	2300      	movs	r3, #0
 800262a:	f04f 32ff 	mov.w	r2, #4294967295
 800262e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002632:	f10a 0a01 	add.w	sl, sl, #1
 8002636:	9304      	str	r3, [sp, #16]
 8002638:	9307      	str	r3, [sp, #28]
 800263a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800263e:	931a      	str	r3, [sp, #104]	@ 0x68
 8002640:	4654      	mov	r4, sl
 8002642:	2205      	movs	r2, #5
 8002644:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002648:	484e      	ldr	r0, [pc, #312]	@ (8002784 <_svfiprintf_r+0x1e4>)
 800264a:	f7fd fde9 	bl	8000220 <memchr>
 800264e:	9a04      	ldr	r2, [sp, #16]
 8002650:	b9d8      	cbnz	r0, 800268a <_svfiprintf_r+0xea>
 8002652:	06d0      	lsls	r0, r2, #27
 8002654:	bf44      	itt	mi
 8002656:	2320      	movmi	r3, #32
 8002658:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800265c:	0711      	lsls	r1, r2, #28
 800265e:	bf44      	itt	mi
 8002660:	232b      	movmi	r3, #43	@ 0x2b
 8002662:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002666:	f89a 3000 	ldrb.w	r3, [sl]
 800266a:	2b2a      	cmp	r3, #42	@ 0x2a
 800266c:	d015      	beq.n	800269a <_svfiprintf_r+0xfa>
 800266e:	9a07      	ldr	r2, [sp, #28]
 8002670:	4654      	mov	r4, sl
 8002672:	2000      	movs	r0, #0
 8002674:	f04f 0c0a 	mov.w	ip, #10
 8002678:	4621      	mov	r1, r4
 800267a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800267e:	3b30      	subs	r3, #48	@ 0x30
 8002680:	2b09      	cmp	r3, #9
 8002682:	d94b      	bls.n	800271c <_svfiprintf_r+0x17c>
 8002684:	b1b0      	cbz	r0, 80026b4 <_svfiprintf_r+0x114>
 8002686:	9207      	str	r2, [sp, #28]
 8002688:	e014      	b.n	80026b4 <_svfiprintf_r+0x114>
 800268a:	eba0 0308 	sub.w	r3, r0, r8
 800268e:	fa09 f303 	lsl.w	r3, r9, r3
 8002692:	4313      	orrs	r3, r2
 8002694:	9304      	str	r3, [sp, #16]
 8002696:	46a2      	mov	sl, r4
 8002698:	e7d2      	b.n	8002640 <_svfiprintf_r+0xa0>
 800269a:	9b03      	ldr	r3, [sp, #12]
 800269c:	1d19      	adds	r1, r3, #4
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	9103      	str	r1, [sp, #12]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	bfbb      	ittet	lt
 80026a6:	425b      	neglt	r3, r3
 80026a8:	f042 0202 	orrlt.w	r2, r2, #2
 80026ac:	9307      	strge	r3, [sp, #28]
 80026ae:	9307      	strlt	r3, [sp, #28]
 80026b0:	bfb8      	it	lt
 80026b2:	9204      	strlt	r2, [sp, #16]
 80026b4:	7823      	ldrb	r3, [r4, #0]
 80026b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80026b8:	d10a      	bne.n	80026d0 <_svfiprintf_r+0x130>
 80026ba:	7863      	ldrb	r3, [r4, #1]
 80026bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80026be:	d132      	bne.n	8002726 <_svfiprintf_r+0x186>
 80026c0:	9b03      	ldr	r3, [sp, #12]
 80026c2:	1d1a      	adds	r2, r3, #4
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	9203      	str	r2, [sp, #12]
 80026c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80026cc:	3402      	adds	r4, #2
 80026ce:	9305      	str	r3, [sp, #20]
 80026d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002794 <_svfiprintf_r+0x1f4>
 80026d4:	7821      	ldrb	r1, [r4, #0]
 80026d6:	2203      	movs	r2, #3
 80026d8:	4650      	mov	r0, sl
 80026da:	f7fd fda1 	bl	8000220 <memchr>
 80026de:	b138      	cbz	r0, 80026f0 <_svfiprintf_r+0x150>
 80026e0:	9b04      	ldr	r3, [sp, #16]
 80026e2:	eba0 000a 	sub.w	r0, r0, sl
 80026e6:	2240      	movs	r2, #64	@ 0x40
 80026e8:	4082      	lsls	r2, r0
 80026ea:	4313      	orrs	r3, r2
 80026ec:	3401      	adds	r4, #1
 80026ee:	9304      	str	r3, [sp, #16]
 80026f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026f4:	4824      	ldr	r0, [pc, #144]	@ (8002788 <_svfiprintf_r+0x1e8>)
 80026f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80026fa:	2206      	movs	r2, #6
 80026fc:	f7fd fd90 	bl	8000220 <memchr>
 8002700:	2800      	cmp	r0, #0
 8002702:	d036      	beq.n	8002772 <_svfiprintf_r+0x1d2>
 8002704:	4b21      	ldr	r3, [pc, #132]	@ (800278c <_svfiprintf_r+0x1ec>)
 8002706:	bb1b      	cbnz	r3, 8002750 <_svfiprintf_r+0x1b0>
 8002708:	9b03      	ldr	r3, [sp, #12]
 800270a:	3307      	adds	r3, #7
 800270c:	f023 0307 	bic.w	r3, r3, #7
 8002710:	3308      	adds	r3, #8
 8002712:	9303      	str	r3, [sp, #12]
 8002714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002716:	4433      	add	r3, r6
 8002718:	9309      	str	r3, [sp, #36]	@ 0x24
 800271a:	e76a      	b.n	80025f2 <_svfiprintf_r+0x52>
 800271c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002720:	460c      	mov	r4, r1
 8002722:	2001      	movs	r0, #1
 8002724:	e7a8      	b.n	8002678 <_svfiprintf_r+0xd8>
 8002726:	2300      	movs	r3, #0
 8002728:	3401      	adds	r4, #1
 800272a:	9305      	str	r3, [sp, #20]
 800272c:	4619      	mov	r1, r3
 800272e:	f04f 0c0a 	mov.w	ip, #10
 8002732:	4620      	mov	r0, r4
 8002734:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002738:	3a30      	subs	r2, #48	@ 0x30
 800273a:	2a09      	cmp	r2, #9
 800273c:	d903      	bls.n	8002746 <_svfiprintf_r+0x1a6>
 800273e:	2b00      	cmp	r3, #0
 8002740:	d0c6      	beq.n	80026d0 <_svfiprintf_r+0x130>
 8002742:	9105      	str	r1, [sp, #20]
 8002744:	e7c4      	b.n	80026d0 <_svfiprintf_r+0x130>
 8002746:	fb0c 2101 	mla	r1, ip, r1, r2
 800274a:	4604      	mov	r4, r0
 800274c:	2301      	movs	r3, #1
 800274e:	e7f0      	b.n	8002732 <_svfiprintf_r+0x192>
 8002750:	ab03      	add	r3, sp, #12
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	462a      	mov	r2, r5
 8002756:	4b0e      	ldr	r3, [pc, #56]	@ (8002790 <_svfiprintf_r+0x1f0>)
 8002758:	a904      	add	r1, sp, #16
 800275a:	4638      	mov	r0, r7
 800275c:	f3af 8000 	nop.w
 8002760:	1c42      	adds	r2, r0, #1
 8002762:	4606      	mov	r6, r0
 8002764:	d1d6      	bne.n	8002714 <_svfiprintf_r+0x174>
 8002766:	89ab      	ldrh	r3, [r5, #12]
 8002768:	065b      	lsls	r3, r3, #25
 800276a:	f53f af2d 	bmi.w	80025c8 <_svfiprintf_r+0x28>
 800276e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002770:	e72c      	b.n	80025cc <_svfiprintf_r+0x2c>
 8002772:	ab03      	add	r3, sp, #12
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	462a      	mov	r2, r5
 8002778:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <_svfiprintf_r+0x1f0>)
 800277a:	a904      	add	r1, sp, #16
 800277c:	4638      	mov	r0, r7
 800277e:	f000 f879 	bl	8002874 <_printf_i>
 8002782:	e7ed      	b.n	8002760 <_svfiprintf_r+0x1c0>
 8002784:	08002bcc 	.word	0x08002bcc
 8002788:	08002bd6 	.word	0x08002bd6
 800278c:	00000000 	.word	0x00000000
 8002790:	080024e9 	.word	0x080024e9
 8002794:	08002bd2 	.word	0x08002bd2

08002798 <_printf_common>:
 8002798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800279c:	4616      	mov	r6, r2
 800279e:	4698      	mov	r8, r3
 80027a0:	688a      	ldr	r2, [r1, #8]
 80027a2:	690b      	ldr	r3, [r1, #16]
 80027a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80027a8:	4293      	cmp	r3, r2
 80027aa:	bfb8      	it	lt
 80027ac:	4613      	movlt	r3, r2
 80027ae:	6033      	str	r3, [r6, #0]
 80027b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80027b4:	4607      	mov	r7, r0
 80027b6:	460c      	mov	r4, r1
 80027b8:	b10a      	cbz	r2, 80027be <_printf_common+0x26>
 80027ba:	3301      	adds	r3, #1
 80027bc:	6033      	str	r3, [r6, #0]
 80027be:	6823      	ldr	r3, [r4, #0]
 80027c0:	0699      	lsls	r1, r3, #26
 80027c2:	bf42      	ittt	mi
 80027c4:	6833      	ldrmi	r3, [r6, #0]
 80027c6:	3302      	addmi	r3, #2
 80027c8:	6033      	strmi	r3, [r6, #0]
 80027ca:	6825      	ldr	r5, [r4, #0]
 80027cc:	f015 0506 	ands.w	r5, r5, #6
 80027d0:	d106      	bne.n	80027e0 <_printf_common+0x48>
 80027d2:	f104 0a19 	add.w	sl, r4, #25
 80027d6:	68e3      	ldr	r3, [r4, #12]
 80027d8:	6832      	ldr	r2, [r6, #0]
 80027da:	1a9b      	subs	r3, r3, r2
 80027dc:	42ab      	cmp	r3, r5
 80027de:	dc26      	bgt.n	800282e <_printf_common+0x96>
 80027e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80027e4:	6822      	ldr	r2, [r4, #0]
 80027e6:	3b00      	subs	r3, #0
 80027e8:	bf18      	it	ne
 80027ea:	2301      	movne	r3, #1
 80027ec:	0692      	lsls	r2, r2, #26
 80027ee:	d42b      	bmi.n	8002848 <_printf_common+0xb0>
 80027f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80027f4:	4641      	mov	r1, r8
 80027f6:	4638      	mov	r0, r7
 80027f8:	47c8      	blx	r9
 80027fa:	3001      	adds	r0, #1
 80027fc:	d01e      	beq.n	800283c <_printf_common+0xa4>
 80027fe:	6823      	ldr	r3, [r4, #0]
 8002800:	6922      	ldr	r2, [r4, #16]
 8002802:	f003 0306 	and.w	r3, r3, #6
 8002806:	2b04      	cmp	r3, #4
 8002808:	bf02      	ittt	eq
 800280a:	68e5      	ldreq	r5, [r4, #12]
 800280c:	6833      	ldreq	r3, [r6, #0]
 800280e:	1aed      	subeq	r5, r5, r3
 8002810:	68a3      	ldr	r3, [r4, #8]
 8002812:	bf0c      	ite	eq
 8002814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002818:	2500      	movne	r5, #0
 800281a:	4293      	cmp	r3, r2
 800281c:	bfc4      	itt	gt
 800281e:	1a9b      	subgt	r3, r3, r2
 8002820:	18ed      	addgt	r5, r5, r3
 8002822:	2600      	movs	r6, #0
 8002824:	341a      	adds	r4, #26
 8002826:	42b5      	cmp	r5, r6
 8002828:	d11a      	bne.n	8002860 <_printf_common+0xc8>
 800282a:	2000      	movs	r0, #0
 800282c:	e008      	b.n	8002840 <_printf_common+0xa8>
 800282e:	2301      	movs	r3, #1
 8002830:	4652      	mov	r2, sl
 8002832:	4641      	mov	r1, r8
 8002834:	4638      	mov	r0, r7
 8002836:	47c8      	blx	r9
 8002838:	3001      	adds	r0, #1
 800283a:	d103      	bne.n	8002844 <_printf_common+0xac>
 800283c:	f04f 30ff 	mov.w	r0, #4294967295
 8002840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002844:	3501      	adds	r5, #1
 8002846:	e7c6      	b.n	80027d6 <_printf_common+0x3e>
 8002848:	18e1      	adds	r1, r4, r3
 800284a:	1c5a      	adds	r2, r3, #1
 800284c:	2030      	movs	r0, #48	@ 0x30
 800284e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002852:	4422      	add	r2, r4
 8002854:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002858:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800285c:	3302      	adds	r3, #2
 800285e:	e7c7      	b.n	80027f0 <_printf_common+0x58>
 8002860:	2301      	movs	r3, #1
 8002862:	4622      	mov	r2, r4
 8002864:	4641      	mov	r1, r8
 8002866:	4638      	mov	r0, r7
 8002868:	47c8      	blx	r9
 800286a:	3001      	adds	r0, #1
 800286c:	d0e6      	beq.n	800283c <_printf_common+0xa4>
 800286e:	3601      	adds	r6, #1
 8002870:	e7d9      	b.n	8002826 <_printf_common+0x8e>
	...

08002874 <_printf_i>:
 8002874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002878:	7e0f      	ldrb	r7, [r1, #24]
 800287a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800287c:	2f78      	cmp	r7, #120	@ 0x78
 800287e:	4691      	mov	r9, r2
 8002880:	4680      	mov	r8, r0
 8002882:	460c      	mov	r4, r1
 8002884:	469a      	mov	sl, r3
 8002886:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800288a:	d807      	bhi.n	800289c <_printf_i+0x28>
 800288c:	2f62      	cmp	r7, #98	@ 0x62
 800288e:	d80a      	bhi.n	80028a6 <_printf_i+0x32>
 8002890:	2f00      	cmp	r7, #0
 8002892:	f000 80d1 	beq.w	8002a38 <_printf_i+0x1c4>
 8002896:	2f58      	cmp	r7, #88	@ 0x58
 8002898:	f000 80b8 	beq.w	8002a0c <_printf_i+0x198>
 800289c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80028a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80028a4:	e03a      	b.n	800291c <_printf_i+0xa8>
 80028a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80028aa:	2b15      	cmp	r3, #21
 80028ac:	d8f6      	bhi.n	800289c <_printf_i+0x28>
 80028ae:	a101      	add	r1, pc, #4	@ (adr r1, 80028b4 <_printf_i+0x40>)
 80028b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80028b4:	0800290d 	.word	0x0800290d
 80028b8:	08002921 	.word	0x08002921
 80028bc:	0800289d 	.word	0x0800289d
 80028c0:	0800289d 	.word	0x0800289d
 80028c4:	0800289d 	.word	0x0800289d
 80028c8:	0800289d 	.word	0x0800289d
 80028cc:	08002921 	.word	0x08002921
 80028d0:	0800289d 	.word	0x0800289d
 80028d4:	0800289d 	.word	0x0800289d
 80028d8:	0800289d 	.word	0x0800289d
 80028dc:	0800289d 	.word	0x0800289d
 80028e0:	08002a1f 	.word	0x08002a1f
 80028e4:	0800294b 	.word	0x0800294b
 80028e8:	080029d9 	.word	0x080029d9
 80028ec:	0800289d 	.word	0x0800289d
 80028f0:	0800289d 	.word	0x0800289d
 80028f4:	08002a41 	.word	0x08002a41
 80028f8:	0800289d 	.word	0x0800289d
 80028fc:	0800294b 	.word	0x0800294b
 8002900:	0800289d 	.word	0x0800289d
 8002904:	0800289d 	.word	0x0800289d
 8002908:	080029e1 	.word	0x080029e1
 800290c:	6833      	ldr	r3, [r6, #0]
 800290e:	1d1a      	adds	r2, r3, #4
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	6032      	str	r2, [r6, #0]
 8002914:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002918:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800291c:	2301      	movs	r3, #1
 800291e:	e09c      	b.n	8002a5a <_printf_i+0x1e6>
 8002920:	6833      	ldr	r3, [r6, #0]
 8002922:	6820      	ldr	r0, [r4, #0]
 8002924:	1d19      	adds	r1, r3, #4
 8002926:	6031      	str	r1, [r6, #0]
 8002928:	0606      	lsls	r6, r0, #24
 800292a:	d501      	bpl.n	8002930 <_printf_i+0xbc>
 800292c:	681d      	ldr	r5, [r3, #0]
 800292e:	e003      	b.n	8002938 <_printf_i+0xc4>
 8002930:	0645      	lsls	r5, r0, #25
 8002932:	d5fb      	bpl.n	800292c <_printf_i+0xb8>
 8002934:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002938:	2d00      	cmp	r5, #0
 800293a:	da03      	bge.n	8002944 <_printf_i+0xd0>
 800293c:	232d      	movs	r3, #45	@ 0x2d
 800293e:	426d      	negs	r5, r5
 8002940:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002944:	4858      	ldr	r0, [pc, #352]	@ (8002aa8 <_printf_i+0x234>)
 8002946:	230a      	movs	r3, #10
 8002948:	e011      	b.n	800296e <_printf_i+0xfa>
 800294a:	6821      	ldr	r1, [r4, #0]
 800294c:	6833      	ldr	r3, [r6, #0]
 800294e:	0608      	lsls	r0, r1, #24
 8002950:	f853 5b04 	ldr.w	r5, [r3], #4
 8002954:	d402      	bmi.n	800295c <_printf_i+0xe8>
 8002956:	0649      	lsls	r1, r1, #25
 8002958:	bf48      	it	mi
 800295a:	b2ad      	uxthmi	r5, r5
 800295c:	2f6f      	cmp	r7, #111	@ 0x6f
 800295e:	4852      	ldr	r0, [pc, #328]	@ (8002aa8 <_printf_i+0x234>)
 8002960:	6033      	str	r3, [r6, #0]
 8002962:	bf14      	ite	ne
 8002964:	230a      	movne	r3, #10
 8002966:	2308      	moveq	r3, #8
 8002968:	2100      	movs	r1, #0
 800296a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800296e:	6866      	ldr	r6, [r4, #4]
 8002970:	60a6      	str	r6, [r4, #8]
 8002972:	2e00      	cmp	r6, #0
 8002974:	db05      	blt.n	8002982 <_printf_i+0x10e>
 8002976:	6821      	ldr	r1, [r4, #0]
 8002978:	432e      	orrs	r6, r5
 800297a:	f021 0104 	bic.w	r1, r1, #4
 800297e:	6021      	str	r1, [r4, #0]
 8002980:	d04b      	beq.n	8002a1a <_printf_i+0x1a6>
 8002982:	4616      	mov	r6, r2
 8002984:	fbb5 f1f3 	udiv	r1, r5, r3
 8002988:	fb03 5711 	mls	r7, r3, r1, r5
 800298c:	5dc7      	ldrb	r7, [r0, r7]
 800298e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002992:	462f      	mov	r7, r5
 8002994:	42bb      	cmp	r3, r7
 8002996:	460d      	mov	r5, r1
 8002998:	d9f4      	bls.n	8002984 <_printf_i+0x110>
 800299a:	2b08      	cmp	r3, #8
 800299c:	d10b      	bne.n	80029b6 <_printf_i+0x142>
 800299e:	6823      	ldr	r3, [r4, #0]
 80029a0:	07df      	lsls	r7, r3, #31
 80029a2:	d508      	bpl.n	80029b6 <_printf_i+0x142>
 80029a4:	6923      	ldr	r3, [r4, #16]
 80029a6:	6861      	ldr	r1, [r4, #4]
 80029a8:	4299      	cmp	r1, r3
 80029aa:	bfde      	ittt	le
 80029ac:	2330      	movle	r3, #48	@ 0x30
 80029ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80029b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80029b6:	1b92      	subs	r2, r2, r6
 80029b8:	6122      	str	r2, [r4, #16]
 80029ba:	f8cd a000 	str.w	sl, [sp]
 80029be:	464b      	mov	r3, r9
 80029c0:	aa03      	add	r2, sp, #12
 80029c2:	4621      	mov	r1, r4
 80029c4:	4640      	mov	r0, r8
 80029c6:	f7ff fee7 	bl	8002798 <_printf_common>
 80029ca:	3001      	adds	r0, #1
 80029cc:	d14a      	bne.n	8002a64 <_printf_i+0x1f0>
 80029ce:	f04f 30ff 	mov.w	r0, #4294967295
 80029d2:	b004      	add	sp, #16
 80029d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	f043 0320 	orr.w	r3, r3, #32
 80029de:	6023      	str	r3, [r4, #0]
 80029e0:	4832      	ldr	r0, [pc, #200]	@ (8002aac <_printf_i+0x238>)
 80029e2:	2778      	movs	r7, #120	@ 0x78
 80029e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80029e8:	6823      	ldr	r3, [r4, #0]
 80029ea:	6831      	ldr	r1, [r6, #0]
 80029ec:	061f      	lsls	r7, r3, #24
 80029ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80029f2:	d402      	bmi.n	80029fa <_printf_i+0x186>
 80029f4:	065f      	lsls	r7, r3, #25
 80029f6:	bf48      	it	mi
 80029f8:	b2ad      	uxthmi	r5, r5
 80029fa:	6031      	str	r1, [r6, #0]
 80029fc:	07d9      	lsls	r1, r3, #31
 80029fe:	bf44      	itt	mi
 8002a00:	f043 0320 	orrmi.w	r3, r3, #32
 8002a04:	6023      	strmi	r3, [r4, #0]
 8002a06:	b11d      	cbz	r5, 8002a10 <_printf_i+0x19c>
 8002a08:	2310      	movs	r3, #16
 8002a0a:	e7ad      	b.n	8002968 <_printf_i+0xf4>
 8002a0c:	4826      	ldr	r0, [pc, #152]	@ (8002aa8 <_printf_i+0x234>)
 8002a0e:	e7e9      	b.n	80029e4 <_printf_i+0x170>
 8002a10:	6823      	ldr	r3, [r4, #0]
 8002a12:	f023 0320 	bic.w	r3, r3, #32
 8002a16:	6023      	str	r3, [r4, #0]
 8002a18:	e7f6      	b.n	8002a08 <_printf_i+0x194>
 8002a1a:	4616      	mov	r6, r2
 8002a1c:	e7bd      	b.n	800299a <_printf_i+0x126>
 8002a1e:	6833      	ldr	r3, [r6, #0]
 8002a20:	6825      	ldr	r5, [r4, #0]
 8002a22:	6961      	ldr	r1, [r4, #20]
 8002a24:	1d18      	adds	r0, r3, #4
 8002a26:	6030      	str	r0, [r6, #0]
 8002a28:	062e      	lsls	r6, r5, #24
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	d501      	bpl.n	8002a32 <_printf_i+0x1be>
 8002a2e:	6019      	str	r1, [r3, #0]
 8002a30:	e002      	b.n	8002a38 <_printf_i+0x1c4>
 8002a32:	0668      	lsls	r0, r5, #25
 8002a34:	d5fb      	bpl.n	8002a2e <_printf_i+0x1ba>
 8002a36:	8019      	strh	r1, [r3, #0]
 8002a38:	2300      	movs	r3, #0
 8002a3a:	6123      	str	r3, [r4, #16]
 8002a3c:	4616      	mov	r6, r2
 8002a3e:	e7bc      	b.n	80029ba <_printf_i+0x146>
 8002a40:	6833      	ldr	r3, [r6, #0]
 8002a42:	1d1a      	adds	r2, r3, #4
 8002a44:	6032      	str	r2, [r6, #0]
 8002a46:	681e      	ldr	r6, [r3, #0]
 8002a48:	6862      	ldr	r2, [r4, #4]
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	4630      	mov	r0, r6
 8002a4e:	f7fd fbe7 	bl	8000220 <memchr>
 8002a52:	b108      	cbz	r0, 8002a58 <_printf_i+0x1e4>
 8002a54:	1b80      	subs	r0, r0, r6
 8002a56:	6060      	str	r0, [r4, #4]
 8002a58:	6863      	ldr	r3, [r4, #4]
 8002a5a:	6123      	str	r3, [r4, #16]
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a62:	e7aa      	b.n	80029ba <_printf_i+0x146>
 8002a64:	6923      	ldr	r3, [r4, #16]
 8002a66:	4632      	mov	r2, r6
 8002a68:	4649      	mov	r1, r9
 8002a6a:	4640      	mov	r0, r8
 8002a6c:	47d0      	blx	sl
 8002a6e:	3001      	adds	r0, #1
 8002a70:	d0ad      	beq.n	80029ce <_printf_i+0x15a>
 8002a72:	6823      	ldr	r3, [r4, #0]
 8002a74:	079b      	lsls	r3, r3, #30
 8002a76:	d413      	bmi.n	8002aa0 <_printf_i+0x22c>
 8002a78:	68e0      	ldr	r0, [r4, #12]
 8002a7a:	9b03      	ldr	r3, [sp, #12]
 8002a7c:	4298      	cmp	r0, r3
 8002a7e:	bfb8      	it	lt
 8002a80:	4618      	movlt	r0, r3
 8002a82:	e7a6      	b.n	80029d2 <_printf_i+0x15e>
 8002a84:	2301      	movs	r3, #1
 8002a86:	4632      	mov	r2, r6
 8002a88:	4649      	mov	r1, r9
 8002a8a:	4640      	mov	r0, r8
 8002a8c:	47d0      	blx	sl
 8002a8e:	3001      	adds	r0, #1
 8002a90:	d09d      	beq.n	80029ce <_printf_i+0x15a>
 8002a92:	3501      	adds	r5, #1
 8002a94:	68e3      	ldr	r3, [r4, #12]
 8002a96:	9903      	ldr	r1, [sp, #12]
 8002a98:	1a5b      	subs	r3, r3, r1
 8002a9a:	42ab      	cmp	r3, r5
 8002a9c:	dcf2      	bgt.n	8002a84 <_printf_i+0x210>
 8002a9e:	e7eb      	b.n	8002a78 <_printf_i+0x204>
 8002aa0:	2500      	movs	r5, #0
 8002aa2:	f104 0619 	add.w	r6, r4, #25
 8002aa6:	e7f5      	b.n	8002a94 <_printf_i+0x220>
 8002aa8:	08002bdd 	.word	0x08002bdd
 8002aac:	08002bee 	.word	0x08002bee

08002ab0 <memmove>:
 8002ab0:	4288      	cmp	r0, r1
 8002ab2:	b510      	push	{r4, lr}
 8002ab4:	eb01 0402 	add.w	r4, r1, r2
 8002ab8:	d902      	bls.n	8002ac0 <memmove+0x10>
 8002aba:	4284      	cmp	r4, r0
 8002abc:	4623      	mov	r3, r4
 8002abe:	d807      	bhi.n	8002ad0 <memmove+0x20>
 8002ac0:	1e43      	subs	r3, r0, #1
 8002ac2:	42a1      	cmp	r1, r4
 8002ac4:	d008      	beq.n	8002ad8 <memmove+0x28>
 8002ac6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002aca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002ace:	e7f8      	b.n	8002ac2 <memmove+0x12>
 8002ad0:	4402      	add	r2, r0
 8002ad2:	4601      	mov	r1, r0
 8002ad4:	428a      	cmp	r2, r1
 8002ad6:	d100      	bne.n	8002ada <memmove+0x2a>
 8002ad8:	bd10      	pop	{r4, pc}
 8002ada:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002ade:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002ae2:	e7f7      	b.n	8002ad4 <memmove+0x24>

08002ae4 <_sbrk_r>:
 8002ae4:	b538      	push	{r3, r4, r5, lr}
 8002ae6:	4d06      	ldr	r5, [pc, #24]	@ (8002b00 <_sbrk_r+0x1c>)
 8002ae8:	2300      	movs	r3, #0
 8002aea:	4604      	mov	r4, r0
 8002aec:	4608      	mov	r0, r1
 8002aee:	602b      	str	r3, [r5, #0]
 8002af0:	f7fd fe3c 	bl	800076c <_sbrk>
 8002af4:	1c43      	adds	r3, r0, #1
 8002af6:	d102      	bne.n	8002afe <_sbrk_r+0x1a>
 8002af8:	682b      	ldr	r3, [r5, #0]
 8002afa:	b103      	cbz	r3, 8002afe <_sbrk_r+0x1a>
 8002afc:	6023      	str	r3, [r4, #0]
 8002afe:	bd38      	pop	{r3, r4, r5, pc}
 8002b00:	20000200 	.word	0x20000200

08002b04 <memcpy>:
 8002b04:	440a      	add	r2, r1
 8002b06:	4291      	cmp	r1, r2
 8002b08:	f100 33ff 	add.w	r3, r0, #4294967295
 8002b0c:	d100      	bne.n	8002b10 <memcpy+0xc>
 8002b0e:	4770      	bx	lr
 8002b10:	b510      	push	{r4, lr}
 8002b12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002b1a:	4291      	cmp	r1, r2
 8002b1c:	d1f9      	bne.n	8002b12 <memcpy+0xe>
 8002b1e:	bd10      	pop	{r4, pc}

08002b20 <_realloc_r>:
 8002b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b24:	4607      	mov	r7, r0
 8002b26:	4614      	mov	r4, r2
 8002b28:	460d      	mov	r5, r1
 8002b2a:	b921      	cbnz	r1, 8002b36 <_realloc_r+0x16>
 8002b2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b30:	4611      	mov	r1, r2
 8002b32:	f7ff bc4d 	b.w	80023d0 <_malloc_r>
 8002b36:	b92a      	cbnz	r2, 8002b44 <_realloc_r+0x24>
 8002b38:	f7ff fbde 	bl	80022f8 <_free_r>
 8002b3c:	4625      	mov	r5, r4
 8002b3e:	4628      	mov	r0, r5
 8002b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b44:	f000 f81a 	bl	8002b7c <_malloc_usable_size_r>
 8002b48:	4284      	cmp	r4, r0
 8002b4a:	4606      	mov	r6, r0
 8002b4c:	d802      	bhi.n	8002b54 <_realloc_r+0x34>
 8002b4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002b52:	d8f4      	bhi.n	8002b3e <_realloc_r+0x1e>
 8002b54:	4621      	mov	r1, r4
 8002b56:	4638      	mov	r0, r7
 8002b58:	f7ff fc3a 	bl	80023d0 <_malloc_r>
 8002b5c:	4680      	mov	r8, r0
 8002b5e:	b908      	cbnz	r0, 8002b64 <_realloc_r+0x44>
 8002b60:	4645      	mov	r5, r8
 8002b62:	e7ec      	b.n	8002b3e <_realloc_r+0x1e>
 8002b64:	42b4      	cmp	r4, r6
 8002b66:	4622      	mov	r2, r4
 8002b68:	4629      	mov	r1, r5
 8002b6a:	bf28      	it	cs
 8002b6c:	4632      	movcs	r2, r6
 8002b6e:	f7ff ffc9 	bl	8002b04 <memcpy>
 8002b72:	4629      	mov	r1, r5
 8002b74:	4638      	mov	r0, r7
 8002b76:	f7ff fbbf 	bl	80022f8 <_free_r>
 8002b7a:	e7f1      	b.n	8002b60 <_realloc_r+0x40>

08002b7c <_malloc_usable_size_r>:
 8002b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b80:	1f18      	subs	r0, r3, #4
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	bfbc      	itt	lt
 8002b86:	580b      	ldrlt	r3, [r1, r0]
 8002b88:	18c0      	addlt	r0, r0, r3
 8002b8a:	4770      	bx	lr

08002b8c <_init>:
 8002b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8e:	bf00      	nop
 8002b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b92:	bc08      	pop	{r3}
 8002b94:	469e      	mov	lr, r3
 8002b96:	4770      	bx	lr

08002b98 <_fini>:
 8002b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b9a:	bf00      	nop
 8002b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b9e:	bc08      	pop	{r3}
 8002ba0:	469e      	mov	lr, r3
 8002ba2:	4770      	bx	lr
