PPA Report for Pipeline_AND
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 16
FF Count: 16
IO Count: 49
Cell Count: 151

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 338.75 MHz
Reg-to-Reg Critical Path Delay: 2.252 ns

POWER METRICS:
-------------
Total Power Consumption: 0.463 W
