```verilog
module top_module(
    input a,
    input b,
    input c,
    output out
); 

    // The K-map simplifies to out = 1 for all combinations of a, b, and c.
    assign out = 1;

endmodule
```