Analysis & Synthesis report for MIPS
Sun Sep 21 15:32:47 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Sep 21 15:32:47 2008            ;
; Quartus II Version          ; 8.0 Build 231 07/10/2008 SP 1 SJ Web Edition ;
; Revision Name               ; MIPS                                         ;
; Top-level Entity Name       ; MIPS                                         ;
; Family                      ; Cyclone II                                   ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; MIPS               ; MIPS               ;
; Family name                                                  ; Cyclone II         ; Stratix            ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; CONTROL.VHD                      ; yes             ; User VHDL File                     ; E:/ECE473_2008F/projects/Project_2/MIPS-SC-Scheme-2008/CONTROL.VHD ;
; DMEMORY.VHD                      ; yes             ; User VHDL File                     ; E:/ECE473_2008F/projects/Project_2/MIPS-SC-Scheme-2008/DMEMORY.VHD ;
; EXECUTE.vhd                      ; yes             ; User VHDL File                     ; E:/ECE473_2008F/projects/Project_2/MIPS-SC-Scheme-2008/EXECUTE.vhd ;
; IDECODE.VHD                      ; yes             ; User VHDL File                     ; E:/ECE473_2008F/projects/Project_2/MIPS-SC-Scheme-2008/IDECODE.VHD ;
; IFETCH.VHD                       ; yes             ; User VHDL File                     ; E:/ECE473_2008F/projects/Project_2/MIPS-SC-Scheme-2008/IFETCH.VHD  ;
; MIPS.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ECE473_2008F/projects/Project_2/MIPS-SC-Scheme-2008/MIPS.bdf    ;
; 2x32Mux.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/ECE473_2008F/projects/Project_2/MIPS-SC-Scheme-2008/2x32Mux.bdf ;
; 2x8mux.bdf                       ; yes             ; Megafunction                       ; c:/altera/80sp1/quartus/libraries/others/maxplus2/2x8mux.bdf       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Sep 21 15:32:44 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Info: Found 2 design units, including 1 entities, in source file CONTROL.VHD
    Info: Found design unit 1: control-behavior
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file DMEMORY.VHD
    Info: Found design unit 1: dmemory-behavior
    Info: Found entity 1: dmemory
Info: Found 2 design units, including 1 entities, in source file EXECUTE.vhd
    Info: Found design unit 1: Execute-behavior
    Info: Found entity 1: Execute
Info: Found 2 design units, including 1 entities, in source file IDECODE.VHD
    Info: Found design unit 1: Idecode-behavior
    Info: Found entity 1: Idecode
Info: Found 2 design units, including 1 entities, in source file IFETCH.VHD
    Info: Found design unit 1: Ifetch-behavior
    Info: Found entity 1: Ifetch
Warning: Can't analyze file -- file E:/ECE473_2008F/projects/Project_2/MIPS-SC-Scheme-2008/MIPS.vhd is missing
Info: Found 1 design units, including 1 entities, in source file MIPS.bdf
    Info: Found entity 1: MIPS
Info: Found 1 design units, including 1 entities, in source file 2x32Mux.bdf
    Info: Found entity 1: 2x32Mux
Info: Elaborating entity "MIPS" for the top level hierarchy
Warning: Pin "reset_in" not connected
Warning: Pin "clk_in" not connected
Info: Elaborating entity "2x32Mux" for hierarchy "2x32Mux:inst17"
Info: Elaborating entity "2x8mux" for hierarchy "2x32Mux:inst17|2x8mux:inst16"
Info: Elaborated megafunction instantiation "2x32Mux:inst17|2x8mux:inst16"
Info: Elaborating entity "Ifetch" for hierarchy "Ifetch:inst"
Info: Elaborating entity "control" for hierarchy "control:inst4"
Info: Elaborating entity "Idecode" for hierarchy "Idecode:inst5"
Info: Elaborating entity "Execute" for hierarchy "Execute:inst6"
Info: Elaborating entity "dmemory" for hierarchy "dmemory:inst7"
Error: Node "Branch" is missing source
Error: Node "Zero" is missing source
Error: Node "MemWrite" is missing source
Error: Node "RegWrite" is missing source
Error: Node "ALU_Result[31]" is missing source
Error: Node "ALU_Result[30]" is missing source
Error: Node "ALU_Result[29]" is missing source
Error: Node "ALU_Result[28]" is missing source
Error: Node "ALU_Result[27]" is missing source
Error: Node "ALU_Result[26]" is missing source
Error: Node "ALU_Result[25]" is missing source
Error: Node "ALU_Result[24]" is missing source
Error: Node "ALU_Result[23]" is missing source
Error: Node "ALU_Result[22]" is missing source
Error: Node "ALU_Result[21]" is missing source
Error: Node "ALU_Result[20]" is missing source
Error: Node "ALU_Result[19]" is missing source
Error: Node "ALU_Result[18]" is missing source
Error: Node "ALU_Result[17]" is missing source
Error: Node "ALU_Result[16]" is missing source
Error: Node "ALU_Result[15]" is missing source
Error: Node "ALU_Result[14]" is missing source
Error: Node "ALU_Result[13]" is missing source
Error: Node "ALU_Result[12]" is missing source
Error: Node "ALU_Result[11]" is missing source
Error: Node "ALU_Result[10]" is missing source
Error: Node "ALU_Result[9]" is missing source
Error: Node "ALU_Result[8]" is missing source
Error: Node "ALU_Result[7]" is missing source
Error: Node "ALU_Result[6]" is missing source
Error: Node "ALU_Result[5]" is missing source
Error: Node "ALU_Result[4]" is missing source
Error: Node "ALU_Result[3]" is missing source
Error: Node "ALU_Result[2]" is missing source
Error: Node "ALU_Result[1]" is missing source
Error: Node "ALU_Result[0]" is missing source
Error: Node "Instruction[31]" is missing source
Error: Node "Instruction[30]" is missing source
Error: Node "Instruction[29]" is missing source
Error: Node "Instruction[28]" is missing source
Error: Node "Instruction[27]" is missing source
Error: Node "Instruction[26]" is missing source
Error: Node "Instruction[25]" is missing source
Error: Node "Instruction[24]" is missing source
Error: Node "Instruction[23]" is missing source
Error: Node "Instruction[22]" is missing source
Error: Node "Instruction[21]" is missing source
Error: Node "Instruction[20]" is missing source
Error: Node "Instruction[19]" is missing source
Error: Node "Instruction[18]" is missing source
Error: Node "Instruction[17]" is missing source
Error: Node "Instruction[16]" is missing source
Error: Node "Instruction[15]" is missing source
Error: Node "Instruction[14]" is missing source
Error: Node "Instruction[13]" is missing source
Error: Node "Instruction[12]" is missing source
Error: Node "Instruction[11]" is missing source
Error: Node "Instruction[10]" is missing source
Error: Node "Instruction[9]" is missing source
Error: Node "Instruction[8]" is missing source
Error: Node "Instruction[7]" is missing source
Error: Node "Instruction[6]" is missing source
Error: Node "Instruction[5]" is missing source
Error: Node "Instruction[4]" is missing source
Error: Node "Instruction[3]" is missing source
Error: Node "Instruction[2]" is missing source
Error: Node "Instruction[1]" is missing source
Error: Node "Instruction[0]" is missing source
Error: Node "PC[9]" is missing source
Error: Node "PC[8]" is missing source
Error: Node "PC[7]" is missing source
Error: Node "PC[6]" is missing source
Error: Node "PC[5]" is missing source
Error: Node "PC[4]" is missing source
Error: Node "PC[3]" is missing source
Error: Node "PC[2]" is missing source
Error: Node "PC[1]" is missing source
Error: Node "PC[0]" is missing source
Error: Node "read_data_1[31]" is missing source
Error: Node "read_data_1[30]" is missing source
Error: Node "read_data_1[29]" is missing source
Error: Node "read_data_1[28]" is missing source
Error: Node "read_data_1[27]" is missing source
Error: Node "read_data_1[26]" is missing source
Error: Node "read_data_1[25]" is missing source
Error: Node "read_data_1[24]" is missing source
Error: Node "read_data_1[23]" is missing source
Error: Node "read_data_1[22]" is missing source
Error: Node "read_data_1[21]" is missing source
Error: Node "read_data_1[20]" is missing source
Error: Node "read_data_1[19]" is missing source
Error: Node "read_data_1[18]" is missing source
Error: Node "read_data_1[17]" is missing source
Error: Node "read_data_1[16]" is missing source
Error: Node "read_data_1[15]" is missing source
Error: Node "read_data_1[14]" is missing source
Error: Node "read_data_1[13]" is missing source
Error: Node "read_data_1[12]" is missing source
Error: Node "read_data_1[11]" is missing source
Error: Node "read_data_1[10]" is missing source
Error: Node "read_data_1[9]" is missing source
Error: Node "read_data_1[8]" is missing source
Error: Node "read_data_1[7]" is missing source
Error: Node "read_data_1[6]" is missing source
Error: Node "read_data_1[5]" is missing source
Error: Node "read_data_1[4]" is missing source
Error: Node "read_data_1[3]" is missing source
Error: Node "read_data_1[2]" is missing source
Error: Node "read_data_1[1]" is missing source
Error: Node "read_data_1[0]" is missing source
Error: Node "read_data_2[31]" is missing source
Error: Node "read_data_2[30]" is missing source
Error: Node "read_data_2[29]" is missing source
Error: Node "read_data_2[28]" is missing source
Error: Node "read_data_2[27]" is missing source
Error: Node "read_data_2[26]" is missing source
Error: Node "read_data_2[25]" is missing source
Error: Node "read_data_2[24]" is missing source
Error: Node "read_data_2[23]" is missing source
Error: Node "read_data_2[22]" is missing source
Error: Node "read_data_2[21]" is missing source
Error: Node "read_data_2[20]" is missing source
Error: Node "read_data_2[19]" is missing source
Error: Node "read_data_2[18]" is missing source
Error: Node "read_data_2[17]" is missing source
Error: Node "read_data_2[16]" is missing source
Error: Node "read_data_2[15]" is missing source
Error: Node "read_data_2[14]" is missing source
Error: Node "read_data_2[13]" is missing source
Error: Node "read_data_2[12]" is missing source
Error: Node "read_data_2[11]" is missing source
Error: Node "read_data_2[10]" is missing source
Error: Node "read_data_2[9]" is missing source
Error: Node "read_data_2[8]" is missing source
Error: Node "read_data_2[7]" is missing source
Error: Node "read_data_2[6]" is missing source
Error: Node "read_data_2[5]" is missing source
Error: Node "read_data_2[4]" is missing source
Error: Node "read_data_2[3]" is missing source
Error: Node "read_data_2[2]" is missing source
Error: Node "read_data_2[1]" is missing source
Error: Node "read_data_2[0]" is missing source
Error: Quartus II Analysis & Synthesis was unsuccessful. 142 errors, 3 warnings
    Error: Peak virtual memory: 176 megabytes
    Error: Processing ended: Sun Sep 21 15:32:47 2008
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:04


