# 8 Bit Signed Full Adder

## VERILOG CODE

  ![image](https://github.com/user-attachments/assets/7a22248d-1948-460f-af16-fbc683f9ccdb)
  ![image](https://github.com/user-attachments/assets/54c5c3e0-f71d-4489-81ff-2d11e4c73fba) 
  ![image](https://github.com/user-attachments/assets/45390bc8-a939-4882-b2ff-3480bde00dd2)
  
## RTL SCHEMATIC
  ![image](https://github.com/user-attachments/assets/ac69d4ce-2f18-435d-86ba-e9a785006d8a)
  
## TESTBENCH
  ![image](https://github.com/user-attachments/assets/45032a42-f713-4853-a732-9147a7d181c8)

## SIMULATION RESULTS
  ![image](https://github.com/user-attachments/assets/ab2ea2a3-48b2-4f1d-9600-b8abb9efaea2)

## HARDWARE IMPLEMENTATION RESULTS
  ![image](https://github.com/user-attachments/assets/bbf17d07-8a8e-471b-b61c-999f62cff19f)
  ![image](https://github.com/user-attachments/assets/afb66e37-5b60-4322-80f7-490ef5ac713e)
  ![image](https://github.com/user-attachments/assets/2a26bd96-a755-48b7-8ed0-90260c14177d)
  ![image](https://github.com/user-attachments/assets/5d174024-9fc7-4f94-848c-70f4d5d2a3e1)




