Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/BaiduNetdiskDownload/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 07b6a392b5cd47b19d61304872d6a605 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ahb_top_behav xil_defaultlib.tb_ahb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/password_is_447/Desktop/BaiduSyncdisk/verilog/AHB_TEST/AHB_TEST.srcs/sources_1/new/ahb_top.v" Line 1. Module ahb_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/password_is_447/Desktop/BaiduSyncdisk/verilog/AHB_TEST/AHB_TEST.srcs/sources_1/new/ahb_master.v" Line 1. Module ahb_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/password_is_447/Desktop/BaiduSyncdisk/verilog/AHB_TEST/AHB_TEST.srcs/sources_1/new/ahb_slave.v" Line 1. Module ahb_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/password_is_447/Desktop/BaiduSyncdisk/verilog/AHB_TEST/AHB_TEST.srcs/sources_1/new/ahb_slave.v" Line 1. Module ahb_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/password_is_447/Desktop/BaiduSyncdisk/verilog/AHB_TEST/AHB_TEST.srcs/sources_1/new/ahb_slave.v" Line 1. Module ahb_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/password_is_447/Desktop/BaiduSyncdisk/verilog/AHB_TEST/AHB_TEST.srcs/sources_1/new/ahb_slave.v" Line 1. Module ahb_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/password_is_447/Desktop/BaiduSyncdisk/verilog/AHB_TEST/AHB_TEST.srcs/sources_1/new/decoder.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/password_is_447/Desktop/BaiduSyncdisk/verilog/AHB_TEST/AHB_TEST.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ahb_master
Compiling module xil_defaultlib.ahb_slave
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ahb_top
Compiling module xil_defaultlib.tb_ahb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ahb_top_behav
