"""
Classic cache model caches for L1s, L2, LLC, and MMU cache.
Each has a wide range of consructor-customizable parameters. Empty constructors
will create caches matched roughly to an Intel Skylake.

For all cache options, see src/mem/cache/Cache.py class BaseCache
"""
from typing import Type
from m5.objects import (
    Cache, Clusivity,
    BasePrefetcher, CS395TPrefetcher, StridePrefetcher, DCPTPrefetcher, # Prefetchers
    BaseReplacementPolicy, CS395TRP, LRURP,                             # Replacement policies
    NULL
)
from util.simarglib import set_component_parameters

"""
L1 data cache
"""
class L1DCache(Cache):
    def __init__(
        self,
        # FIXME TODO: Set these appropriately. Gem5 understands text labels, e.g., "8kB"
        size: str = "32kB",
        assoc: int = 8,
        tag_latency: int = 4,
        data_latency: int = 4,
        response_latency: int = 1,
        mshrs: int = 16,
        tgts_per_mshr: int = 16,
        write_buffers: int = 64, # Matched to ChampSim default
        # Hint: To represent no prefetcher, you can use the value NULL.
        #
        # FIXME TODO: Set these appropriately.
        PrefetcherCls: Type[BasePrefetcher] = StridePrefetcher,
        ReplacementPolicyCls: Type[BaseReplacementPolicy] = LRURP,
        prefetcher_params: dict = {},
        replacement_params: dict = {},
        # The below should be false if downstream cache is mostly inclusive or if there is no
        # downstream cache, true if downstream cache is mostly exclusive
        writeback_clean: bool = False,
        # The below is clusivity with respect to the upstream cache. Mostly inclusive means blocks
        # are allocated on all fills; mostly exclusive means allocate only from non-caching sources.
        # L1s should be mostly inclusive. Non-coherent caches, e.g., unified LLCs would generally
        # be mostly exclusive.
        clusivity: Clusivity = "mostly_incl",
        **kwargs
    ) -> None:
        super().__init__(**kwargs)
        self.size = size
        self.assoc = assoc
        self.tag_latency = tag_latency
        self.data_latency = data_latency
        self.response_latency = response_latency
        self.mshrs = mshrs
        self.demand_mshr_reserve = (self.mshrs / 2)
        self.tgts_per_mshr = tgts_per_mshr
        self.write_buffers = write_buffers
        self.prefetcher = PrefetcherCls()
        self.replacement_policy = ReplacementPolicyCls()
        self.writeback_clean = writeback_clean
        self.clusivity = clusivity
        print(f"Creating L1DCache object: size={self.size}, assoc={self.assoc}, "
              f"pref={type(self.prefetcher)}, repl={type(self.replacement_policy)}")

        set_component_parameters(self.prefetcher, prefetcher_params,
                                 parent_name=type(self).__name__)
        set_component_parameters(self.replacement_policy, replacement_params,
                                 parent_name=type(self).__name__)

"""
L1 instruction cache
"""
class L1ICache(Cache):
    def __init__(
        self,
        # FIXME TODO: Set these appropriately.
        size: str = "32kB",
        assoc: int = 8,
        tag_latency: int = 4,
        data_latency: int = 4,
        response_latency: int = 1,
        mshrs: int = 8,
        tgts_per_mshr: int = 16,
        write_buffers: int = 8,
        # FIXME TODO: Set these appropriately.
        PrefetcherCls: Type[BasePrefetcher] = NULL,
        ReplacementPolicyCls: Type[BaseReplacementPolicy] = LRURP,
        prefetcher_params: dict = {},
        replacement_params: dict = {},
        # The below should be false if downstream cache is mostly inclusive or if there is no
        # downstream cache, true if downstream cache is mostly exclusive
        writeback_clean: bool = False,
        # The below is clusivity with respect to the upstream cache. Mostly inclusive means blocks
        # are allocated on all fills; mostly exclusive means allocate only from non-caching sources.
        # L1s should be mostly inclusive. Non-coherent caches, e.g., unified LLCs would generally
        # be mostly exclusive.
        clusivity: Clusivity = "mostly_incl",
        **kwargs
    ) -> None:
        super().__init__(**kwargs)
        self.size = size
        self.assoc = assoc
        self.tag_latency = tag_latency
        self.data_latency = data_latency
        self.response_latency = response_latency
        self.mshrs = mshrs
        self.demand_mshr_reserve = (self.mshrs / 2)
        self.tgts_per_mshr = tgts_per_mshr
        self.write_buffers = write_buffers
        self.prefetcher = PrefetcherCls()
        self.replacement_policy = ReplacementPolicyCls()
        self.writeback_clean = writeback_clean
        self.clusivity = clusivity
        print(f"Creating L1ICache object: size={self.size}, assoc={self.assoc}, "
              f"pref={type(self.prefetcher)}, repl={type(self.replacement_policy)}")

        set_component_parameters(self.prefetcher, prefetcher_params,
                                 parent_name=type(self).__name__)
        set_component_parameters(self.replacement_policy, replacement_params,
                                 parent_name=type(self).__name__)

""" 
L2 cache
"""
class L2Cache(Cache):
    def __init__(
        self,
        # FIXME TODO: Set these appropriately.
        size: str = "1MB",
        assoc: int = 16,
        tag_latency: int = 14,
        data_latency: int = 14,
        response_latency: int = 1,
        mshrs: int = 32,
        tgts_per_mshr: int = 16,
        write_buffers: int = 32, # Matched to ChampSim default
        # FIXME TODO: Set these appropriately.
        PrefetcherCls: Type[BasePrefetcher] = NULL,
        ReplacementPolicyCls: Type[BaseReplacementPolicy] = LRURP,
        prefetcher_params: dict = {},
        replacement_params: dict = {},
        # The below should be false if downstream cache is mostly inclusive or if there is no
        # downstream cache, true if downstream cache is mostly exclusive
        writeback_clean: bool = False,
        # The below is clusivity with respect to the upstream cache. Mostly inclusive means blocks
        # are allocated on all fills; mostly exclusive means allocate only from non-caching sources.
        # L1s should be mostly inclusive. Non-coherent caches, e.g., unified LLCs would generally
        # be mostly exclusive.
        clusivity: Clusivity = "mostly_incl",
        **kwargs
    ) -> None:
        super().__init__(**kwargs)
        self.size = size
        self.assoc = assoc
        self.tag_latency = tag_latency
        self.data_latency = data_latency
        self.response_latency = response_latency
        self.mshrs = mshrs
        self.demand_mshr_reserve = (self.mshrs / 2)
        self.tgts_per_mshr = tgts_per_mshr
        self.write_buffers = write_buffers
        self.prefetcher = PrefetcherCls()
        self.replacement_policy = ReplacementPolicyCls()
        self.writeback_clean = writeback_clean
        self.clusivity = clusivity
        print(f"Creating L2Cache object: size={self.size}, assoc={self.assoc}, "
              f"pref={type(self.prefetcher)}, repl={type(self.replacement_policy)}")

        set_component_parameters(self.prefetcher, prefetcher_params,
                                 parent_name=type(self).__name__)
        set_component_parameters(self.replacement_policy, replacement_params,
                                 parent_name=type(self).__name__)

"""
Last-level (L3) cache
"""
class LLCache(Cache):
    def __init__(
        self,
        # FIXME TODO: Set these appropriately.
        size: str = "8MB",
        assoc: int = 16,
        tag_latency: int = 44,
        data_latency: int = 44,
        response_latency: int = 1,
        mshrs: int = 256,
        tgts_per_mshr: int = 32,
        write_buffers: int = 128, # Matched to ChampSim default for 4 cores
        # FIXME TODO: Set these appropriately.
        PrefetcherCls: Type[BasePrefetcher] = CS395TPrefetcher,
        ReplacementPolicyCls: Type[BaseReplacementPolicy] = LRURP,
        prefetcher_params: dict = {},
        replacement_params: dict = {},
        # The below should be false if downstream cache is mostly inclusive or if there is no
        # downstream cache, true if downstream cache is mostly exclusive
        writeback_clean: bool = False,
        # The below is clusivity with respect to the upstream cache. Mostly inclusive means blocks
        # are allocated on all fills; mostly exclusive means allocate only from non-caching sources.
        # L1s should be mostly inclusive.
        clusivity: Clusivity = "mostly_incl",
        #nDelta: int = 5,
        #nPC: int = 1,
        **kwargs
    ) -> None:
        super().__init__(**kwargs)
        self.size = size
        self.assoc = assoc
        self.tag_latency = tag_latency
        self.data_latency = data_latency
        self.response_latency = response_latency
        self.mshrs = mshrs
        self.demand_mshr_reserve = (self.mshrs / 2)
        self.tgts_per_mshr = tgts_per_mshr
        self.write_buffers = write_buffers
        self.prefetcher = PrefetcherCls()
        self.replacement_policy = ReplacementPolicyCls()
        self.writeback_clean = writeback_clean
        self.clusivity = clusivity
        #self.nDelta = nDelta
        #self.nPC = nPC
        print(f"Creating LLCache object: size={self.size}, assoc={self.assoc}, "
              f"pref={type(self.prefetcher)}, repl={type(self.replacement_policy)}")

        set_component_parameters(self.prefetcher, prefetcher_params,
                                 parent_name=type(self).__name__)
        set_component_parameters(self.replacement_policy, replacement_params,
                                 parent_name=type(self).__name__)
        if(type(self.prefetcher) == CS395TPrefetcher):
            self.prefetcher.tabObj.nPC = prefetcher_params["nPC"]
            self.prefetcher.tabObj.nDelta = prefetcher_params["nDelta"]

""" 
Page table entry cache
(the X86 MMU doesn't support two-level TLBs, but this at least mimics one)
"""
class MMUCache(Cache):
    def __init__(
        self,
        size: str = "8kB",
        assoc: int = 8,
        tag_latency: int = 1,
        data_latency: int = 1,
        response_latency: int = 1,
        mshrs: int = 8,
        tgts_per_mshr: int = 8,
        writeback_clean: bool = True,
        **kwargs
    ) -> None:
        super().__init__(**kwargs)
        self.size = size
        self.assoc = assoc
        self.tag_latency = tag_latency
        self.data_latency = data_latency
        self.response_latency = response_latency
        self.mshrs = mshrs
        self.tgts_per_mshr = tgts_per_mshr
        self.writeback_clean = writeback_clean
        print("Creating MMUCache object")
