digraph "0_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_28@pointer" {
"1000103" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000120" [label="(Call,perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, 0))"];
"1000144" [label="(Call,fpu_emulate(inst, fpu, regs))"];
"1000143" [label="(Return,return fpu_emulate(inst, fpu, regs);)"];
"1000147" [label="(Identifier,regs)"];
"1000120" [label="(Call,perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, 0))"];
"1000131" [label="(Identifier,tsk)"];
"1000110" [label="(Call,*fpu = &(tsk->thread.xstate->softfpu))"];
"1000144" [label="(Call,fpu_emulate(inst, fpu, regs))"];
"1000148" [label="(MethodReturn,int)"];
"1000122" [label="(Literal,1)"];
"1000103" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000143" [label="(Return,return fpu_emulate(inst, fpu, regs);)"];
"1000125" [label="(Literal,0)"];
"1000124" [label="(Identifier,regs)"];
"1000102" [label="(MethodParameterIn,unsigned short inst)"];
"1000145" [label="(Identifier,inst)"];
"1000104" [label="(Block,)"];
"1000146" [label="(Identifier,fpu)"];
"1000135" [label="(Call,fpu_init(fpu))"];
"1000123" [label="(Literal,0)"];
"1000121" [label="(Identifier,PERF_COUNT_SW_EMULATION_FAULTS)"];
"1000103" -> "1000101"  [label="AST: "];
"1000103" -> "1000148"  [label="DDG: regs"];
"1000103" -> "1000120"  [label="DDG: regs"];
"1000103" -> "1000144"  [label="DDG: regs"];
"1000120" -> "1000104"  [label="AST: "];
"1000120" -> "1000125"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000123" -> "1000120"  [label="AST: "];
"1000124" -> "1000120"  [label="AST: "];
"1000125" -> "1000120"  [label="AST: "];
"1000131" -> "1000120"  [label="CFG: "];
"1000120" -> "1000148"  [label="DDG: PERF_COUNT_SW_EMULATION_FAULTS"];
"1000120" -> "1000148"  [label="DDG: perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, 0)"];
"1000120" -> "1000144"  [label="DDG: regs"];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000147"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000147" -> "1000144"  [label="AST: "];
"1000143" -> "1000144"  [label="CFG: "];
"1000144" -> "1000148"  [label="DDG: inst"];
"1000144" -> "1000148"  [label="DDG: fpu"];
"1000144" -> "1000148"  [label="DDG: regs"];
"1000144" -> "1000148"  [label="DDG: fpu_emulate(inst, fpu, regs)"];
"1000144" -> "1000143"  [label="DDG: fpu_emulate(inst, fpu, regs)"];
"1000102" -> "1000144"  [label="DDG: inst"];
"1000135" -> "1000144"  [label="DDG: fpu"];
"1000110" -> "1000144"  [label="DDG: fpu"];
"1000143" -> "1000104"  [label="AST: "];
"1000148" -> "1000143"  [label="CFG: "];
"1000143" -> "1000148"  [label="DDG: <RET>"];
}
