# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab_04_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Lab_04_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity Lab_04
# -- Compiling architecture structure of Lab_04
# 
vsim +altera -do Lab_04_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/altera/13.1/quartus/bin64/work/simulation/modelsim/Lab_04_vhd.sdo gate_work.lab_04
# vsim +altera -do Lab_04_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/altera/13.1/quartus/bin64/work/simulation/modelsim/Lab_04_vhd.sdo gate_work.lab_04 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading gate_work.lab_04(structure)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# Loading instances from C:/altera/13.1/quartus/bin64/work/simulation/modelsim/Lab_04_vhd.sdo
# Loading timing data from C:/altera/13.1/quartus/bin64/work/simulation/modelsim/Lab_04_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /lab_04 File: Lab_04_6_1200mv_85c_slow.vho
wave create -pattern none -portmode in -language vhdl /lab_04/clk
# lab_04
wave create -pattern none -portmode in -language vhdl /lab_04/A
# lab_04
wave create -pattern none -portmode in -language vhdl /lab_04/B
# lab_04
wave create -pattern none -portmode in -language vhdl /lab_04/C
# lab_04
wave create -pattern none -portmode out -language vhdl /lab_04/F
# lab_04
# do Lab_04_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Lab_04_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity Lab_04
# -- Compiling architecture structure of Lab_04
# 
add wave -position end  sim:/lab_04/F
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns Edit:/lab_04/clk
# lab_04
wave modify -driver freeze -pattern counter -startvalue 0 -endvalue 1 -type Range -direction Up -period 50ps -step 1 -repeat forever -starttime 0ns -endtime 1000ns Edit:/lab_04/A
# lab_04
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_04/A
# lab_04
wave modify -driver freeze -pattern random -initialvalue 0 -period 50ps -random_type Uniform -seed 5 -starttime 0ns -endtime 1000ns Edit:/lab_04/A
# lab_04
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_04/A
# lab_04
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_04/B
# lab_04
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_04/C
# lab_04
wave edit invert -start 399316ps -end 748308ps Edit:/lab_04/A
wave edit invert -start 198017ps -end 398222ps Edit:/lab_04/B
wave edit invert -start 599521ps -end 800821ps Edit:/lab_04/B
wave edit invert -start 740650ps -end 800821ps Edit:/lab_04/A
wave edit mirror -start 734085ps -end 755966ps Edit:/lab_04/A
wave edit change_value -start 697983ps -end 776752ps -value 1 Edit:/lab_04/A
wave edit invert -start 98462ps -end 199111ps Edit:/lab_04/C
wave edit invert -start 298667ps -end 399316ps Edit:/lab_04/C
wave edit invert -start 502154ps -end 600615ps Edit:/lab_04/C
wave edit invert -start 701265ps -end 799726ps Edit:/lab_04/C
run -all
wave editwrite -file C:/altera/13.1/quartus/bin64/work/simulation/modelsim/wave.do
