               ramulator.active_cycles_0           141505017                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           141505017                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           968252241                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            6.648959                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           141505017                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           142327449                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           968252241                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            6.648959                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0           122734249                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0           122734249                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0           243567890                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            1.672573                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            56717355                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            56717355                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            60333647                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.414309                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            57703931                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            57703931                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            61677234                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.423536                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            56963997                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            56963997                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            60860980                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.417930                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            57037246                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            57037246                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            60696029                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.416798                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1           122675141                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1           122675141                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1           242438606                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            1.664819                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            57089541                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            57089541                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            60736830                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.417078                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            56897304                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            56897304                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            60477251                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.415295                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            56990674                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            56990674                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            60629099                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.416338                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            56974862                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            56974862                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            60595426                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.416107                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2           122261799                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2           122261799                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2           240780496                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            1.653432                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            56931154                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            56931154                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            60643798                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.416439                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            56513930                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            56513930                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            60079887                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.412567                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            56678452                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            56678452                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            60419087                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.414896                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            56144677                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            56144677                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            59637724                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.409530                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3           122553434                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3           122553434                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3           241465249                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            1.658135                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            56230991                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            56230991                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            59830119                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.410852                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            56895237                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            56895237                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            60525495                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.415627                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            57111464                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            57111464                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            60833275                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.417740                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            56548982                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            56548982                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            60276360                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.413916                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           976304576                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           106239808                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             2652184                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              501468                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core            13761104                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             2348740                                      # Number of row hits for read requests per channel per core
                                     [0]           2348740.0                                      # 
ramulator.read_row_misses_channel_0_core              412702                                      # Number of row misses for read requests per channel per core
                                     [0]            412702.0                                      # 
ramulator.read_row_conflicts_channel_0_core            12493317                                      # Number of row conflicts for read requests per channel per core
                                     [0]          12493317.0                                      # 
 ramulator.write_row_hits_channel_0_core              303444                                      # Number of row hits for write requests per channel per core
                                     [0]            303444.0                                      # 
ramulator.write_row_misses_channel_0_core               88766                                      # Number of row misses for write requests per channel per core
                                     [0]             88766.0                                      # 
ramulator.write_row_conflicts_channel_0_core             1267787                                      # Number of row conflicts for write requests per channel per core
                                     [0]           1267787.0                                      # 
      ramulator.useless_activates_0_core                6069                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           95.068520                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0          1450280452                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0           12.638222                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          1840436586                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            8.507706                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0          1238931627                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            4.130516                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           601504959                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits           2348740.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           2348740.0                                      # 
            ramulator.record_read_misses            412702.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            412702.0                                      # 
         ramulator.record_read_conflicts          12493317.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]          12493317.0                                      # 
             ramulator.record_write_hits            303444.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            303444.0                                      # 
           ramulator.record_write_misses             88766.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             88766.0                                      # 
        ramulator.record_write_conflicts           1267787.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           1267787.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           145624644                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            16915104                                      # Number of incoming requests to DRAM
                 ramulator.read_requests            15255107                                      # Number of incoming read requests to DRAM per core
                                     [0]          15255107.0                                      # 
                ramulator.write_requests             1659997                                      # Number of incoming write requests to DRAM per core
                                     [0]           1659997.0                                      # 
       ramulator.ramulator_active_cycles           141505017                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          16915104.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          16915104.0                                      # 
ramulator.incoming_read_reqs_per_channel          15255107.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]          15255107.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          1840436586                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum          1238931627                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           601504959                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           12.638222                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            8.507706                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            4.130516                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests          15255107.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]          15255107.0                                      # 
         ramulator.record_write_requests           1659997.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           1659997.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           388332384                                      # cpu cycle number
            ramulator.record_cycs_core_0           388332384                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           143860383                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000000                                      # cpu instruction number
