Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 20 12:13:48 2019
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_bus_skew -warn_on_violation -file ctp7_top_bus_skew_routed.rpt -pb ctp7_top_bus_skew_routed.pb -rpx ctp7_top_bus_skew_routed.rpx
| Design       : ctp7_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   192       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.977      7.253
2   194       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.020      7.210
3   196       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.938      7.292
4   198       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.957      7.273
5   200       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.869      7.361
6   202       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.009      7.221
7   204       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.048      7.182
8   206       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.947      7.283
9   208       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.953      7.277
10  210       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.937      7.293
11  212       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.962      7.268
12  214       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.960      7.270
13  216       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.917      7.313
14  218       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.953      7.277
15  220       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.929      7.301
16  222       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.995      7.235
17  224       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.040      7.190
18  226       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.975      7.255
19  228       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.918      7.312
20  230       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.921      7.309
21  232       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.005      7.225
22  234       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.907      7.323
23  236       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.918      7.312
24  238       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.095      7.135
25  240       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.946      7.284
26  242       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.880      7.350
27  244       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.866      7.364
28  246       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.000      7.230
29  248       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.091      7.139
30  250       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.973      7.257
31  252       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.026      7.204
32  254       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.034      7.196
33  256       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.900      7.330
34  258       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.025      7.205
35  260       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.048      7.182
36  262       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.035      7.195
37  264       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.939      7.291
38  266       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.980      7.250
39  268       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.010      7.220
40  270       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.967      7.263
41  272       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.893      7.337
42  274       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.969      7.261
43  276       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.098      7.132
44  278       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.956      7.274
45  280       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.902      7.328
46  282       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.953      7.277
47  284       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.007      7.223
48  286       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.978      7.252
49  288       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.953      7.277
50  290       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.966      7.264
51  292       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.964      7.266
52  294       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.122      7.108
53  296       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.856      7.374
54  298       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.912      7.318
55  300       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.957      7.273
56  302       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.893      7.337
57  304       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.938      7.292
58  306       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.992      7.238
59  308       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.996      7.234
60  310       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.961      7.269
61  312       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.048      7.182
62  314       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.262      6.968
63  316       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.334      6.896
64  318       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.936      7.294
65  320       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.866      7.364
66  322       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.999      7.231
67  324       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.866      7.364
68  326       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.882      7.348
69  328       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.006      7.224
70  330       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.897      7.333
71  332       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.996      7.234
72  334       [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.066      7.164
73  336       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.768      2.565
74  338       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.912      2.421
75  340       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.897      2.436
76  342       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.970      2.363
77  344       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.878      2.455
78  346       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.822      2.511
79  360       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              3.333       0.794      2.539
80  362       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              3.333       0.820      2.513
81  364       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              3.333       0.921      2.412
82  366       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              3.333       0.952      2.381
83  376       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.825      2.508
84  378       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.808      2.525
85  380       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.854      2.479
86  382       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.938      2.395
87  483       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.230       0.902      7.328
88  485       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.230       0.912      7.318
89  488       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.230       0.901      7.329
90  490       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.230       0.878      7.352


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.977      7.253


Slack (MET) :             7.253ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.659ns
  Reference Relative Delay:  -3.235ns
  Relative CRPR:             -0.400ns
  Actual Bus Skew:            0.977ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.183    -1.391    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y5         FDRE (Prop_fdre_C_Q)         0.223    -1.168 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.347    -0.821    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X215Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y0   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[0][rxoutclk]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O
                         net (fo=74, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X215Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X215Y5         FDRE (Setup_fdre_C_D)       -0.009     1.837    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.821    
                         clock arrival                          1.837    
  -------------------------------------------------------------------
                         relative delay                        -2.659    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.036    -0.822    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y5         FDRE (Prop_fdre_C_Q)         0.178    -0.644 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.212    -0.433    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X216Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y0   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[0][rxoutclk]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O
                         net (fo=74, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X216Y5         FDRE (Hold_fdre_C_D)         0.155     2.803    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.433    
                         clock arrival                          2.803    
  -------------------------------------------------------------------
                         relative delay                        -3.235    



Id: 2
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.020      7.210


Slack (MET) :             7.210ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.960ns
  Reference Relative Delay:  -3.581ns
  Relative CRPR:             -0.399ns
  Actual Bus Skew:            1.020ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.830    -1.744    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y133       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y133       FDRE (Prop_fdre_C_Q)         0.236    -1.508 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.292    -1.216    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X217Y132       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y10  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[10][rxoutclk]
    BUFHCE_X1Y35         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.804     2.128    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y132       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.128    
                         clock uncertainty           -0.290     1.838    
    SLICE_X217Y132       FDRE (Setup_fdre_C_D)       -0.094     1.744    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.216    
                         clock arrival                          1.744    
  -------------------------------------------------------------------
                         relative delay                        -2.960    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.689    -1.169    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y133       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y133       FDRE (Prop_fdre_C_Q)         0.178    -0.991 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.205    -0.786    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X216Y134       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y10  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[10][rxoutclk]
    BUFHCE_X1Y35         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.857     2.350    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y134       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.350    
                         clock uncertainty            0.290     2.640    
    SLICE_X216Y134       FDRE (Hold_fdre_C_D)         0.155     2.795    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.786    
                         clock arrival                          2.795    
  -------------------------------------------------------------------
                         relative delay                        -3.581    



Id: 3
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.938      7.292


Slack (MET) :             7.292ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.938ns
  Reference Relative Delay:  -3.524ns
  Relative CRPR:             -0.351ns
  Actual Bus Skew:            0.938ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.839    -1.735    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y144       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y144       FDRE (Prop_fdre_C_Q)         0.204    -1.531 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.349    -1.183    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X217Y142       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y11  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[11][rxoutclk]
    BUFHCE_X1Y34         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.811     2.135    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y142       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.135    
                         clock uncertainty           -0.290     1.845    
    SLICE_X217Y142       FDRE (Setup_fdre_C_D)       -0.090     1.755    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.183    
                         clock arrival                          1.755    
  -------------------------------------------------------------------
                         relative delay                        -2.938    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.696    -1.162    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y144       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y144       FDRE (Prop_fdre_C_Q)         0.178    -0.984 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.225    -0.759    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X217Y142       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y11  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[11][rxoutclk]
    BUFHCE_X1Y34         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.864     2.357    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y142       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.357    
                         clock uncertainty            0.290     2.647    
    SLICE_X217Y142       FDRE (Hold_fdre_C_D)         0.118     2.765    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.759    
                         clock arrival                          2.765    
  -------------------------------------------------------------------
                         relative delay                        -3.524    



Id: 4
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.957      7.273


Slack (MET) :             7.273ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.067ns
  Reference Relative Delay:  -3.645ns
  Relative CRPR:             -0.378ns
  Actual Bus Skew:            0.957ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.667    -1.907    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y155       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y155       FDRE (Prop_fdre_C_Q)         0.236    -1.671 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361    -1.310    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X217Y155       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[12][rxoutclk]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y155       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X217Y155       FDRE (Setup_fdre_C_D)       -0.090     1.756    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.310    
                         clock arrival                          1.756    
  -------------------------------------------------------------------
                         relative delay                        -3.067    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.526    -1.332    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y155       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y155       FDRE (Prop_fdre_C_Q)         0.206    -1.126 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.247    -0.879    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X217Y154       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[12][rxoutclk]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y154       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X217Y154       FDRE (Hold_fdre_C_D)         0.118     2.766    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.879    
                         clock arrival                          2.766    
  -------------------------------------------------------------------
                         relative delay                        -3.645    



Id: 5
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.869      7.361


Slack (MET) :             7.361ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.159ns
  Reference Relative Delay:  -3.670ns
  Relative CRPR:             -0.357ns
  Actual Bus Skew:            0.869ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.656    -1.918    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y168       FDRE (Prop_fdre_C_Q)         0.236    -1.682 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.271    -1.411    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X219Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[13][rxoutclk]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X219Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty           -0.290     1.837    
    SLICE_X219Y168       FDRE (Setup_fdre_C_D)       -0.090     1.747    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.411    
                         clock arrival                          1.747    
  -------------------------------------------------------------------
                         relative delay                        -3.159    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.517    -1.341    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y168       FDRE (Prop_fdre_C_Q)         0.206    -1.135 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.220    -0.915    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X219Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[13][rxoutclk]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.854     2.347    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X219Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.347    
                         clock uncertainty            0.290     2.637    
    SLICE_X219Y168       FDRE (Hold_fdre_C_D)         0.118     2.755    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.915    
                         clock arrival                          2.755    
  -------------------------------------------------------------------
                         relative delay                        -3.670    



Id: 6
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.009      7.221


Slack (MET) :             7.221ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.092ns
  Reference Relative Delay:  -3.720ns
  Relative CRPR:             -0.380ns
  Actual Bus Skew:            1.009ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.656    -1.918    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X219Y181       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y181       FDRE (Prop_fdre_C_Q)         0.204    -1.714 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.370    -1.345    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X218Y181       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[14][rxoutclk]
    BUFHCE_X1Y47         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y181       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty           -0.290     1.837    
    SLICE_X218Y181       FDRE (Setup_fdre_C_D)       -0.090     1.747    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.345    
                         clock arrival                          1.747    
  -------------------------------------------------------------------
                         relative delay                        -3.092    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.517    -1.341    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X219Y181       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y181       FDRE (Prop_fdre_C_Q)         0.178    -1.163 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.202    -0.961    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X218Y182       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[14][rxoutclk]
    BUFHCE_X1Y47         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.855     2.348    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y182       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.348    
                         clock uncertainty            0.290     2.638    
    SLICE_X218Y182       FDRE (Hold_fdre_C_D)         0.121     2.759    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.961    
                         clock arrival                          2.759    
  -------------------------------------------------------------------
                         relative delay                        -3.720    



Id: 7
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.048      7.182


Slack (MET) :             7.182ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.026ns
  Reference Relative Delay:  -3.700ns
  Relative CRPR:             -0.374ns
  Actual Bus Skew:            1.048ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.666    -1.908    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y193       FDRE (Prop_fdre_C_Q)         0.204    -1.704 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.433    -1.271    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X218Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[15][rxoutclk]
    BUFHCE_X1Y46         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.811     2.135    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.135    
                         clock uncertainty           -0.290     1.845    
    SLICE_X218Y193       FDRE (Setup_fdre_C_D)       -0.090     1.755    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.271    
                         clock arrival                          1.755    
  -------------------------------------------------------------------
                         relative delay                        -3.026    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.525    -1.333    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y193       FDRE (Prop_fdre_C_Q)         0.178    -1.155 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.220    -0.935    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X219Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[15][rxoutclk]
    BUFHCE_X1Y46         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.864     2.357    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X219Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.357    
                         clock uncertainty            0.290     2.647    
    SLICE_X219Y193       FDRE (Hold_fdre_C_D)         0.118     2.765    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.935    
                         clock arrival                          2.765    
  -------------------------------------------------------------------
                         relative delay                        -3.700    



Id: 8
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.947      7.283


Slack (MET) :             7.283ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.303ns
  Reference Relative Delay:  -3.868ns
  Relative CRPR:             -0.382ns
  Actual Bus Skew:            0.947ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.495    -2.079    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X220Y204       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y204       FDRE (Prop_fdre_C_Q)         0.259    -1.820 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.355    -1.465    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X221Y203       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[16][rxoutclk]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.813     2.137    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X221Y203       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.137    
                         clock uncertainty           -0.290     1.847    
    SLICE_X221Y203       FDRE (Setup_fdre_C_D)       -0.009     1.838    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.465    
                         clock arrival                          1.838    
  -------------------------------------------------------------------
                         relative delay                        -3.303    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.357    -1.501    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X220Y204       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y204       FDRE (Prop_fdre_C_Q)         0.206    -1.295 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.227    -1.068    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X220Y202       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[16][rxoutclk]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X220Y202       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X220Y202       FDRE (Hold_fdre_C_D)         0.152     2.800    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.068    
                         clock arrival                          2.800    
  -------------------------------------------------------------------
                         relative delay                        -3.868    



Id: 9
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.953      7.277


Slack (MET) :             7.277ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.332ns
  Reference Relative Delay:  -3.880ns
  Relative CRPR:             -0.405ns
  Actual Bus Skew:            0.953ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.485    -2.089    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X219Y217       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y217       FDRE (Prop_fdre_C_Q)         0.204    -1.885 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.298    -1.587    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X218Y217       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y17  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[17][rxoutclk]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.804     2.128    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y217       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.128    
                         clock uncertainty           -0.290     1.838    
    SLICE_X218Y217       FDRE (Setup_fdre_C_D)       -0.093     1.745    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.587    
                         clock arrival                          1.745    
  -------------------------------------------------------------------
                         relative delay                        -3.332    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.347    -1.511    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y218       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y218       FDRE (Prop_fdre_C_Q)         0.162    -1.349 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.158    -1.192    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X218Y218       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y17  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[17][rxoutclk]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.854     2.347    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y218       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.347    
                         clock uncertainty            0.290     2.637    
    SLICE_X218Y218       FDRE (Hold_fdre_C_D)         0.052     2.689    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.192    
                         clock arrival                          2.689    
  -------------------------------------------------------------------
                         relative delay                        -3.880    



Id: 10
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.937      7.293


Slack (MET) :             7.293ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.240ns
  Reference Relative Delay:  -3.817ns
  Relative CRPR:             -0.359ns
  Actual Bus Skew:            0.937ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.487    -2.087    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y234       FDRE (Prop_fdre_C_Q)         0.236    -1.851 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.363    -1.488    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X217Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y18  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[18][rxoutclk]
    BUFHCE_X1Y59         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.806     2.130    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.130    
                         clock uncertainty           -0.290     1.840    
    SLICE_X217Y234       FDRE (Setup_fdre_C_D)       -0.089     1.751    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.488    
                         clock arrival                          1.751    
  -------------------------------------------------------------------
                         relative delay                        -3.240    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.350    -1.508    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y234       FDRE (Prop_fdre_C_Q)         0.206    -1.302 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.242    -1.060    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X217Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y18  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[18][rxoutclk]
    BUFHCE_X1Y59         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.857     2.350    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.350    
                         clock uncertainty            0.290     2.640    
    SLICE_X217Y234       FDRE (Hold_fdre_C_D)         0.117     2.757    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.060    
                         clock arrival                          2.757    
  -------------------------------------------------------------------
                         relative delay                        -3.817    



Id: 11
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.962      7.268


Slack (MET) :             7.268ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.306ns
  Reference Relative Delay:  -3.838ns
  Relative CRPR:             -0.429ns
  Actual Bus Skew:            0.962ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.494    -2.080    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y242       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y242       FDRE (Prop_fdre_C_Q)         0.259    -1.821 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.352    -1.470    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X217Y243       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y19  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[19][rxoutclk]
    BUFHCE_X1Y58         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.811     2.135    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y243       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.135    
                         clock uncertainty           -0.290     1.845    
    SLICE_X217Y243       FDRE (Setup_fdre_C_D)       -0.009     1.836    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.470    
                         clock arrival                          1.836    
  -------------------------------------------------------------------
                         relative delay                        -3.306    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.355    -1.503    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X215Y243       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y243       FDRE (Prop_fdre_C_Q)         0.178    -1.325 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.289    -1.036    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X216Y243       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y19  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[19][rxoutclk]
    BUFHCE_X1Y58         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.864     2.357    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y243       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.357    
                         clock uncertainty            0.290     2.647    
    SLICE_X216Y243       FDRE (Hold_fdre_C_D)         0.155     2.802    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.036    
                         clock arrival                          2.802    
  -------------------------------------------------------------------
                         relative delay                        -3.838    



Id: 12
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.960      7.270


Slack (MET) :             7.270ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.600ns
  Reference Relative Delay:  -3.186ns
  Relative CRPR:             -0.373ns
  Actual Bus Skew:            0.960ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.178    -1.396    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X218Y13        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y13        FDRE (Prop_fdre_C_Q)         0.204    -1.192 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.345    -0.848    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X217Y12        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y1   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[1][rxoutclk]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O
                         net (fo=74, routed)          0.808     2.132    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y12        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.132    
                         clock uncertainty           -0.290     1.842    
    SLICE_X217Y12        FDRE (Setup_fdre_C_D)       -0.090     1.752    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -0.848    
                         clock arrival                          1.752    
  -------------------------------------------------------------------
                         relative delay                        -2.600    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.032    -0.826    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X218Y13        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y13        FDRE (Prop_fdre_C_Q)         0.178    -0.648 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.223    -0.425    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X217Y13        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y1   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[1][rxoutclk]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O
                         net (fo=74, routed)          0.860     2.353    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y13        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.353    
                         clock uncertainty            0.290     2.643    
    SLICE_X217Y13        FDRE (Hold_fdre_C_D)         0.118     2.761    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.425    
                         clock arrival                          2.761    
  -------------------------------------------------------------------
                         relative delay                        -3.186    



Id: 13
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.917      7.313


Slack (MET) :             7.313ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.311ns
  Reference Relative Delay:  -3.854ns
  Relative CRPR:             -0.373ns
  Actual Bus Skew:            0.917ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.486    -2.088    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y255       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y255       FDRE (Prop_fdre_C_Q)         0.236    -1.852 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.296    -1.557    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X217Y255       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[20][rxoutclk]
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y255       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X217Y255       FDRE (Setup_fdre_C_D)       -0.092     1.754    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.557    
                         clock arrival                          1.754    
  -------------------------------------------------------------------
                         relative delay                        -3.311    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.340    -1.518    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y255       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y255       FDRE (Prop_fdre_C_Q)         0.206    -1.312 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.224    -1.088    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X218Y255       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[20][rxoutclk]
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y255       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X218Y255       FDRE (Hold_fdre_C_D)         0.118     2.766    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.088    
                         clock arrival                          2.766    
  -------------------------------------------------------------------
                         relative delay                        -3.854    



Id: 14
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.953      7.277


Slack (MET) :             7.277ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.285ns
  Reference Relative Delay:  -3.863ns
  Relative CRPR:             -0.375ns
  Actual Bus Skew:            0.953ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.475    -2.099    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y268       FDRE (Prop_fdre_C_Q)         0.204    -1.895 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.357    -1.538    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X218Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[21][rxoutclk]
    BUFHCE_X1Y61         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty           -0.290     1.837    
    SLICE_X218Y268       FDRE (Setup_fdre_C_D)       -0.090     1.747    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.538    
                         clock arrival                          1.747    
  -------------------------------------------------------------------
                         relative delay                        -3.285    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.331    -1.527    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y268       FDRE (Prop_fdre_C_Q)         0.178    -1.349 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.242    -1.107    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X218Y267       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[21][rxoutclk]
    BUFHCE_X1Y61         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.855     2.348    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y267       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.348    
                         clock uncertainty            0.290     2.638    
    SLICE_X218Y267       FDRE (Hold_fdre_C_D)         0.118     2.756    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.107    
                         clock arrival                          2.756    
  -------------------------------------------------------------------
                         relative delay                        -3.863    



Id: 15
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.929      7.301


Slack (MET) :             7.301ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.335ns
  Reference Relative Delay:  -3.890ns
  Relative CRPR:             -0.373ns
  Actual Bus Skew:            0.929ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.476    -2.098    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X215Y282       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y282       FDRE (Prop_fdre_C_Q)         0.223    -1.875 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.369    -1.506    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X218Y282       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[22][rxoutclk]
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.804     2.128    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y282       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.128    
                         clock uncertainty           -0.290     1.838    
    SLICE_X218Y282       FDRE (Setup_fdre_C_D)       -0.009     1.829    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.506    
                         clock arrival                          1.829    
  -------------------------------------------------------------------
                         relative delay                        -3.335    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.332    -1.526    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X215Y282       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y282       FDRE (Prop_fdre_C_Q)         0.162    -1.364 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.164    -1.201    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X219Y282       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[22][rxoutclk]
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.855     2.348    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X219Y282       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.348    
                         clock uncertainty            0.290     2.638    
    SLICE_X219Y282       FDRE (Hold_fdre_C_D)         0.052     2.690    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.201    
                         clock arrival                          2.690    
  -------------------------------------------------------------------
                         relative delay                        -3.890    



Id: 16
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.995      7.235


Slack (MET) :             7.235ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.351ns
  Reference Relative Delay:  -3.948ns
  Relative CRPR:             -0.398ns
  Actual Bus Skew:            0.995ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.486    -2.088    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X219Y295       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y295       FDRE (Prop_fdre_C_Q)         0.204    -1.884 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287    -1.597    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X218Y294       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[23][rxoutclk]
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y294       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X218Y294       FDRE (Setup_fdre_C_D)       -0.092     1.754    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.597    
                         clock arrival                          1.754    
  -------------------------------------------------------------------
                         relative delay                        -3.351    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.340    -1.518    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y296       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y296       FDRE (Prop_fdre_C_Q)         0.178    -1.340 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.158    -1.182    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X218Y296       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[23][rxoutclk]
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y296       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X218Y296       FDRE (Hold_fdre_C_D)         0.118     2.766    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.182    
                         clock arrival                          2.766    
  -------------------------------------------------------------------
                         relative delay                        -3.948    



Id: 17
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.040      7.190


Slack (MET) :             7.190ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.085ns
  Reference Relative Delay:  -3.700ns
  Relative CRPR:             -0.424ns
  Actual Bus Skew:            1.040ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.644    -1.930    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X215Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y308       FDRE (Prop_fdre_C_Q)         0.223    -1.707 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.460    -1.248    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X214Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y24  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[24][rxoutclk]
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.810     2.134    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X214Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.134    
                         clock uncertainty           -0.290     1.844    
    SLICE_X214Y308       FDRE (Setup_fdre_C_D)       -0.007     1.837    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.248    
                         clock arrival                          1.837    
  -------------------------------------------------------------------
                         relative delay                        -3.085    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.468    -1.390    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y308       FDRE (Prop_fdre_C_Q)         0.162    -1.228 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.228    -1.000    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X218Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y24  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[24][rxoutclk]
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.863     2.356    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.356    
                         clock uncertainty            0.290     2.646    
    SLICE_X218Y308       FDRE (Hold_fdre_C_D)         0.054     2.700    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.000    
                         clock arrival                          2.700    
  -------------------------------------------------------------------
                         relative delay                        -3.700    



Id: 18
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.975      7.255


Slack (MET) :             7.255ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.219ns
  Reference Relative Delay:  -3.847ns
  Relative CRPR:             -0.346ns
  Actual Bus Skew:            0.975ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.633    -1.941    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X218Y320       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y320       FDRE (Prop_fdre_C_Q)         0.223    -1.718 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.355    -1.363    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X216Y321       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y25  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[25][rxoutclk]
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.800     2.124    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y321       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.124    
                         clock uncertainty           -0.290     1.834    
    SLICE_X216Y321       FDRE (Setup_fdre_C_D)        0.021     1.855    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.363    
                         clock arrival                          1.855    
  -------------------------------------------------------------------
                         relative delay                        -3.219    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.460    -1.398    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X218Y320       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y320       FDRE (Prop_fdre_C_Q)         0.178    -1.220 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.162    -1.059    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X216Y319       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y25  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[25][rxoutclk]
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.853     2.346    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y319       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.346    
                         clock uncertainty            0.290     2.636    
    SLICE_X216Y319       FDRE (Hold_fdre_C_D)         0.153     2.789    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.059    
                         clock arrival                          2.789    
  -------------------------------------------------------------------
                         relative delay                        -3.847    



Id: 19
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.918      7.312


Slack (MET) :             7.312ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.202ns
  Reference Relative Delay:  -3.774ns
  Relative CRPR:             -0.345ns
  Actual Bus Skew:            0.918ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.635    -1.939    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y331       FDRE (Prop_fdre_C_Q)         0.204    -1.735 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.278    -1.457    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X218Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y26  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[26][rxoutclk]
    BUFHCE_X1Y83         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty           -0.290     1.837    
    SLICE_X218Y331       FDRE (Setup_fdre_C_D)       -0.092     1.745    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.457    
                         clock arrival                          1.745    
  -------------------------------------------------------------------
                         relative delay                        -3.202    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.461    -1.397    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y331       FDRE (Prop_fdre_C_Q)         0.178    -1.219 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.235    -0.985    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X216Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y26  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[26][rxoutclk]
    BUFHCE_X1Y83         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.854     2.347    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.347    
                         clock uncertainty            0.290     2.637    
    SLICE_X216Y331       FDRE (Hold_fdre_C_D)         0.153     2.790    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.985    
                         clock arrival                          2.790    
  -------------------------------------------------------------------
                         relative delay                        -3.774    



Id: 20
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.921      7.309


Slack (MET) :             7.309ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.193ns
  Reference Relative Delay:  -3.742ns
  Relative CRPR:             -0.371ns
  Actual Bus Skew:            0.921ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.646    -1.928    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y345       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y345       FDRE (Prop_fdre_C_Q)         0.223    -1.705 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380    -1.326    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X216Y344       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y27  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[27][rxoutclk]
    BUFHCE_X1Y82         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y344       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X216Y344       FDRE (Setup_fdre_C_D)        0.021     1.867    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.326    
                         clock arrival                          1.867    
  -------------------------------------------------------------------
                         relative delay                        -3.193    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.470    -1.388    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y345       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y345       FDRE (Prop_fdre_C_Q)         0.178    -1.210 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.234    -0.977    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X214Y344       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y27  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[27][rxoutclk]
    BUFHCE_X1Y82         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X214Y344       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X214Y344       FDRE (Hold_fdre_C_D)         0.118     2.766    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.977    
                         clock arrival                          2.766    
  -------------------------------------------------------------------
                         relative delay                        -3.742    



Id: 21
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.005      7.225


Slack (MET) :             7.225ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.933ns
  Reference Relative Delay:  -3.649ns
  Relative CRPR:             -0.288ns
  Actual Bus Skew:            1.005ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.806    -1.768    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y355       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y355       FDRE (Prop_fdre_C_Q)         0.236    -1.532 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.387    -1.146    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X216Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y28  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[28][rxoutclk]
    BUFHCE_X1Y84         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.811     2.135    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.135    
                         clock uncertainty           -0.290     1.845    
    SLICE_X216Y356       FDRE (Setup_fdre_C_D)       -0.058     1.787    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.146    
                         clock arrival                          1.787    
  -------------------------------------------------------------------
                         relative delay                        -2.933    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.600    -1.258    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y355       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y355       FDRE (Prop_fdre_C_Q)         0.206    -1.052 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.205    -0.847    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X216Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y28  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[28][rxoutclk]
    BUFHCE_X1Y84         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.864     2.357    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.357    
                         clock uncertainty            0.290     2.647    
    SLICE_X216Y356       FDRE (Hold_fdre_C_D)         0.155     2.802    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.847    
                         clock arrival                          2.802    
  -------------------------------------------------------------------
                         relative delay                        -3.649    



Id: 22
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.907      7.323


Slack (MET) :             7.323ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.987ns
  Reference Relative Delay:  -3.602ns
  Relative CRPR:             -0.292ns
  Actual Bus Skew:            0.907ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.799    -1.775    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y364       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y364       FDRE (Prop_fdre_C_Q)         0.259    -1.516 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.390    -1.126    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X216Y365       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y29  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[29][rxoutclk]
    BUFHCE_X1Y85         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.806     2.130    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y365       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.130    
                         clock uncertainty           -0.290     1.840    
    SLICE_X216Y365       FDRE (Setup_fdre_C_D)        0.021     1.861    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.126    
                         clock arrival                          1.861    
  -------------------------------------------------------------------
                         relative delay                        -2.987    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.595    -1.263    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y364       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y364       FDRE (Prop_fdre_C_Q)         0.206    -1.057 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.248    -0.809    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X216Y365       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y29  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[29][rxoutclk]
    BUFHCE_X1Y85         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.857     2.350    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y365       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.350    
                         clock uncertainty            0.290     2.640    
    SLICE_X216Y365       FDRE (Hold_fdre_C_D)         0.153     2.793    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.809    
                         clock arrival                          2.793    
  -------------------------------------------------------------------
                         relative delay                        -3.602    



Id: 23
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.918      7.312


Slack (MET) :             7.312ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.642ns
  Reference Relative Delay:  -3.208ns
  Relative CRPR:             -0.351ns
  Actual Bus Skew:            0.918ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.175    -1.399    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y34        FDRE (Prop_fdre_C_Q)         0.204    -1.195 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.333    -0.863    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X216Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y2   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[2][rxoutclk]
    BUFHCE_X1Y11         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.806     2.130    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.130    
                         clock uncertainty           -0.290     1.840    
    SLICE_X216Y34        FDRE (Setup_fdre_C_D)       -0.061     1.779    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -0.863    
                         clock arrival                          1.779    
  -------------------------------------------------------------------
                         relative delay                        -2.642    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.030    -0.828    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y34        FDRE (Prop_fdre_C_Q)         0.178    -0.650 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.235    -0.416    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X216Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y2   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[2][rxoutclk]
    BUFHCE_X1Y11         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.857     2.350    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.350    
                         clock uncertainty            0.290     2.640    
    SLICE_X216Y34        FDRE (Hold_fdre_C_D)         0.153     2.793    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.416    
                         clock arrival                          2.793    
  -------------------------------------------------------------------
                         relative delay                        -3.208    



Id: 24
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.095      7.135


Slack (MET) :             7.135ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.958ns
  Reference Relative Delay:  -3.709ns
  Relative CRPR:             -0.344ns
  Actual Bus Skew:            1.095ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.794    -1.780    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X219Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y380       FDRE (Prop_fdre_C_Q)         0.204    -1.576 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.363    -1.214    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X218Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y30  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[30][rxoutclk]
    BUFHCE_X1Y95         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty           -0.290     1.837    
    SLICE_X218Y380       FDRE (Setup_fdre_C_D)       -0.093     1.744    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.214    
                         clock arrival                          1.744    
  -------------------------------------------------------------------
                         relative delay                        -2.958    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.591    -1.267    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X219Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y380       FDRE (Prop_fdre_C_Q)         0.178    -1.089 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.168    -0.921    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X220Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y30  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[30][rxoutclk]
    BUFHCE_X1Y95         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.853     2.346    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X220Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.346    
                         clock uncertainty            0.290     2.636    
    SLICE_X220Y380       FDRE (Hold_fdre_C_D)         0.152     2.788    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.921    
                         clock arrival                          2.788    
  -------------------------------------------------------------------
                         relative delay                        -3.709    



Id: 25
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.946      7.284


Slack (MET) :             7.284ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.005ns
  Reference Relative Delay:  -3.612ns
  Relative CRPR:             -0.338ns
  Actual Bus Skew:            0.946ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.806    -1.768    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y394       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y394       FDRE (Prop_fdre_C_Q)         0.223    -1.545 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.378    -1.168    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X214Y395       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y31  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[31][rxoutclk]
    BUFHCE_X1Y94         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X214Y395       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X214Y395       FDRE (Setup_fdre_C_D)       -0.009     1.837    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.168    
                         clock arrival                          1.837    
  -------------------------------------------------------------------
                         relative delay                        -3.005    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.600    -1.258    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y397       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y397       FDRE (Prop_fdre_C_Q)         0.178    -1.080 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.234    -0.847    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X214Y396       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y31  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[31][rxoutclk]
    BUFHCE_X1Y94         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X214Y396       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X214Y396       FDRE (Hold_fdre_C_D)         0.118     2.766    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.847    
                         clock arrival                          2.766    
  -------------------------------------------------------------------
                         relative delay                        -3.612    



Id: 26
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.880      7.350


Slack (MET) :             7.350ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.848ns
  Reference Relative Delay:  -3.445ns
  Relative CRPR:             -0.283ns
  Actual Bus Skew:            0.880ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.963    -1.611    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X206Y404       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y404       FDRE (Prop_fdre_C_Q)         0.259    -1.352 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.367    -0.985    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X206Y407       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[32][rxoutclk]
    BUFHCE_X1Y96         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.808     2.132    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X206Y407       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.132    
                         clock uncertainty           -0.290     1.842    
    SLICE_X206Y407       FDRE (Setup_fdre_C_D)        0.021     1.863    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.985    
                         clock arrival                          1.863    
  -------------------------------------------------------------------
                         relative delay                        -2.848    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.727    -1.131    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X206Y404       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y404       FDRE (Prop_fdre_C_Q)         0.206    -0.925 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.243    -0.682    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X207Y404       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[32][rxoutclk]
    BUFHCE_X1Y96         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.862     2.355    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y404       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.355    
                         clock uncertainty            0.290     2.645    
    SLICE_X207Y404       FDRE (Hold_fdre_C_D)         0.118     2.763    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.682    
                         clock arrival                          2.763    
  -------------------------------------------------------------------
                         relative delay                        -3.445    



Id: 27
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.866      7.364


Slack (MET) :             7.364ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.852ns
  Reference Relative Delay:  -3.455ns
  Relative CRPR:             -0.263ns
  Actual Bus Skew:            0.866ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.955    -1.619    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X208Y415       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y415       FDRE (Prop_fdre_C_Q)         0.236    -1.383 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.276    -1.107    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X207Y415       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[33][rxoutclk]
    BUFHCE_X1Y97         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y415       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty           -0.290     1.837    
    SLICE_X207Y415       FDRE (Setup_fdre_C_D)       -0.092     1.745    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.107    
                         clock arrival                          1.745    
  -------------------------------------------------------------------
                         relative delay                        -2.852    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.722    -1.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X208Y415       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y415       FDRE (Prop_fdre_C_Q)         0.206    -0.930 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.230    -0.700    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X207Y415       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[33][rxoutclk]
    BUFHCE_X1Y97         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.854     2.347    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y415       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.347    
                         clock uncertainty            0.290     2.637    
    SLICE_X207Y415       FDRE (Hold_fdre_C_D)         0.118     2.755    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.700    
                         clock arrival                          2.755    
  -------------------------------------------------------------------
                         relative delay                        -3.455    



Id: 28
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.000      7.230


Slack (MET) :             7.230ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.797ns
  Reference Relative Delay:  -3.492ns
  Relative CRPR:             -0.304ns
  Actual Bus Skew:            1.000ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.948    -1.626    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X204Y431       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y431       FDRE (Prop_fdre_C_Q)         0.236    -1.390 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.367    -1.024    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X204Y432       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[34][rxoutclk]
    BUFHCE_X1Y107        BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.797     2.121    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X204Y432       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.121    
                         clock uncertainty           -0.290     1.831    
    SLICE_X204Y432       FDRE (Setup_fdre_C_D)       -0.058     1.773    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.024    
                         clock arrival                          1.773    
  -------------------------------------------------------------------
                         relative delay                        -2.797    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.714    -1.144    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X205Y431       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y431       FDRE (Prop_fdre_C_Q)         0.178    -0.966 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.223    -0.743    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X205Y432       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[34][rxoutclk]
    BUFHCE_X1Y107        BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.848     2.341    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X205Y432       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.290     2.631    
    SLICE_X205Y432       FDRE (Hold_fdre_C_D)         0.118     2.749    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.743    
                         clock arrival                          2.749    
  -------------------------------------------------------------------
                         relative delay                        -3.492    



Id: 29
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.091      7.139


Slack (MET) :             7.139ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.756ns
  Reference Relative Delay:  -3.558ns
  Relative CRPR:             -0.288ns
  Actual Bus Skew:            1.091ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.951    -1.623    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X210Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y420       FDRE (Prop_fdre_C_Q)         0.236    -1.387 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.377    -1.011    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X211Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[35][rxoutclk]
    BUFHCE_X1Y106        BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.801     2.125    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X211Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.125    
                         clock uncertainty           -0.290     1.835    
    SLICE_X211Y420       FDRE (Setup_fdre_C_D)       -0.090     1.745    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.011    
                         clock arrival                          1.745    
  -------------------------------------------------------------------
                         relative delay                        -2.756    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.719    -1.139    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X210Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y420       FDRE (Prop_fdre_C_Q)         0.206    -0.933 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.160    -0.773    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X212Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[35][rxoutclk]
    BUFHCE_X1Y106        BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.850     2.343    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X212Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.290     2.633    
    SLICE_X212Y420       FDRE (Hold_fdre_C_D)         0.152     2.785    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.773    
                         clock arrival                          2.785    
  -------------------------------------------------------------------
                         relative delay                        -3.558    



Id: 30
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.973      7.257


Slack (MET) :             7.257ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.551ns
  Reference Relative Delay:  -3.152ns
  Relative CRPR:             -0.372ns
  Actual Bus Skew:            0.973ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.183    -1.391    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y44        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.155 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361    -0.794    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X217Y44        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y3   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[3][rxoutclk]
    BUFHCE_X1Y10         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y44        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X217Y44        FDRE (Setup_fdre_C_D)       -0.090     1.756    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -0.794    
                         clock arrival                          1.756    
  -------------------------------------------------------------------
                         relative delay                        -2.551    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.035    -0.823    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y43        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y43        FDRE (Prop_fdre_C_Q)         0.206    -0.617 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.231    -0.386    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X217Y44        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y3   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[3][rxoutclk]
    BUFHCE_X1Y10         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y44        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X217Y44        FDRE (Hold_fdre_C_D)         0.118     2.766    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.386    
                         clock arrival                          2.766    
  -------------------------------------------------------------------
                         relative delay                        -3.152    



Id: 31
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.026      7.204


Slack (MET) :             7.204ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.723ns
  Reference Relative Delay:  -3.350ns
  Relative CRPR:             -0.399ns
  Actual Bus Skew:            1.026ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.010    -1.564    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y56        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y56        FDRE (Prop_fdre_C_Q)         0.236    -1.328 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361    -0.967    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X217Y56        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y4   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[4][rxoutclk]
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.811     2.135    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y56        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.135    
                         clock uncertainty           -0.290     1.845    
    SLICE_X217Y56        FDRE (Setup_fdre_C_D)       -0.090     1.755    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -0.967    
                         clock arrival                          1.755    
  -------------------------------------------------------------------
                         relative delay                        -2.723    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.864    -0.994    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X219Y58        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y58        FDRE (Prop_fdre_C_Q)         0.178    -0.816 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.231    -0.585    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X218Y57        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y4   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[4][rxoutclk]
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.864     2.357    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y57        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.357    
                         clock uncertainty            0.290     2.647    
    SLICE_X218Y57        FDRE (Hold_fdre_C_D)         0.118     2.765    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -0.585    
                         clock arrival                          2.765    
  -------------------------------------------------------------------
                         relative delay                        -3.350    



Id: 32
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.034      7.196


Slack (MET) :             7.196ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.767ns
  Reference Relative Delay:  -3.424ns
  Relative CRPR:             -0.376ns
  Actual Bus Skew:            1.034ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.998    -1.576    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y70        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y70        FDRE (Prop_fdre_C_Q)         0.236    -1.340 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.320    -1.021    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X217Y69        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y5   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[5][rxoutclk]
    BUFHCE_X1Y13         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X217Y69        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty           -0.290     1.837    
    SLICE_X217Y69        FDRE (Setup_fdre_C_D)       -0.091     1.746    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.021    
                         clock arrival                          1.746    
  -------------------------------------------------------------------
                         relative delay                        -2.767    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.856    -1.002    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y70        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y70        FDRE (Prop_fdre_C_Q)         0.206    -0.796 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.160    -0.636    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X216Y69        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y5   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[5][rxoutclk]
    BUFHCE_X1Y13         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.853     2.346    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y69        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.346    
                         clock uncertainty            0.290     2.636    
    SLICE_X216Y69        FDRE (Hold_fdre_C_D)         0.152     2.788    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.636    
                         clock arrival                          2.788    
  -------------------------------------------------------------------
                         relative delay                        -3.424    



Id: 33
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.900      7.330


Slack (MET) :             7.330ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.840ns
  Reference Relative Delay:  -3.363ns
  Relative CRPR:             -0.376ns
  Actual Bus Skew:            0.900ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.001    -1.573    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y82        FDRE (Prop_fdre_C_Q)         0.204    -1.369 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.276    -1.094    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X218Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y6   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[6][rxoutclk]
    BUFHCE_X1Y23         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.804     2.128    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.128    
                         clock uncertainty           -0.290     1.838    
    SLICE_X218Y82        FDRE (Setup_fdre_C_D)       -0.092     1.746    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.094    
                         clock arrival                          1.746    
  -------------------------------------------------------------------
                         relative delay                        -2.840    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.858    -1.000    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y82        FDRE (Prop_fdre_C_Q)         0.178    -0.822 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.249    -0.573    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X216Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y6   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[6][rxoutclk]
    BUFHCE_X1Y23         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.855     2.348    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X216Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.348    
                         clock uncertainty            0.290     2.638    
    SLICE_X216Y82        FDRE (Hold_fdre_C_D)         0.152     2.790    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.573    
                         clock arrival                          2.790    
  -------------------------------------------------------------------
                         relative delay                        -3.363    



Id: 34
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.025      7.205


Slack (MET) :             7.205ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.769ns
  Reference Relative Delay:  -3.420ns
  Relative CRPR:             -0.374ns
  Actual Bus Skew:            1.025ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.011    -1.563    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X218Y94        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y94        FDRE (Prop_fdre_C_Q)         0.204    -1.359 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.346    -1.013    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X218Y95        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y7   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[7][rxoutclk]
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y95        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X218Y95        FDRE (Setup_fdre_C_D)       -0.090     1.756    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.013    
                         clock arrival                          1.756    
  -------------------------------------------------------------------
                         relative delay                        -2.769    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.866    -0.992    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X217Y95        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y95        FDRE (Prop_fdre_C_Q)         0.178    -0.814 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.159    -0.656    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X218Y95        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y7   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[7][rxoutclk]
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y95        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X218Y95        FDRE (Hold_fdre_C_D)         0.117     2.765    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.656    
                         clock arrival                          2.765    
  -------------------------------------------------------------------
                         relative delay                        -3.420    



Id: 35
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.048      7.182


Slack (MET) :             7.182ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.918ns
  Reference Relative Delay:  -3.537ns
  Relative CRPR:             -0.429ns
  Actual Bus Skew:            1.048ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.839    -1.735    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X218Y100       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y100       FDRE (Prop_fdre_C_Q)         0.204    -1.531 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.366    -1.165    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X218Y101       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y8   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[8][rxoutclk]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X218Y101       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty           -0.290     1.846    
    SLICE_X218Y101       FDRE (Setup_fdre_C_D)       -0.093     1.753    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.165    
                         clock arrival                          1.753    
  -------------------------------------------------------------------
                         relative delay                        -2.918    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.696    -1.162    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X218Y104       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y104       FDRE (Prop_fdre_C_Q)         0.178    -0.984 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.247    -0.737    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X220Y102       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y8   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[8][rxoutclk]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X220Y102       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.290     2.648    
    SLICE_X220Y102       FDRE (Hold_fdre_C_D)         0.152     2.800    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -0.737    
                         clock arrival                          2.800    
  -------------------------------------------------------------------
                         relative delay                        -3.537    



Id: 36
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.035      7.195


Slack (MET) :             7.195ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.980ns
  Reference Relative Delay:  -3.588ns
  Relative CRPR:             -0.427ns
  Actual Bus Skew:            1.035ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.830    -1.744    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X216Y116       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y116       FDRE (Prop_fdre_C_Q)         0.236    -1.508 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.280    -1.228    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X215Y114       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y9   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[9][rxoutclk]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.807     2.131    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X215Y114       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.131    
                         clock uncertainty           -0.290     1.841    
    SLICE_X215Y114       FDRE (Setup_fdre_C_D)       -0.089     1.752    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.228    
                         clock arrival                          1.752    
  -------------------------------------------------------------------
                         relative delay                        -2.980    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.690    -1.168    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X214Y115       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y115       FDRE (Prop_fdre_C_Q)         0.178    -0.990 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.161    -0.829    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X214Y114       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y9   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[9][rxoutclk]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.858     2.351    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X214Y114       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.351    
                         clock uncertainty            0.290     2.641    
    SLICE_X214Y114       FDRE (Hold_fdre_C_D)         0.118     2.759    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.829    
                         clock arrival                          2.759    
  -------------------------------------------------------------------
                         relative delay                        -3.588    



Id: 37
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.939      7.291


Slack (MET) :             7.291ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.085ns
  Reference Relative Delay:   3.547ns
  Relative CRPR:             -0.400ns
  Actual Bus Skew:            0.939ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y0   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[0][rxoutclk]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O
                         net (fo=74, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X215Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y5         FDRE (Prop_fdre_C_Q)         0.223     2.581 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.412     2.993    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X212Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.035    -0.823    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X212Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -0.823    
                         clock uncertainty           -0.290    -1.113    
    SLICE_X212Y5         FDRE (Setup_fdre_C_D)        0.021    -1.092    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.993    
                         clock arrival                         -1.092    
  -------------------------------------------------------------------
                         relative delay                         4.085    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y0   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[0][rxoutclk]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O
                         net (fo=74, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X215Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y5         FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.249     2.563    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X214Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.183    -1.391    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y5         FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.391    
                         clock uncertainty            0.290    -1.102    
    SLICE_X214Y5         FDRE (Hold_fdre_C_D)         0.118    -0.984    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.563    
                         clock arrival                         -0.984    
  -------------------------------------------------------------------
                         relative delay                         3.547    



Id: 38
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.980      7.250


Slack (MET) :             7.250ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.488ns
  Reference Relative Delay:   3.863ns
  Relative CRPR:             -0.355ns
  Actual Bus Skew:            0.980ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y10  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[10][rxoutclk]
    BUFHCE_X1Y35         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.857     2.350    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y134       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y134       FDRE (Prop_fdre_C_Q)         0.236     2.586 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     2.968    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X216Y133       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.689    -1.169    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y133       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.169    
                         clock uncertainty           -0.290    -1.459    
    SLICE_X216Y133       FDRE (Setup_fdre_C_D)       -0.061    -1.520    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.968    
                         clock arrival                         -1.520    
  -------------------------------------------------------------------
                         relative delay                         4.488    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y10  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[10][rxoutclk]
    BUFHCE_X1Y35         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.806     2.130    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y134       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y134       FDRE (Prop_fdre_C_Q)         0.206     2.336 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.225     2.561    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X216Y133       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.830    -1.744    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y133       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.744    
                         clock uncertainty            0.290    -1.455    
    SLICE_X216Y133       FDRE (Hold_fdre_C_D)         0.153    -1.302    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.561    
                         clock arrival                         -1.302    
  -------------------------------------------------------------------
                         relative delay                         3.863    



Id: 39
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.010      7.220


Slack (MET) :             7.220ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.439ns
  Reference Relative Delay:   3.886ns
  Relative CRPR:             -0.457ns
  Actual Bus Skew:            1.010ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y11  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[11][rxoutclk]
    BUFHCE_X1Y34         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y144       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y144       FDRE (Prop_fdre_C_Q)         0.259     2.617 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.360     2.977    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X217Y144       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.696    -1.162    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y144       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.162    
                         clock uncertainty           -0.290    -1.452    
    SLICE_X217Y144       FDRE (Setup_fdre_C_D)       -0.010    -1.462    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.977    
                         clock arrival                         -1.462    
  -------------------------------------------------------------------
                         relative delay                         4.439    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y11  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[11][rxoutclk]
    BUFHCE_X1Y34         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X215Y144       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y144       FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.242     2.556    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X215Y143       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.838    -1.736    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y143       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.736    
                         clock uncertainty            0.290    -1.447    
    SLICE_X215Y143       FDRE (Hold_fdre_C_D)         0.117    -1.330    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.556    
                         clock arrival                         -1.330    
  -------------------------------------------------------------------
                         relative delay                         3.886    



Id: 40
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.967      7.263


Slack (MET) :             7.263ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.591ns
  Reference Relative Delay:   4.030ns
  Relative CRPR:             -0.406ns
  Actual Bus Skew:            0.967ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[12][rxoutclk]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y155       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y155       FDRE (Prop_fdre_C_Q)         0.223     2.581 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.378     2.959    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X215Y157       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.525    -1.333    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y157       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.333    
                         clock uncertainty           -0.290    -1.623    
    SLICE_X215Y157       FDRE (Setup_fdre_C_D)       -0.009    -1.632    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.959    
                         clock arrival                         -1.632    
  -------------------------------------------------------------------
                         relative delay                         4.591    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[12][rxoutclk]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y155       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y155       FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.235     2.549    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X216Y155       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.667    -1.907    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y155       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.907    
                         clock uncertainty            0.290    -1.618    
    SLICE_X216Y155       FDRE (Hold_fdre_C_D)         0.136    -1.482    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.549    
                         clock arrival                         -1.482    
  -------------------------------------------------------------------
                         relative delay                         4.030    



Id: 41
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.893      7.337


Slack (MET) :             7.337ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.563ns
  Reference Relative Delay:   4.049ns
  Relative CRPR:             -0.379ns
  Actual Bus Skew:            0.893ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[13][rxoutclk]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.853     2.346    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y169       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y169       FDRE (Prop_fdre_C_Q)         0.204     2.550 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.292     2.842    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X215Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.517    -1.341    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.341    
                         clock uncertainty           -0.290    -1.631    
    SLICE_X215Y168       FDRE (Setup_fdre_C_D)       -0.090    -1.721    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.842    
                         clock arrival                         -1.721    
  -------------------------------------------------------------------
                         relative delay                         4.563    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[13][rxoutclk]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y169       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y169       FDRE (Prop_fdre_C_Q)         0.178     2.305 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.234     2.539    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X214Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.656    -1.918    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y168       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.918    
                         clock uncertainty            0.290    -1.629    
    SLICE_X214Y168       FDRE (Hold_fdre_C_D)         0.118    -1.511    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.539    
                         clock arrival                         -1.511    
  -------------------------------------------------------------------
                         relative delay                         4.049    



Id: 42
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.969      7.261


Slack (MET) :             7.261ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.631ns
  Reference Relative Delay:   4.071ns
  Relative CRPR:             -0.409ns
  Actual Bus Skew:            0.969ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[14][rxoutclk]
    BUFHCE_X1Y47         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.853     2.346    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y180       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y180       FDRE (Prop_fdre_C_Q)         0.204     2.550 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.357     2.907    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X219Y181       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.517    -1.341    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X219Y181       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.341    
                         clock uncertainty           -0.290    -1.631    
    SLICE_X219Y181       FDRE (Setup_fdre_C_D)       -0.093    -1.724    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.907    
                         clock arrival                         -1.724    
  -------------------------------------------------------------------
                         relative delay                         4.631    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[14][rxoutclk]
    BUFHCE_X1Y47         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y180       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y180       FDRE (Prop_fdre_C_Q)         0.178     2.305 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.254     2.559    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X215Y180       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.655    -1.919    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y180       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.919    
                         clock uncertainty            0.290    -1.630    
    SLICE_X215Y180       FDRE (Hold_fdre_C_D)         0.118    -1.512    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.559    
                         clock arrival                         -1.512    
  -------------------------------------------------------------------
                         relative delay                         4.071    



Id: 43
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.098      7.132


Slack (MET) :             7.132ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.687ns
  Reference Relative Delay:   4.020ns
  Relative CRPR:             -0.431ns
  Actual Bus Skew:            1.098ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[15][rxoutclk]
    BUFHCE_X1Y46         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y194       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y194       FDRE (Prop_fdre_C_Q)         0.259     2.617 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.440     3.057    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X218Y192       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.525    -1.333    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y192       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.333    
                         clock uncertainty           -0.290    -1.623    
    SLICE_X218Y192       FDRE (Setup_fdre_C_D)       -0.007    -1.630    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.057    
                         clock arrival                         -1.630    
  -------------------------------------------------------------------
                         relative delay                         4.687    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[15][rxoutclk]
    BUFHCE_X1Y46         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.811     2.135    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y193       FDRE (Prop_fdre_C_Q)         0.178     2.313 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.241     2.554    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X220Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.666    -1.908    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X220Y193       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.908    
                         clock uncertainty            0.290    -1.619    
    SLICE_X220Y193       FDRE (Hold_fdre_C_D)         0.153    -1.466    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.554    
                         clock arrival                         -1.466    
  -------------------------------------------------------------------
                         relative delay                         4.020    



Id: 44
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.956      7.274


Slack (MET) :             7.274ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.742ns
  Reference Relative Delay:   4.219ns
  Relative CRPR:             -0.433ns
  Actual Bus Skew:            0.956ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[16][rxoutclk]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y203       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y203       FDRE (Prop_fdre_C_Q)         0.223     2.581 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.361     2.942    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X221Y201       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.357    -1.501    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X221Y201       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.501    
                         clock uncertainty           -0.290    -1.791    
    SLICE_X221Y201       FDRE (Setup_fdre_C_D)       -0.009    -1.800    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.942    
                         clock arrival                         -1.800    
  -------------------------------------------------------------------
                         relative delay                         4.742    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[16][rxoutclk]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y202       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y202       FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.234     2.548    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X218Y201       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.495    -2.079    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y201       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.079    
                         clock uncertainty            0.290    -1.790    
    SLICE_X218Y201       FDRE (Hold_fdre_C_D)         0.118    -1.672    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.548    
                         clock arrival                         -1.672    
  -------------------------------------------------------------------
                         relative delay                         4.219    



Id: 45
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.902      7.328


Slack (MET) :             7.328ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.822ns
  Reference Relative Delay:   4.281ns
  Relative CRPR:             -0.360ns
  Actual Bus Skew:            0.902ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y17  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[17][rxoutclk]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.856     2.349    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y216       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y216       FDRE (Prop_fdre_C_Q)         0.204     2.553 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.411     2.964    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X210Y216       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.348    -1.510    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X210Y216       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.510    
                         clock uncertainty           -0.290    -1.800    
    SLICE_X210Y216       FDRE (Setup_fdre_C_D)       -0.058    -1.858    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.964    
                         clock arrival                         -1.858    
  -------------------------------------------------------------------
                         relative delay                         4.822    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y17  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[17][rxoutclk]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.805     2.129    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y216       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y216       FDRE (Prop_fdre_C_Q)         0.178     2.307 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.325     2.632    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X210Y216       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.484    -2.090    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X210Y216       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.090    
                         clock uncertainty            0.290    -1.801    
    SLICE_X210Y216       FDRE (Hold_fdre_C_D)         0.152    -1.649    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.632    
                         clock arrival                         -1.649    
  -------------------------------------------------------------------
                         relative delay                         4.281    



Id: 46
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.953      7.277


Slack (MET) :             7.277ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.727ns
  Reference Relative Delay:   4.185ns
  Relative CRPR:             -0.410ns
  Actual Bus Skew:            0.953ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y18  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[18][rxoutclk]
    BUFHCE_X1Y59         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.857     2.350    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y234       FDRE (Prop_fdre_C_Q)         0.204     2.554 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.281     2.835    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X214Y232       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.348    -1.510    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y232       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.510    
                         clock uncertainty           -0.290    -1.800    
    SLICE_X214Y232       FDRE (Setup_fdre_C_D)       -0.092    -1.892    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.835    
                         clock arrival                         -1.892    
  -------------------------------------------------------------------
                         relative delay                         4.727    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y18  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[18][rxoutclk]
    BUFHCE_X1Y59         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.806     2.130    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y234       FDRE (Prop_fdre_C_Q)         0.178     2.308 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.233     2.541    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X216Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.487    -2.087    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y234       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.087    
                         clock uncertainty            0.290    -1.798    
    SLICE_X216Y234       FDRE (Hold_fdre_C_D)         0.153    -1.645    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.541    
                         clock arrival                         -1.645    
  -------------------------------------------------------------------
                         relative delay                         4.185    



Id: 47
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.007      7.223


Slack (MET) :             7.223ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.752ns
  Reference Relative Delay:   4.206ns
  Relative CRPR:             -0.461ns
  Actual Bus Skew:            1.007ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y19  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[19][rxoutclk]
    BUFHCE_X1Y58         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.864     2.357    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y243       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y243       FDRE (Prop_fdre_C_Q)         0.204     2.561 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.307     2.868    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X218Y244       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.356    -1.502    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y244       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.502    
                         clock uncertainty           -0.290    -1.792    
    SLICE_X218Y244       FDRE (Setup_fdre_C_D)       -0.092    -1.884    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.868    
                         clock arrival                         -1.884    
  -------------------------------------------------------------------
                         relative delay                         4.752    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y19  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[19][rxoutclk]
    BUFHCE_X1Y58         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.813     2.137    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X220Y245       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y245       FDRE (Prop_fdre_C_Q)         0.206     2.343 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.226     2.569    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X220Y246       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.495    -2.079    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X220Y246       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.079    
                         clock uncertainty            0.290    -1.790    
    SLICE_X220Y246       FDRE (Hold_fdre_C_D)         0.152    -1.638    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.569    
                         clock arrival                         -1.638    
  -------------------------------------------------------------------
                         relative delay                         4.206    



Id: 48
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.978      7.252


Slack (MET) :             7.252ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.050ns
  Reference Relative Delay:   3.497ns
  Relative CRPR:             -0.425ns
  Actual Bus Skew:            0.978ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y1   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[1][rxoutclk]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O
                         net (fo=74, routed)          0.860     2.353    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y13        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y13        FDRE (Prop_fdre_C_Q)         0.204     2.557 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     2.843    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X218Y13        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.032    -0.826    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y13        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -0.826    
                         clock uncertainty           -0.290    -1.116    
    SLICE_X218Y13        FDRE (Setup_fdre_C_D)       -0.091    -1.207    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.843    
                         clock arrival                         -1.207    
  -------------------------------------------------------------------
                         relative delay                         4.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y1   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[1][rxoutclk]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O
                         net (fo=74, routed)          0.806     2.130    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X219Y15        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y15        FDRE (Prop_fdre_C_Q)         0.178     2.308 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.231     2.539    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X220Y15        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.175    -1.399    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X220Y15        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.399    
                         clock uncertainty            0.290    -1.110    
    SLICE_X220Y15        FDRE (Hold_fdre_C_D)         0.152    -0.958    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.539    
                         clock arrival                         -0.958    
  -------------------------------------------------------------------
                         relative delay                         3.497    



Id: 49
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.953      7.277


Slack (MET) :             7.277ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.771ns
  Reference Relative Delay:   4.192ns
  Relative CRPR:             -0.374ns
  Actual Bus Skew:            0.953ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[20][rxoutclk]
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.864     2.357    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X219Y256       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y256       FDRE (Prop_fdre_C_Q)         0.204     2.561 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.310     2.871    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X221Y257       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.340    -1.518    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X221Y257       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.518    
                         clock uncertainty           -0.290    -1.808    
    SLICE_X221Y257       FDRE (Setup_fdre_C_D)       -0.092    -1.900    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.871    
                         clock arrival                         -1.900    
  -------------------------------------------------------------------
                         relative delay                         4.771    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[20][rxoutclk]
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.811     2.135    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X219Y256       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y256       FDRE (Prop_fdre_C_Q)         0.178     2.313 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.231     2.544    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X220Y256       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.485    -2.089    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X220Y256       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.089    
                         clock uncertainty            0.290    -1.800    
    SLICE_X220Y256       FDRE (Hold_fdre_C_D)         0.152    -1.648    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.544    
                         clock arrival                         -1.648    
  -------------------------------------------------------------------
                         relative delay                         4.192    



Id: 50
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.966      7.264


Slack (MET) :             7.264ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.797ns
  Reference Relative Delay:   4.234ns
  Relative CRPR:             -0.403ns
  Actual Bus Skew:            0.966ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[21][rxoutclk]
    BUFHCE_X1Y61         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.854     2.347    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y268       FDRE (Prop_fdre_C_Q)         0.204     2.551 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     2.919    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X216Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.331    -1.527    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.527    
                         clock uncertainty           -0.290    -1.817    
    SLICE_X216Y268       FDRE (Setup_fdre_C_D)       -0.061    -1.878    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.919    
                         clock arrival                         -1.878    
  -------------------------------------------------------------------
                         relative delay                         4.797    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[21][rxoutclk]
    BUFHCE_X1Y61         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y268       FDRE (Prop_fdre_C_Q)         0.178     2.305 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.237     2.542    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X214Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.475    -2.099    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y268       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.099    
                         clock uncertainty            0.290    -1.810    
    SLICE_X214Y268       FDRE (Hold_fdre_C_D)         0.118    -1.692    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.542    
                         clock arrival                         -1.692    
  -------------------------------------------------------------------
                         relative delay                         4.234    



Id: 51
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.964      7.266


Slack (MET) :             7.266ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.793ns
  Reference Relative Delay:   4.227ns
  Relative CRPR:             -0.398ns
  Actual Bus Skew:            0.964ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[22][rxoutclk]
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.854     2.347    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y281       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y281       FDRE (Prop_fdre_C_Q)         0.259     2.606 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.362     2.968    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X217Y283       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.333    -1.525    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y283       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.525    
                         clock uncertainty           -0.290    -1.815    
    SLICE_X217Y283       FDRE (Setup_fdre_C_D)       -0.010    -1.825    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.968    
                         clock arrival                         -1.825    
  -------------------------------------------------------------------
                         relative delay                         4.793    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[22][rxoutclk]
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.804     2.128    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y282       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y282       FDRE (Prop_fdre_C_Q)         0.178     2.306 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.233     2.539    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X217Y284       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.478    -2.096    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y284       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.096    
                         clock uncertainty            0.290    -1.807    
    SLICE_X217Y284       FDRE (Hold_fdre_C_D)         0.118    -1.689    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.539    
                         clock arrival                         -1.689    
  -------------------------------------------------------------------
                         relative delay                         4.227    



Id: 52
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.122      7.108


Slack (MET) :             7.108ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.857ns
  Reference Relative Delay:   4.161ns
  Relative CRPR:             -0.426ns
  Actual Bus Skew:            1.122ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[23][rxoutclk]
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y295       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y295       FDRE (Prop_fdre_C_Q)         0.204     2.562 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.397     2.959    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X218Y298       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.340    -1.518    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y298       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.518    
                         clock uncertainty           -0.290    -1.808    
    SLICE_X218Y298       FDRE (Setup_fdre_C_D)       -0.090    -1.898    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.959    
                         clock arrival                         -1.898    
  -------------------------------------------------------------------
                         relative delay                         4.857    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[23][rxoutclk]
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y295       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y295       FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.167     2.481    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X217Y296       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.486    -2.088    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y296       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.088    
                         clock uncertainty            0.290    -1.799    
    SLICE_X217Y296       FDRE (Hold_fdre_C_D)         0.118    -1.681    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.481    
                         clock arrival                         -1.681    
  -------------------------------------------------------------------
                         relative delay                         4.161    



Id: 53
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.856      7.374


Slack (MET) :             7.374ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.641ns
  Reference Relative Delay:   4.103ns
  Relative CRPR:             -0.318ns
  Actual Bus Skew:            0.856ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y24  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[24][rxoutclk]
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.863     2.356    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y308       FDRE (Prop_fdre_C_Q)         0.204     2.560 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     2.861    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X215Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.468    -1.390    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.390    
                         clock uncertainty           -0.290    -1.680    
    SLICE_X215Y308       FDRE (Setup_fdre_C_D)       -0.100    -1.780    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.861    
                         clock arrival                         -1.780    
  -------------------------------------------------------------------
                         relative delay                         4.641    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y24  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[24][rxoutclk]
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.810     2.134    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y308       FDRE (Prop_fdre_C_Q)         0.178     2.312 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.269     2.581    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X215Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.644    -1.930    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y308       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.930    
                         clock uncertainty            0.290    -1.641    
    SLICE_X215Y308       FDRE (Hold_fdre_C_D)         0.118    -1.523    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.581    
                         clock arrival                         -1.523    
  -------------------------------------------------------------------
                         relative delay                         4.103    



Id: 54
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.912      7.318


Slack (MET) :             7.318ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.634ns
  Reference Relative Delay:   4.068ns
  Relative CRPR:             -0.345ns
  Actual Bus Skew:            0.912ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y25  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[25][rxoutclk]
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.850     2.343    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y321       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y321       FDRE (Prop_fdre_C_Q)         0.236     2.579 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.273     2.852    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X218Y321       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.458    -1.400    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y321       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.400    
                         clock uncertainty           -0.290    -1.690    
    SLICE_X218Y321       FDRE (Setup_fdre_C_D)       -0.092    -1.782    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.852    
                         clock arrival                         -1.782    
  -------------------------------------------------------------------
                         relative delay                         4.634    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y25  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[25][rxoutclk]
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.800     2.124    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y321       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y321       FDRE (Prop_fdre_C_Q)         0.178     2.302 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.229     2.531    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X218Y321       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.631    -1.943    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y321       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.943    
                         clock uncertainty            0.290    -1.654    
    SLICE_X218Y321       FDRE (Hold_fdre_C_D)         0.117    -1.537    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.531    
                         clock arrival                         -1.537    
  -------------------------------------------------------------------
                         relative delay                         4.068    



Id: 55
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.957      7.273


Slack (MET) :             7.273ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.674ns
  Reference Relative Delay:   4.086ns
  Relative CRPR:             -0.368ns
  Actual Bus Skew:            0.957ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y26  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[26][rxoutclk]
    BUFHCE_X1Y83         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.854     2.347    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y331       FDRE (Prop_fdre_C_Q)         0.259     2.606 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.372     2.978    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X217Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.461    -1.397    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y331       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.397    
                         clock uncertainty           -0.290    -1.687    
    SLICE_X217Y331       FDRE (Setup_fdre_C_D)       -0.009    -1.696    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.978    
                         clock arrival                         -1.696    
  -------------------------------------------------------------------
                         relative delay                         4.674    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y26  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[26][rxoutclk]
    BUFHCE_X1Y83         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.802     2.126    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X219Y329       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y329       FDRE (Prop_fdre_C_Q)         0.178     2.304 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.248     2.552    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X218Y329       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.633    -1.941    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y329       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.941    
                         clock uncertainty            0.290    -1.652    
    SLICE_X218Y329       FDRE (Hold_fdre_C_D)         0.118    -1.534    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.552    
                         clock arrival                         -1.534    
  -------------------------------------------------------------------
                         relative delay                         4.086    



Id: 56
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.893      7.337


Slack (MET) :             7.337ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.631ns
  Reference Relative Delay:   4.056ns
  Relative CRPR:             -0.318ns
  Actual Bus Skew:            0.893ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y27  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[27][rxoutclk]
    BUFHCE_X1Y82         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y345       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y345       FDRE (Prop_fdre_C_Q)         0.236     2.594 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.300     2.894    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X216Y343       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.469    -1.389    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y343       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.389    
                         clock uncertainty           -0.290    -1.679    
    SLICE_X216Y343       FDRE (Setup_fdre_C_D)       -0.058    -1.737    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.894    
                         clock arrival                         -1.737    
  -------------------------------------------------------------------
                         relative delay                         4.631    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y27  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[27][rxoutclk]
    BUFHCE_X1Y82         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y345       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y345       FDRE (Prop_fdre_C_Q)         0.206     2.342 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.227     2.569    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X216Y343       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.645    -1.929    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y343       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.929    
                         clock uncertainty            0.290    -1.640    
    SLICE_X216Y343       FDRE (Hold_fdre_C_D)         0.152    -1.488    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.569    
                         clock arrival                         -1.488    
  -------------------------------------------------------------------
                         relative delay                         4.056    



Id: 57
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.938      7.292


Slack (MET) :             7.292ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.480ns
  Reference Relative Delay:   3.884ns
  Relative CRPR:             -0.341ns
  Actual Bus Skew:            0.938ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y28  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[28][rxoutclk]
    BUFHCE_X1Y84         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.864     2.357    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y356       FDRE (Prop_fdre_C_Q)         0.259     2.616 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.305     2.921    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X214Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.599    -1.259    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.259    
                         clock uncertainty           -0.290    -1.549    
    SLICE_X214Y356       FDRE (Setup_fdre_C_D)       -0.010    -1.559    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.921    
                         clock arrival                         -1.559    
  -------------------------------------------------------------------
                         relative delay                         4.480    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y28  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[28][rxoutclk]
    BUFHCE_X1Y84         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X215Y355       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y355       FDRE (Prop_fdre_C_Q)         0.162     2.298 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.158     2.456    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X214Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.805    -1.769    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y356       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.769    
                         clock uncertainty            0.290    -1.480    
    SLICE_X214Y356       FDRE (Hold_fdre_C_D)         0.052    -1.428    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.456    
                         clock arrival                         -1.428    
  -------------------------------------------------------------------
                         relative delay                         3.884    



Id: 58
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.992      7.238


Slack (MET) :             7.238ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.497ns
  Reference Relative Delay:   3.899ns
  Relative CRPR:             -0.394ns
  Actual Bus Skew:            0.992ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y29  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[29][rxoutclk]
    BUFHCE_X1Y85         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.857     2.350    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y365       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y365       FDRE (Prop_fdre_C_Q)         0.259     2.609 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.357     2.966    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X216Y363       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.596    -1.262    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y363       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.262    
                         clock uncertainty           -0.290    -1.552    
    SLICE_X216Y363       FDRE (Setup_fdre_C_D)        0.021    -1.531    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.966    
                         clock arrival                         -1.531    
  -------------------------------------------------------------------
                         relative delay                         4.497    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y29  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[29][rxoutclk]
    BUFHCE_X1Y85         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.806     2.130    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X215Y365       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y365       FDRE (Prop_fdre_C_Q)         0.178     2.308 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.226     2.534    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X214Y363       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.801    -1.773    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y363       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.773    
                         clock uncertainty            0.290    -1.484    
    SLICE_X214Y363       FDRE (Hold_fdre_C_D)         0.118    -1.366    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.534    
                         clock arrival                         -1.366    
  -------------------------------------------------------------------
                         relative delay                         3.899    



Id: 59
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.996      7.234


Slack (MET) :             7.234ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.062ns
  Reference Relative Delay:   3.490ns
  Relative CRPR:             -0.423ns
  Actual Bus Skew:            0.996ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y2   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[2][rxoutclk]
    BUFHCE_X1Y11         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.858     2.351    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y35        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y35        FDRE (Prop_fdre_C_Q)         0.204     2.555 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     2.842    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X214Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.030    -0.828    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty           -0.290    -1.118    
    SLICE_X214Y34        FDRE (Setup_fdre_C_D)       -0.102    -1.220    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.842    
                         clock arrival                         -1.220    
  -------------------------------------------------------------------
                         relative delay                         4.062    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y2   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[2][rxoutclk]
    BUFHCE_X1Y11         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.806     2.130    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y34        FDRE (Prop_fdre_C_Q)         0.206     2.336 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.162     2.498    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X215Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.175    -1.399    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y34        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.399    
                         clock uncertainty            0.290    -1.110    
    SLICE_X215Y34        FDRE (Hold_fdre_C_D)         0.118    -0.992    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.498    
                         clock arrival                         -0.992    
  -------------------------------------------------------------------
                         relative delay                         3.490    



Id: 60
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.961      7.269


Slack (MET) :             7.269ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.533ns
  Reference Relative Delay:   3.910ns
  Relative CRPR:             -0.338ns
  Actual Bus Skew:            0.961ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y30  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[30][rxoutclk]
    BUFHCE_X1Y95         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.852     2.345    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y379       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y379       FDRE (Prop_fdre_C_Q)         0.259     2.604 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.362     2.966    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X217Y379       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.590    -1.268    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y379       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.268    
                         clock uncertainty           -0.290    -1.558    
    SLICE_X217Y379       FDRE (Setup_fdre_C_D)       -0.009    -1.567    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.966    
                         clock arrival                         -1.567    
  -------------------------------------------------------------------
                         relative delay                         4.533    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y30  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[30][rxoutclk]
    BUFHCE_X1Y95         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.803     2.127    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y380       FDRE (Prop_fdre_C_Q)         0.178     2.305 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.233     2.538    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X217Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.794    -1.780    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y380       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.780    
                         clock uncertainty            0.290    -1.491    
    SLICE_X217Y380       FDRE (Hold_fdre_C_D)         0.118    -1.373    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.538    
                         clock arrival                         -1.373    
  -------------------------------------------------------------------
                         relative delay                         3.910    



Id: 61
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.048      7.182


Slack (MET) :             7.182ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.633ns
  Reference Relative Delay:   3.923ns
  Relative CRPR:             -0.338ns
  Actual Bus Skew:            1.048ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y31  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[31][rxoutclk]
    BUFHCE_X1Y94         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y395       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y395       FDRE (Prop_fdre_C_Q)         0.204     2.562 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.430     2.992    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X214Y397       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.600    -1.258    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y397       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.258    
                         clock uncertainty           -0.290    -1.548    
    SLICE_X214Y397       FDRE (Setup_fdre_C_D)       -0.093    -1.641    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.992    
                         clock arrival                         -1.641    
  -------------------------------------------------------------------
                         relative delay                         4.633    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y31  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[31][rxoutclk]
    BUFHCE_X1Y94         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X215Y394       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y394       FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.248     2.562    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X214Y394       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.806    -1.768    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y394       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.768    
                         clock uncertainty            0.290    -1.479    
    SLICE_X214Y394       FDRE (Hold_fdre_C_D)         0.117    -1.362    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.562    
                         clock arrival                         -1.362    
  -------------------------------------------------------------------
                         relative delay                         3.923    



Id: 62
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.262      6.968


Slack (MET) :             6.968ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.668ns
  Reference Relative Delay:   3.743ns
  Relative CRPR:             -0.336ns
  Actual Bus Skew:            1.262ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[32][rxoutclk]
    BUFHCE_X1Y96         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.863     2.356    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X210Y403       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y403       FDRE (Prop_fdre_C_Q)         0.236     2.592 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.558     3.150    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X194Y403       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.720    -1.138    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X194Y403       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.138    
                         clock uncertainty           -0.290    -1.428    
    SLICE_X194Y403       FDRE (Setup_fdre_C_D)       -0.090    -1.518    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.150    
                         clock arrival                         -1.518    
  -------------------------------------------------------------------
                         relative delay                         4.668    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[32][rxoutclk]
    BUFHCE_X1Y96         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.802     2.126    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X194Y402       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y402       FDRE (Prop_fdre_C_Q)         0.178     2.304 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.228     2.532    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X194Y400       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.956    -1.618    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X194Y400       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.618    
                         clock uncertainty            0.290    -1.329    
    SLICE_X194Y400       FDRE (Hold_fdre_C_D)         0.118    -1.211    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.532    
                         clock arrival                         -1.211    
  -------------------------------------------------------------------
                         relative delay                         3.743    



Id: 63
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.334      6.896


Slack (MET) :             6.896ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.765ns
  Reference Relative Delay:   3.767ns
  Relative CRPR:             -0.336ns
  Actual Bus Skew:            1.334ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[33][rxoutclk]
    BUFHCE_X1Y97         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.855     2.348    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X210Y415       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y415       FDRE (Prop_fdre_C_Q)         0.259     2.607 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.719     3.326    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X195Y412       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.716    -1.142    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X195Y412       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.142    
                         clock uncertainty           -0.290    -1.432    
    SLICE_X195Y412       FDRE (Setup_fdre_C_D)       -0.007    -1.439    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.326    
                         clock arrival                         -1.439    
  -------------------------------------------------------------------
                         relative delay                         4.765    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[33][rxoutclk]
    BUFHCE_X1Y97         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.799     2.123    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X194Y410       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y410       FDRE (Prop_fdre_C_Q)         0.178     2.301 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.253     2.554    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X194Y409       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.954    -1.620    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X194Y409       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.620    
                         clock uncertainty            0.290    -1.331    
    SLICE_X194Y409       FDRE (Hold_fdre_C_D)         0.118    -1.213    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.554    
                         clock arrival                         -1.213    
  -------------------------------------------------------------------
                         relative delay                         3.767    



Id: 64
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.936      7.294


Slack (MET) :             7.294ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.412ns
  Reference Relative Delay:   3.812ns
  Relative CRPR:             -0.336ns
  Actual Bus Skew:            0.936ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[34][rxoutclk]
    BUFHCE_X1Y107        BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.851     2.344    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X206Y431       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y431       FDRE (Prop_fdre_C_Q)         0.236     2.580 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.309     2.889    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X205Y431       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.714    -1.144    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X205Y431       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.144    
                         clock uncertainty           -0.290    -1.434    
    SLICE_X205Y431       FDRE (Setup_fdre_C_D)       -0.089    -1.523    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.889    
                         clock arrival                         -1.523    
  -------------------------------------------------------------------
                         relative delay                         4.412    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[34][rxoutclk]
    BUFHCE_X1Y107        BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.796     2.120    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X205Y430       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y430       FDRE (Prop_fdre_C_Q)         0.178     2.298 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.305     2.603    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X204Y430       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.947    -1.627    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X204Y430       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.627    
                         clock uncertainty            0.290    -1.338    
    SLICE_X204Y430       FDRE (Hold_fdre_C_D)         0.128    -1.210    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.603    
                         clock arrival                         -1.210    
  -------------------------------------------------------------------
                         relative delay                         3.812    



Id: 65
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.866      7.364


Slack (MET) :             7.364ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.339ns
  Reference Relative Delay:   3.762ns
  Relative CRPR:             -0.288ns
  Actual Bus Skew:            0.866ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[35][rxoutclk]
    BUFHCE_X1Y106        BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.850     2.343    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X211Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y420       FDRE (Prop_fdre_C_Q)         0.204     2.547 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     2.817    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X209Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.718    -1.140    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X209Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.140    
                         clock uncertainty           -0.290    -1.430    
    SLICE_X209Y420       FDRE (Setup_fdre_C_D)       -0.092    -1.522    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.817    
                         clock arrival                         -1.522    
  -------------------------------------------------------------------
                         relative delay                         4.339    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[35][rxoutclk]
    BUFHCE_X1Y106        BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.801     2.125    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X211Y420       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y420       FDRE (Prop_fdre_C_Q)         0.178     2.303 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.240     2.543    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X209Y421       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.948    -1.626    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X209Y421       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.626    
                         clock uncertainty            0.290    -1.337    
    SLICE_X209Y421       FDRE (Hold_fdre_C_D)         0.118    -1.219    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.543    
                         clock arrival                         -1.219    
  -------------------------------------------------------------------
                         relative delay                         3.762    



Id: 66
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.999      7.231


Slack (MET) :             7.231ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.122ns
  Reference Relative Delay:   3.495ns
  Relative CRPR:             -0.372ns
  Actual Bus Skew:            0.999ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y3   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[3][rxoutclk]
    BUFHCE_X1Y10         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y45        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y45        FDRE (Prop_fdre_C_Q)         0.204     2.562 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.357     2.919    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X217Y42        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.035    -0.823    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y42        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -0.823    
                         clock uncertainty           -0.290    -1.113    
    SLICE_X217Y42        FDRE (Setup_fdre_C_D)       -0.090    -1.203    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.919    
                         clock arrival                         -1.203    
  -------------------------------------------------------------------
                         relative delay                         4.122    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y3   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[3][rxoutclk]
    BUFHCE_X1Y10         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y45        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y45        FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.232     2.546    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X216Y43        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.182    -1.392    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y43        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.392    
                         clock uncertainty            0.290    -1.103    
    SLICE_X216Y43        FDRE (Hold_fdre_C_D)         0.153    -0.950    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.546    
                         clock arrival                         -0.950    
  -------------------------------------------------------------------
                         relative delay                         3.495    



Id: 67
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.866      7.364


Slack (MET) :             7.364ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.258ns
  Reference Relative Delay:   3.741ns
  Relative CRPR:             -0.349ns
  Actual Bus Skew:            0.866ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y4   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[4][rxoutclk]
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y55        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y55        FDRE (Prop_fdre_C_Q)         0.236     2.594 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.290     2.884    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X217Y55        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.866    -0.992    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y55        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -0.992    
                         clock uncertainty           -0.290    -1.282    
    SLICE_X217Y55        FDRE (Setup_fdre_C_D)       -0.092    -1.374    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.884    
                         clock arrival                         -1.374    
  -------------------------------------------------------------------
                         relative delay                         4.258    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y4   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[4][rxoutclk]
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y55        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y55        FDRE (Prop_fdre_C_Q)         0.206     2.342 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.242     2.584    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X217Y55        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.011    -1.563    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y55        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.563    
                         clock uncertainty            0.290    -1.274    
    SLICE_X217Y55        FDRE (Hold_fdre_C_D)         0.117    -1.157    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.584    
                         clock arrival                         -1.157    
  -------------------------------------------------------------------
                         relative delay                         3.741    



Id: 68
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.882      7.348


Slack (MET) :             7.348ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.221ns
  Reference Relative Delay:   3.694ns
  Relative CRPR:             -0.355ns
  Actual Bus Skew:            0.882ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y5   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[5][rxoutclk]
    BUFHCE_X1Y13         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.852     2.345    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y70        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y70        FDRE (Prop_fdre_C_Q)         0.204     2.549 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.288     2.837    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X217Y71        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.854    -1.004    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y71        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.004    
                         clock uncertainty           -0.290    -1.294    
    SLICE_X217Y71        FDRE (Setup_fdre_C_D)       -0.090    -1.384    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.837    
                         clock arrival                         -1.384    
  -------------------------------------------------------------------
                         relative delay                         4.221    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y5   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[5][rxoutclk]
    BUFHCE_X1Y13         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.802     2.126    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y70        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y70        FDRE (Prop_fdre_C_Q)         0.178     2.304 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.220     2.524    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X217Y71        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.996    -1.578    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y71        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.578    
                         clock uncertainty            0.290    -1.289    
    SLICE_X217Y71        FDRE (Hold_fdre_C_D)         0.118    -1.171    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.524    
                         clock arrival                         -1.171    
  -------------------------------------------------------------------
                         relative delay                         3.694    



Id: 69
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.006      7.224


Slack (MET) :             7.224ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.337ns
  Reference Relative Delay:   3.735ns
  Relative CRPR:             -0.404ns
  Actual Bus Skew:            1.006ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y6   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[6][rxoutclk]
    BUFHCE_X1Y23         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.855     2.348    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y82        FDRE (Prop_fdre_C_Q)         0.236     2.584 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.373     2.957    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X217Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.858    -1.000    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.000    
                         clock uncertainty           -0.290    -1.290    
    SLICE_X217Y82        FDRE (Setup_fdre_C_D)       -0.090    -1.380    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.957    
                         clock arrival                         -1.380    
  -------------------------------------------------------------------
                         relative delay                         4.337    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y6   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[6][rxoutclk]
    BUFHCE_X1Y23         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.804     2.128    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X216Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y82        FDRE (Prop_fdre_C_Q)         0.206     2.334 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.236     2.570    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X215Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.001    -1.573    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y82        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.573    
                         clock uncertainty            0.290    -1.284    
    SLICE_X215Y82        FDRE (Hold_fdre_C_D)         0.118    -1.166    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.570    
                         clock arrival                         -1.166    
  -------------------------------------------------------------------
                         relative delay                         3.735    



Id: 70
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.897      7.333


Slack (MET) :             7.333ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.215ns
  Reference Relative Delay:   3.692ns
  Relative CRPR:             -0.374ns
  Actual Bus Skew:            0.897ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y7   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[7][rxoutclk]
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X219Y95        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_fdre_C_Q)         0.204     2.562 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.279     2.841    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X219Y96        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.866    -0.992    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X219Y96        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -0.992    
                         clock uncertainty           -0.290    -1.282    
    SLICE_X219Y96        FDRE (Setup_fdre_C_D)       -0.092    -1.374    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.841    
                         clock arrival                         -1.374    
  -------------------------------------------------------------------
                         relative delay                         4.215    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y7   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[7][rxoutclk]
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X219Y95        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.223     2.537    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X217Y94        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       2.011    -1.563    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X217Y94        FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.563    
                         clock uncertainty            0.290    -1.274    
    SLICE_X217Y94        FDRE (Hold_fdre_C_D)         0.118    -1.156    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.537    
                         clock arrival                         -1.156    
  -------------------------------------------------------------------
                         relative delay                         3.692    



Id: 71
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.996      7.234


Slack (MET) :             7.234ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.484ns
  Reference Relative Delay:   3.885ns
  Relative CRPR:             -0.397ns
  Actual Bus Skew:            0.996ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y8   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[8][rxoutclk]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.865     2.358    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y103       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y103       FDRE (Prop_fdre_C_Q)         0.204     2.562 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     2.940    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X218Y100       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.696    -1.162    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y100       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.162    
                         clock uncertainty           -0.290    -1.452    
    SLICE_X218Y100       FDRE (Setup_fdre_C_D)       -0.092    -1.544    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.940    
                         clock arrival                         -1.544    
  -------------------------------------------------------------------
                         relative delay                         4.484    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y8   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[8][rxoutclk]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.812     2.136    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X218Y101       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y101       FDRE (Prop_fdre_C_Q)         0.178     2.314 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.244     2.558    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X219Y100       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.839    -1.735    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X219Y100       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.735    
                         clock uncertainty            0.290    -1.446    
    SLICE_X219Y100       FDRE (Hold_fdre_C_D)         0.118    -1.328    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.558    
                         clock arrival                         -1.328    
  -------------------------------------------------------------------
                         relative delay                         3.885    



Id: 72
set_bus_skew -from [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.066      7.164


Slack (MET) :             7.164ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.446ns
  Reference Relative Delay:   3.837ns
  Relative CRPR:             -0.457ns
  Actual Bus Skew:            1.066ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y9   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[9][rxoutclk]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.855     2.348    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X217Y117       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y117       FDRE (Prop_fdre_C_Q)         0.223     2.571 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.437     3.008    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X216Y117       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.688    -1.170    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y117       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.170    
                         clock uncertainty           -0.290    -1.460    
    SLICE_X216Y117       FDRE (Setup_fdre_C_D)        0.022    -1.438    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.008    
                         clock arrival                         -1.438    
  -------------------------------------------------------------------
                         relative delay                         4.446    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y9   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[9][rxoutclk]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O
                         net (fo=73, routed)          0.805     2.129    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y116       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y116       FDRE (Prop_fdre_C_Q)         0.178     2.307 r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.186     2.493    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X214Y115       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.831    -1.743    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X214Y115       FDRE                                         r  GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.743    
                         clock uncertainty            0.290    -1.454    
    SLICE_X214Y115       FDRE (Hold_fdre_C_D)         0.110    -1.344    GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.493    
                         clock arrival                         -1.344    
  -------------------------------------------------------------------
                         relative delay                         3.837    



Id: 73
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.768      2.565


Slack (MET) :             2.565ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.724ns
  Reference Relative Delay:  -7.469ns
  Relative CRPR:             -0.023ns
  Actual Bus Skew:            0.768ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.412    -2.203    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X68Y312        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y312        FDRE (Prop_fdre_C_Q)         0.259    -1.944 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.326    -1.618    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X68Y311        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.240     5.314    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X68Y311        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty           -0.230     5.084    
    SLICE_X68Y311        FDRE (Setup_fdre_C_D)        0.022     5.106    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.618    
                         clock arrival                          5.106    
  -------------------------------------------------------------------
                         relative delay                        -6.724    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.240    -1.624    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X68Y312        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y312        FDRE (Prop_fdre_C_Q)         0.206    -1.418 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.227    -1.191    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X68Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.413     5.896    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X68Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     5.896    
                         clock uncertainty            0.230     6.126    
    SLICE_X68Y310        FDRE (Hold_fdre_C_D)         0.152     6.278    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.191    
                         clock arrival                          6.278    
  -------------------------------------------------------------------
                         relative delay                        -7.469    



Id: 74
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.912      2.421


Slack (MET) :             2.421ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.667ns
  Reference Relative Delay:  -7.448ns
  Relative CRPR:             -0.131ns
  Actual Bus Skew:            0.912ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.258    -2.357    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X62Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.098 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381    -1.717    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X63Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.115     5.189    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.189    
                         clock uncertainty           -0.230     4.959    
    SLICE_X63Y294        FDRE (Setup_fdre_C_D)       -0.009     4.950    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.717    
                         clock arrival                          4.950    
  -------------------------------------------------------------------
                         relative delay                        -6.667    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.114    -1.750    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X61Y293        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y293        FDRE (Prop_fdre_C_Q)         0.178    -1.572 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.245    -1.327    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y293        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.255     5.738    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y293        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     5.738    
                         clock uncertainty            0.230     5.968    
    SLICE_X64Y293        FDRE (Hold_fdre_C_D)         0.153     6.121    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.327    
                         clock arrival                          6.121    
  -------------------------------------------------------------------
                         relative delay                        -7.448    



Id: 75
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.897      2.436


Slack (MET) :             2.436ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.328ns
  Reference Relative Delay:   7.587ns
  Relative CRPR:             -0.156ns
  Actual Bus Skew:            0.897ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.318     5.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X58Y296        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y296        FDRE (Prop_fdre_C_Q)         0.236     6.037 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.286     6.323    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X57Y296        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.178    -1.686    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y296        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.686    
                         clock uncertainty           -0.230    -1.916    
    SLICE_X57Y296        FDRE (Setup_fdre_C_D)       -0.089    -2.005    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.323    
                         clock arrival                         -2.005    
  -------------------------------------------------------------------
                         relative delay                         8.328    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.115     5.189    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y297        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y297        FDRE (Prop_fdre_C_Q)         0.178     5.367 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.245     5.611    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.256    -2.359    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.359    
                         clock uncertainty            0.230    -2.129    
    SLICE_X64Y298        FDRE (Hold_fdre_C_D)         0.153    -1.976    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.611    
                         clock arrival                         -1.976    
  -------------------------------------------------------------------
                         relative delay                         7.587    



Id: 76
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.970      2.363


Slack (MET) :             2.363ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.669ns
  Reference Relative Delay:  -7.506ns
  Relative CRPR:             -0.133ns
  Actual Bus Skew:            0.970ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.252    -2.363    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X72Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y292        FDRE (Prop_fdre_C_Q)         0.259    -2.104 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.390    -1.714    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X70Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.112     5.186    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X70Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     5.186    
                         clock uncertainty           -0.230     4.956    
    SLICE_X70Y292        FDRE (Setup_fdre_C_D)        0.000     4.956    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                          -1.714    
                         clock arrival                          4.956    
  -------------------------------------------------------------------
                         relative delay                        -6.669    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.112    -1.752    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X74Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y294        FDRE (Prop_fdre_C_Q)         0.206    -1.546 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.157    -1.389    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X74Y293        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.252     5.735    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X74Y293        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.735    
                         clock uncertainty            0.230     5.965    
    SLICE_X74Y293        FDRE (Hold_fdre_C_D)         0.152     6.117    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.389    
                         clock arrival                          6.117    
  -------------------------------------------------------------------
                         relative delay                        -7.506    



Id: 77
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.878      2.455


Slack (MET) :             2.455ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.314ns
  Reference Relative Delay:   7.592ns
  Relative CRPR:             -0.156ns
  Actual Bus Skew:            0.878ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.253     5.736    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X70Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y292        FDRE (Prop_fdre_C_Q)         0.236     5.972 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.271     6.242    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X69Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.113    -1.751    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X69Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.751    
                         clock uncertainty           -0.230    -1.981    
    SLICE_X69Y292        FDRE (Setup_fdre_C_D)       -0.091    -2.072    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.242    
                         clock arrival                         -2.072    
  -------------------------------------------------------------------
                         relative delay                         8.314    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.111     5.185    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X73Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y292        FDRE (Prop_fdre_C_Q)         0.178     5.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.249     5.612    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X72Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.252    -2.363    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000    -2.363    
                         clock uncertainty            0.230    -2.133    
    SLICE_X72Y292        FDRE (Hold_fdre_C_D)         0.152    -1.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.612    
                         clock arrival                         -1.981    
  -------------------------------------------------------------------
                         relative delay                         7.592    



Id: 78
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.822      2.511


Slack (MET) :             2.511ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.337ns
  Reference Relative Delay:   7.563ns
  Relative CRPR:             -0.048ns
  Actual Bus Skew:            0.822ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.412     5.895    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X69Y311        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y311        FDRE (Prop_fdre_C_Q)         0.204     6.099 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.301     6.400    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X68Y312        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.240    -1.624    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y312        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.624    
                         clock uncertainty           -0.230    -1.854    
    SLICE_X68Y312        FDRE (Setup_fdre_C_D)       -0.083    -1.937    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.400    
                         clock arrival                         -1.937    
  -------------------------------------------------------------------
                         relative delay                         8.337    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.239     5.313    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X67Y314        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y314        FDRE (Prop_fdre_C_Q)         0.178     5.491 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.233     5.723    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X68Y314        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.409    -2.206    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y314        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.206    
                         clock uncertainty            0.230    -1.976    
    SLICE_X68Y314        FDRE (Hold_fdre_C_D)         0.136    -1.840    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.723    
                         clock arrival                         -1.840    
  -------------------------------------------------------------------
                         relative delay                         7.563    



Id: 79
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.794      2.539


Slack (MET) :             2.539ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.759ns
  Reference Relative Delay:  -7.466ns
  Relative CRPR:             -0.087ns
  Actual Bus Skew:            0.794ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.229    -2.386    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X99Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y292        FDRE (Prop_fdre_C_Q)         0.223    -2.163 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.358    -1.805    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X100Y291       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.088     5.162    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X100Y291       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     5.162    
                         clock uncertainty           -0.230     4.932    
    SLICE_X100Y291       FDRE (Setup_fdre_C_D)        0.022     4.954    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                          -1.805    
                         clock arrival                          4.954    
  -------------------------------------------------------------------
                         relative delay                        -6.759    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.089    -1.775    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X99Y292        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y292        FDRE (Prop_fdre_C_Q)         0.178    -1.597 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.225    -1.372    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X100Y292       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.229     5.712    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X100Y292       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.712    
                         clock uncertainty            0.230     5.942    
    SLICE_X100Y292       FDRE (Hold_fdre_C_D)         0.152     6.094    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.372    
                         clock arrival                          6.094    
  -------------------------------------------------------------------
                         relative delay                        -7.466    



Id: 80
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 3.333
Requirement: 3.333ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.820      2.513


Slack (MET) :             2.513ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.312ns
  Reference Relative Delay:   7.574ns
  Relative CRPR:             -0.082ns
  Actual Bus Skew:            0.820ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.230     5.713    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X98Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y294        FDRE (Prop_fdre_C_Q)         0.259     5.972 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.336     6.307    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X97Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.098    -1.766    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.766    
                         clock uncertainty           -0.230    -1.996    
    SLICE_X97Y294        FDRE (Setup_fdre_C_D)       -0.009    -2.005    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.307    
                         clock arrival                         -2.005    
  -------------------------------------------------------------------
                         relative delay                         8.312    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.090     5.164    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X98Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y294        FDRE (Prop_fdre_C_Q)         0.206     5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.212     5.582    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X96Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.239    -2.376    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X96Y294        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000    -2.376    
                         clock uncertainty            0.230    -2.146    
    SLICE_X96Y294        FDRE (Hold_fdre_C_D)         0.153    -1.993    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.582    
                         clock arrival                         -1.993    
  -------------------------------------------------------------------
                         relative delay                         7.574    



Id: 81
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.921      2.412


Slack (MET) :             2.412ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.407ns
  Reference Relative Delay:   7.558ns
  Relative CRPR:             -0.072ns
  Actual Bus Skew:            0.921ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.413     5.896    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X75Y306        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y306        FDRE (Prop_fdre_C_Q)         0.223     6.119 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.414     6.532    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X76Y307        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.238    -1.626    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X76Y307        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.626    
                         clock uncertainty           -0.230    -1.856    
    SLICE_X76Y307        FDRE (Setup_fdre_C_D)       -0.019    -1.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.532    
                         clock arrival                         -1.875    
  -------------------------------------------------------------------
                         relative delay                         8.407    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.242     5.316    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X75Y305        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y305        FDRE (Prop_fdre_C_Q)         0.178     5.494 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.247     5.741    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X74Y305        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.414    -2.201    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X74Y305        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000    -2.201    
                         clock uncertainty            0.230    -1.971    
    SLICE_X74Y305        FDRE (Hold_fdre_C_D)         0.153    -1.818    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           5.741    
                         clock arrival                         -1.818    
  -------------------------------------------------------------------
                         relative delay                         7.558    



Id: 82
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 3.333
Requirement: 3.333ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.952      2.381


Slack (MET) :             2.381ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.673ns
  Reference Relative Delay:  -7.600ns
  Relative CRPR:             -0.025ns
  Actual Bus Skew:            0.952ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.408    -2.207    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X78Y306        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y306        FDRE (Prop_fdre_C_Q)         0.204    -2.003 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.322    -1.681    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X79Y305        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.238     5.312    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y305        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     5.312    
                         clock uncertainty           -0.230     5.082    
    SLICE_X79Y305        FDRE (Setup_fdre_C_D)       -0.090     4.992    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                          -1.681    
                         clock arrival                          4.992    
  -------------------------------------------------------------------
                         relative delay                        -6.673    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.237    -1.627    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X78Y306        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y306        FDRE (Prop_fdre_C_Q)         0.178    -1.449 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.087    -1.362    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X79Y306        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.408     5.891    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y306        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     5.891    
                         clock uncertainty            0.230     6.121    
    SLICE_X79Y306        FDRE (Hold_fdre_C_D)         0.117     6.238    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                          -1.362    
                         clock arrival                          6.238    
  -------------------------------------------------------------------
                         relative delay                        -7.600    



Id: 83
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.825      2.508


Slack (MET) :             2.508ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.422ns
  Reference Relative Delay:   7.599ns
  Relative CRPR:             -0.002ns
  Actual Bus Skew:            0.825ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.375     5.858    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X106Y300       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y300       FDRE (Prop_fdre_C_Q)         0.236     6.094 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.348     6.442    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X107Y301       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.205    -1.659    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y301       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.659    
                         clock uncertainty           -0.230    -1.889    
    SLICE_X107Y301       FDRE (Setup_fdre_C_D)       -0.091    -1.980    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           6.442    
                         clock arrival                         -1.980    
  -------------------------------------------------------------------
                         relative delay                         8.422    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.205     5.279    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X106Y300       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y300       FDRE (Prop_fdre_C_Q)         0.206     5.485 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.223     5.708    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X107Y301       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.375    -2.240    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y301       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.240    
                         clock uncertainty            0.230    -2.010    
    SLICE_X107Y301       FDRE (Hold_fdre_C_D)         0.118    -1.892    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.708    
                         clock arrival                         -1.892    
  -------------------------------------------------------------------
                         relative delay                         7.599    



Id: 84
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.808      2.525


Slack (MET) :             2.525ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.349ns
  Reference Relative Delay:   7.588ns
  Relative CRPR:             -0.047ns
  Actual Bus Skew:            0.808ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.401     5.884    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X90Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y310        FDRE (Prop_fdre_C_Q)         0.223     6.107 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.371     6.478    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X86Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.232    -1.632    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X86Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.632    
                         clock uncertainty           -0.230    -1.862    
    SLICE_X86Y310        FDRE (Setup_fdre_C_D)       -0.009    -1.871    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           6.478    
                         clock arrival                         -1.871    
  -------------------------------------------------------------------
                         relative delay                         8.349    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.229     5.303    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X90Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y310        FDRE (Prop_fdre_C_Q)         0.178     5.481 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.245     5.726    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X85Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.405    -2.210    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.210    
                         clock uncertainty            0.230    -1.980    
    SLICE_X85Y310        FDRE (Hold_fdre_C_D)         0.117    -1.863    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.726    
                         clock arrival                         -1.863    
  -------------------------------------------------------------------
                         relative delay                         7.588    



Id: 85
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.854      2.479


Slack (MET) :             2.479ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.706ns
  Reference Relative Delay:  -7.464ns
  Relative CRPR:             -0.096ns
  Actual Bus Skew:            0.854ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.401    -2.214    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X91Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y310        FDRE (Prop_fdre_C_Q)         0.223    -1.991 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.349    -1.642    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X90Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.229     5.303    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X90Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty           -0.230     5.073    
    SLICE_X90Y310        FDRE (Setup_fdre_C_D)       -0.009     5.064    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.642    
                         clock arrival                          5.064    
  -------------------------------------------------------------------
                         relative delay                        -6.706    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.232    -1.632    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X87Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y310        FDRE (Prop_fdre_C_Q)         0.178    -1.454 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.224    -1.230    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X88Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.403     5.886    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X88Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     5.886    
                         clock uncertainty            0.230     6.116    
    SLICE_X88Y310        FDRE (Hold_fdre_C_D)         0.118     6.234    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.230    
                         clock arrival                          6.234    
  -------------------------------------------------------------------
                         relative delay                        -7.464    



Id: 86
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.938      2.395


Slack (MET) :             2.395ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.560ns
  Reference Relative Delay:  -7.340ns
  Relative CRPR:             -0.159ns
  Actual Bus Skew:            0.938ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.383    -2.232    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X105Y300       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y300       FDRE (Prop_fdre_C_Q)         0.223    -2.009 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.395    -1.614    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X104Y297       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.082     5.156    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X104Y297       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty           -0.230     4.926    
    SLICE_X104Y297       FDRE (Setup_fdre_C_D)        0.021     4.947    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.614    
                         clock arrival                          4.947    
  -------------------------------------------------------------------
                         relative delay                        -6.560    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.213    -1.651    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X105Y300       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y300       FDRE (Prop_fdre_C_Q)         0.162    -1.489 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.307    -1.182    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X106Y300       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.375     5.858    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X106Y300       FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.858    
                         clock uncertainty            0.230     6.088    
    SLICE_X106Y300       FDRE (Hold_fdre_C_D)         0.070     6.158    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.182    
                         clock arrival                          6.158    
  -------------------------------------------------------------------
                         relative delay                        -7.340    



Id: 87
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      clk_ttc120_out_ttc_mmcm
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.902      7.328


Slack (MET) :             7.328ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    5.491ns
  Reference Relative Delay:   4.791ns
  Relative CRPR:             -0.202ns
  Actual Bus Skew:            0.902ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.497     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.294     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X148Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y256       FDCE (Prop_fdce_C_Q)         0.236     3.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.316     3.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X150Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.154    -1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X150Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    -1.704    
                         clock uncertainty           -0.290    -1.994    
    SLICE_X150Y256       FDCE (Setup_fdce_C_D)       -0.060    -2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.437    
                         clock arrival                         -2.054    
  -------------------------------------------------------------------
                         relative delay                         5.491    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.279     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     1.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.151     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X148Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y256       FDCE (Prop_fdce_C_Q)         0.206     2.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.237     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X150Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.297    -2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X150Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000    -2.277    
                         clock uncertainty            0.290    -1.988    
    SLICE_X150Y256       FDCE (Hold_fdce_C_D)         0.153    -1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.956    
                         clock arrival                         -1.835    
  -------------------------------------------------------------------
                         relative delay                         4.791    



Id: 88
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.912      7.318


Slack (MET) :             7.318ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.937ns
  Reference Relative Delay:  -4.622ns
  Relative CRPR:             -0.227ns
  Actual Bus Skew:            0.912ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.296    -2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X149Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y256       FDCE (Prop_fdce_C_Q)         0.204    -2.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.272    -1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X147Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.279     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     1.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.151     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X147Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     2.513    
                         clock uncertainty           -0.290     2.224    
    SLICE_X147Y256       FDCE (Setup_fdce_C_D)       -0.089     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                          -1.803    
                         clock arrival                          2.135    
  -------------------------------------------------------------------
                         relative delay                        -3.937    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.153    -1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X149Y256       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y256       FDCE (Prop_fdce_C_Q)         0.178    -1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.232    -1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X148Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.497     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X148Y255       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     2.885    
                         clock uncertainty            0.290     3.175    
    SLICE_X148Y255       FDCE (Hold_fdce_C_D)         0.152     3.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                          -1.295    
                         clock arrival                          3.327    
  -------------------------------------------------------------------
                         relative delay                        -4.622    



Id: 89
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.901      7.329


Slack (MET) :             7.329ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.909ns
  Reference Relative Delay:  -4.558ns
  Relative CRPR:             -0.252ns
  Actual Bus Skew:            0.901ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.293    -2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y261       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y261       FDCE (Prop_fdce_C_Q)         0.204    -2.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.327    -1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X144Y261       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.279     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     1.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.145     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X144Y261       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     2.507    
                         clock uncertainty           -0.290     2.218    
    SLICE_X144Y261       FDCE (Setup_fdce_C_D)       -0.059     2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                          -1.751    
                         clock arrival                          2.159    
  -------------------------------------------------------------------
                         relative delay                        -3.909    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.150    -1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X147Y261       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y261       FDCE (Prop_fdce_C_Q)         0.178    -1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.296    -1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X146Y262       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.497     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.291     2.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X146Y262       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     2.881    
                         clock uncertainty            0.290     3.171    
    SLICE_X146Y262       FDCE (Hold_fdce_C_D)         0.152     3.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                          -1.234    
                         clock arrival                          3.323    
  -------------------------------------------------------------------
                         relative delay                        -4.558    



Id: 90
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      clk_ttc120_out_ttc_mmcm
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.878      7.352


Slack (MET) :             7.352ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    5.459ns
  Reference Relative Delay:   4.783ns
  Relative CRPR:             -0.202ns
  Actual Bus Skew:            0.878ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.497     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.291     2.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X146Y262       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDCE (Prop_fdce_C_Q)         0.236     3.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.281     3.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X146Y261       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.150    -1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X146Y261       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    -1.708    
                         clock uncertainty           -0.290    -1.998    
    SLICE_X146Y261       FDCE (Setup_fdce_C_D)       -0.062    -2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.399    
                         clock arrival                         -2.060    
  -------------------------------------------------------------------
                         relative delay                         5.459    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.279     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     1.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.148     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X146Y262       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDCE (Prop_fdce_C_Q)         0.206     2.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.228     2.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X146Y261       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=22696, routed)       1.293    -2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X146Y261       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000    -2.281    
                         clock uncertainty            0.290    -1.992    
    SLICE_X146Y261       FDCE (Hold_fdce_C_D)         0.153    -1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.944    
                         clock arrival                         -1.839    
  -------------------------------------------------------------------
                         relative delay                         4.783    



