<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="quad_fpga.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="attitude_calc_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="attitude_calc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="attitude_calc_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/arctan.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1355108335" xil_pn:in_ck="919551816783519977" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1355108335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="attitude_calc.vhd"/>
      <outfile xil_pn:name="attitude_calc_tb.vhd"/>
      <outfile xil_pn:name="dsp48a1_wrapper.vhd"/>
      <outfile xil_pn:name="pcm_controller.vhd"/>
      <outfile xil_pn:name="pcm_gen.vhd"/>
      <outfile xil_pn:name="reg_file.vhd"/>
      <outfile xil_pn:name="spi_controller.vhd"/>
      <outfile xil_pn:name="spi_slave.vhd"/>
      <outfile xil_pn:name="toplevel.vhd"/>
      <outfile xil_pn:name="toplevel_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1355108335" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5833234081175265567" xil_pn:start_ts="1355108335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355108335" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7779114259036869983" xil_pn:start_ts="1355108335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355108335" xil_pn:in_ck="-4578562198394989888" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7544962682188807310" xil_pn:start_ts="1355108335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/arctan.ngc"/>
      <outfile xil_pn:name="ipcore_dir/arctan.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1355108335" xil_pn:in_ck="-8090490284191301567" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1355108335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="attitude_calc.vhd"/>
      <outfile xil_pn:name="attitude_calc_tb.vhd"/>
      <outfile xil_pn:name="dsp48a1_wrapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/arctan.vhd"/>
      <outfile xil_pn:name="pcm_controller.vhd"/>
      <outfile xil_pn:name="pcm_gen.vhd"/>
      <outfile xil_pn:name="reg_file.vhd"/>
      <outfile xil_pn:name="spi_controller.vhd"/>
      <outfile xil_pn:name="spi_slave.vhd"/>
      <outfile xil_pn:name="toplevel.vhd"/>
      <outfile xil_pn:name="toplevel_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1355108345" xil_pn:in_ck="-2630665042884281915" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6013244885160317730" xil_pn:start_ts="1355108335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="attitude_calc_tb_beh.prj"/>
      <outfile xil_pn:name="attitude_calc_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1355108346" xil_pn:in_ck="5632409390516846074" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7540354977322517740" xil_pn:start_ts="1355108345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="attitude_calc_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1355107954" xil_pn:in_ck="5928950362997326942" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1355107953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
