#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12c76d770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12c7a3f30 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x12c7c26f0_0 .net "active", 0 0, L_0x12c7cba20;  1 drivers
v0x12c7c27a0_0 .var "clk", 0 0;
v0x12c7c28b0_0 .var "clk_enable", 0 0;
v0x12c7c2940_0 .net "data_address", 31 0, v0x12c7c06d0_0;  1 drivers
v0x12c7c29d0_0 .net "data_read", 0 0, L_0x12c7cb060;  1 drivers
v0x12c7c2a60_0 .var "data_readdata", 31 0;
v0x12c7c2af0_0 .net "data_write", 0 0, L_0x12c7caaf0;  1 drivers
v0x12c7c2b80_0 .net "data_writedata", 31 0, v0x12c7b94e0_0;  1 drivers
v0x12c7c2c50_0 .net "instr_address", 31 0, L_0x12c7cbb50;  1 drivers
v0x12c7c2d60_0 .var "instr_readdata", 31 0;
v0x12c7c2df0_0 .net "register_v0", 31 0, L_0x12c7c93a0;  1 drivers
v0x12c7c2ec0_0 .var "reset", 0 0;
S_0x12c770120 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x12c7a3f30;
 .timescale 0 0;
v0x12c7ad1b0_0 .var "imm", 15 0;
v0x12c7b6440_0 .var "imm_instr", 31 0;
v0x12c7b64e0_0 .var "opcode", 5 0;
v0x12c7b6590_0 .var "rs", 4 0;
v0x12c7b6640_0 .var "rt", 4 0;
E_0x12c7a16f0 .event posedge, v0x12c7b97f0_0;
S_0x12c7b6730 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x12c7a3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12c7c4560 .functor OR 1, L_0x12c7c4210, L_0x12c7c4420, C4<0>, C4<0>;
L_0x12c7c4650 .functor BUFZ 1, L_0x12c7c3d00, C4<0>, C4<0>, C4<0>;
L_0x12c7c4a80 .functor AND 1, L_0x12c7c3d00, L_0x12c7c4bd0, C4<1>, C4<1>;
L_0x12c7c4d50 .functor OR 1, L_0x12c7c4a80, L_0x12c7c4af0, C4<0>, C4<0>;
L_0x12c7c4e80 .functor OR 1, L_0x12c7c4d50, L_0x12c7c4900, C4<0>, C4<0>;
L_0x12c7c4fa0 .functor OR 1, L_0x12c7c4e80, L_0x12c7c6240, C4<0>, C4<0>;
L_0x12c7c5050 .functor OR 1, L_0x12c7c4fa0, L_0x12c7c5cd0, C4<0>, C4<0>;
L_0x12c7c5be0 .functor AND 1, L_0x12c7c56f0, L_0x12c7c5810, C4<1>, C4<1>;
L_0x12c7c5cd0 .functor OR 1, L_0x12c7c5490, L_0x12c7c5be0, C4<0>, C4<0>;
L_0x12c7c6240 .functor AND 1, L_0x12c7c59c0, L_0x12c7c5ef0, C4<1>, C4<1>;
L_0x12c7c67a0 .functor OR 1, L_0x12c7c60e0, L_0x12c7c6410, C4<0>, C4<0>;
L_0x12c7c4820 .functor OR 1, L_0x12c7c6b90, L_0x12c7c6e40, C4<0>, C4<0>;
L_0x12c7c7170 .functor AND 1, L_0x12c7c6660, L_0x12c7c4820, C4<1>, C4<1>;
L_0x12c7c7370 .functor OR 1, L_0x12c7c7000, L_0x12c7c74b0, C4<0>, C4<0>;
L_0x12c7c7800 .functor OR 1, L_0x12c7c7370, L_0x12c7c76e0, C4<0>, C4<0>;
L_0x12c7c7260 .functor AND 1, L_0x12c7c3d00, L_0x12c7c7800, C4<1>, C4<1>;
L_0x12c7c7590 .functor AND 1, L_0x12c7c3d00, L_0x12c7c79f0, C4<1>, C4<1>;
L_0x12c7c78b0 .functor AND 1, L_0x12c7c3d00, L_0x12c7c5ac0, C4<1>, C4<1>;
L_0x12c7c84b0 .functor AND 1, v0x12c7c05b0_0, v0x12c7c23f0_0, C4<1>, C4<1>;
L_0x12c7c8520 .functor AND 1, L_0x12c7c84b0, L_0x12c7c5050, C4<1>, C4<1>;
L_0x12c7c8650 .functor OR 1, L_0x12c7c5cd0, L_0x12c7c6240, C4<0>, C4<0>;
L_0x12c7c9410 .functor BUFZ 32, L_0x12c7c9000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c7c9500 .functor BUFZ 32, L_0x12c7c92b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c7ca470 .functor AND 1, v0x12c7c28b0_0, L_0x12c7c7260, C4<1>, C4<1>;
L_0x12c7ca4e0 .functor AND 1, L_0x12c7ca470, v0x12c7c05b0_0, C4<1>, C4<1>;
L_0x12c7c8d20 .functor AND 1, L_0x12c7ca4e0, L_0x12c7ca6c0, C4<1>, C4<1>;
L_0x12c7ca9a0 .functor AND 1, v0x12c7c05b0_0, v0x12c7c23f0_0, C4<1>, C4<1>;
L_0x12c7caaf0 .functor AND 1, L_0x12c7ca9a0, L_0x12c7c5220, C4<1>, C4<1>;
L_0x12c7ca760 .functor OR 1, L_0x12c7caba0, L_0x12c7cac40, C4<0>, C4<0>;
L_0x12c7caff0 .functor AND 1, L_0x12c7ca760, L_0x12c7ca850, C4<1>, C4<1>;
L_0x12c7cb060 .functor OR 1, L_0x12c7c4900, L_0x12c7caff0, C4<0>, C4<0>;
L_0x12c7cba20 .functor BUFZ 1, v0x12c7c05b0_0, C4<0>, C4<0>, C4<0>;
L_0x12c7cbb50 .functor BUFZ 32, v0x12c7c0640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c7bb880_0 .net *"_ivl_100", 31 0, L_0x12c7c5e50;  1 drivers
L_0x1200684d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bb910_0 .net *"_ivl_103", 25 0, L_0x1200684d8;  1 drivers
L_0x120068520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bb9a0_0 .net/2u *"_ivl_104", 31 0, L_0x120068520;  1 drivers
v0x12c7bba30_0 .net *"_ivl_106", 0 0, L_0x12c7c59c0;  1 drivers
v0x12c7bbac0_0 .net *"_ivl_109", 5 0, L_0x12c7c6040;  1 drivers
L_0x120068568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12c7bbb60_0 .net/2u *"_ivl_110", 5 0, L_0x120068568;  1 drivers
v0x12c7bbc10_0 .net *"_ivl_112", 0 0, L_0x12c7c5ef0;  1 drivers
v0x12c7bbcb0_0 .net *"_ivl_116", 31 0, L_0x12c7c6370;  1 drivers
L_0x1200685b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bbd60_0 .net *"_ivl_119", 25 0, L_0x1200685b0;  1 drivers
L_0x1200680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12c7bbe70_0 .net/2u *"_ivl_12", 5 0, L_0x1200680a0;  1 drivers
L_0x1200685f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12c7bbf20_0 .net/2u *"_ivl_120", 31 0, L_0x1200685f8;  1 drivers
v0x12c7bbfd0_0 .net *"_ivl_122", 0 0, L_0x12c7c60e0;  1 drivers
v0x12c7bc070_0 .net *"_ivl_124", 31 0, L_0x12c7c6580;  1 drivers
L_0x120068640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bc120_0 .net *"_ivl_127", 25 0, L_0x120068640;  1 drivers
L_0x120068688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c7bc1d0_0 .net/2u *"_ivl_128", 31 0, L_0x120068688;  1 drivers
v0x12c7bc280_0 .net *"_ivl_130", 0 0, L_0x12c7c6410;  1 drivers
v0x12c7bc320_0 .net *"_ivl_134", 31 0, L_0x12c7c68f0;  1 drivers
L_0x1200686d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bc4b0_0 .net *"_ivl_137", 25 0, L_0x1200686d0;  1 drivers
L_0x120068718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bc540_0 .net/2u *"_ivl_138", 31 0, L_0x120068718;  1 drivers
v0x12c7bc5f0_0 .net *"_ivl_140", 0 0, L_0x12c7c6660;  1 drivers
v0x12c7bc690_0 .net *"_ivl_143", 5 0, L_0x12c7c6ca0;  1 drivers
L_0x120068760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12c7bc740_0 .net/2u *"_ivl_144", 5 0, L_0x120068760;  1 drivers
v0x12c7bc7f0_0 .net *"_ivl_146", 0 0, L_0x12c7c6b90;  1 drivers
v0x12c7bc890_0 .net *"_ivl_149", 5 0, L_0x12c7c6f60;  1 drivers
L_0x1200687a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12c7bc940_0 .net/2u *"_ivl_150", 5 0, L_0x1200687a8;  1 drivers
v0x12c7bc9f0_0 .net *"_ivl_152", 0 0, L_0x12c7c6e40;  1 drivers
v0x12c7bca90_0 .net *"_ivl_155", 0 0, L_0x12c7c4820;  1 drivers
v0x12c7bcb30_0 .net *"_ivl_159", 1 0, L_0x12c7c72d0;  1 drivers
L_0x1200680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12c7bcbe0_0 .net/2u *"_ivl_16", 5 0, L_0x1200680e8;  1 drivers
L_0x1200687f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12c7bcc90_0 .net/2u *"_ivl_160", 1 0, L_0x1200687f0;  1 drivers
v0x12c7bcd40_0 .net *"_ivl_162", 0 0, L_0x12c7c7000;  1 drivers
L_0x120068838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12c7bcde0_0 .net/2u *"_ivl_164", 5 0, L_0x120068838;  1 drivers
v0x12c7bce90_0 .net *"_ivl_166", 0 0, L_0x12c7c74b0;  1 drivers
v0x12c7bc3c0_0 .net *"_ivl_169", 0 0, L_0x12c7c7370;  1 drivers
L_0x120068880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12c7bd120_0 .net/2u *"_ivl_170", 5 0, L_0x120068880;  1 drivers
v0x12c7bd1b0_0 .net *"_ivl_172", 0 0, L_0x12c7c76e0;  1 drivers
v0x12c7bd240_0 .net *"_ivl_175", 0 0, L_0x12c7c7800;  1 drivers
L_0x1200688c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12c7bd2d0_0 .net/2u *"_ivl_178", 5 0, L_0x1200688c8;  1 drivers
v0x12c7bd370_0 .net *"_ivl_180", 0 0, L_0x12c7c79f0;  1 drivers
L_0x120068910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12c7bd410_0 .net/2u *"_ivl_184", 5 0, L_0x120068910;  1 drivers
v0x12c7bd4c0_0 .net *"_ivl_186", 0 0, L_0x12c7c5ac0;  1 drivers
L_0x120068958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12c7bd560_0 .net/2u *"_ivl_194", 4 0, L_0x120068958;  1 drivers
v0x12c7bd610_0 .net *"_ivl_197", 4 0, L_0x12c7c80e0;  1 drivers
v0x12c7bd6c0_0 .net *"_ivl_199", 4 0, L_0x12c7c7f70;  1 drivers
v0x12c7bd770_0 .net *"_ivl_20", 31 0, L_0x12c7c4070;  1 drivers
v0x12c7bd820_0 .net *"_ivl_200", 4 0, L_0x12c7c8010;  1 drivers
v0x12c7bd8d0_0 .net *"_ivl_205", 0 0, L_0x12c7c84b0;  1 drivers
v0x12c7bd970_0 .net *"_ivl_209", 0 0, L_0x12c7c8650;  1 drivers
L_0x1200689a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12c7bda10_0 .net/2u *"_ivl_210", 31 0, L_0x1200689a0;  1 drivers
v0x12c7bdac0_0 .net *"_ivl_212", 31 0, L_0x12c7c7640;  1 drivers
v0x12c7bdb70_0 .net *"_ivl_214", 31 0, L_0x12c7c8180;  1 drivers
v0x12c7bdc20_0 .net *"_ivl_216", 31 0, L_0x12c7c89f0;  1 drivers
v0x12c7bdcd0_0 .net *"_ivl_218", 31 0, L_0x12c7c88b0;  1 drivers
v0x12c7bdd80_0 .net *"_ivl_227", 0 0, L_0x12c7ca470;  1 drivers
v0x12c7bde20_0 .net *"_ivl_229", 0 0, L_0x12c7ca4e0;  1 drivers
L_0x120068130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bdec0_0 .net *"_ivl_23", 25 0, L_0x120068130;  1 drivers
v0x12c7bdf70_0 .net *"_ivl_230", 31 0, L_0x12c7ca620;  1 drivers
L_0x120068ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7be020_0 .net *"_ivl_233", 30 0, L_0x120068ac0;  1 drivers
L_0x120068b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c7be0d0_0 .net/2u *"_ivl_234", 31 0, L_0x120068b08;  1 drivers
v0x12c7be180_0 .net *"_ivl_236", 0 0, L_0x12c7ca6c0;  1 drivers
L_0x120068178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c7be220_0 .net/2u *"_ivl_24", 31 0, L_0x120068178;  1 drivers
v0x12c7be2d0_0 .net *"_ivl_241", 0 0, L_0x12c7ca9a0;  1 drivers
L_0x120068b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12c7be370_0 .net/2u *"_ivl_244", 5 0, L_0x120068b50;  1 drivers
L_0x120068b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12c7be420_0 .net/2u *"_ivl_248", 5 0, L_0x120068b98;  1 drivers
v0x12c7be4d0_0 .net *"_ivl_255", 0 0, L_0x12c7ca850;  1 drivers
v0x12c7bcf30_0 .net *"_ivl_257", 0 0, L_0x12c7caff0;  1 drivers
v0x12c7bcfd0_0 .net *"_ivl_26", 0 0, L_0x12c7c4210;  1 drivers
v0x12c7bd070_0 .net *"_ivl_261", 15 0, L_0x12c7cb490;  1 drivers
v0x12c7be560_0 .net *"_ivl_262", 17 0, L_0x12c7cad20;  1 drivers
L_0x120068c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c7be610_0 .net *"_ivl_265", 1 0, L_0x120068c28;  1 drivers
v0x12c7be6c0_0 .net *"_ivl_268", 15 0, L_0x12c7cb740;  1 drivers
L_0x120068c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c7be770_0 .net *"_ivl_270", 1 0, L_0x120068c70;  1 drivers
v0x12c7be820_0 .net *"_ivl_273", 0 0, L_0x12c7cb670;  1 drivers
L_0x120068cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12c7be8d0_0 .net/2u *"_ivl_274", 13 0, L_0x120068cb8;  1 drivers
L_0x120068d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7be980_0 .net/2u *"_ivl_276", 13 0, L_0x120068d00;  1 drivers
v0x12c7bea30_0 .net *"_ivl_278", 13 0, L_0x12c7cb7e0;  1 drivers
v0x12c7beae0_0 .net *"_ivl_28", 31 0, L_0x12c7c4330;  1 drivers
L_0x1200681c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7beb90_0 .net *"_ivl_31", 25 0, L_0x1200681c0;  1 drivers
L_0x120068208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c7bec40_0 .net/2u *"_ivl_32", 31 0, L_0x120068208;  1 drivers
v0x12c7becf0_0 .net *"_ivl_34", 0 0, L_0x12c7c4420;  1 drivers
v0x12c7bed90_0 .net *"_ivl_4", 31 0, L_0x12c7c3bd0;  1 drivers
v0x12c7bee40_0 .net *"_ivl_41", 2 0, L_0x12c7c4700;  1 drivers
L_0x120068250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12c7beef0_0 .net/2u *"_ivl_42", 2 0, L_0x120068250;  1 drivers
v0x12c7befa0_0 .net *"_ivl_47", 2 0, L_0x12c7c49e0;  1 drivers
L_0x120068298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12c7bf050_0 .net/2u *"_ivl_48", 2 0, L_0x120068298;  1 drivers
v0x12c7bf100_0 .net *"_ivl_53", 0 0, L_0x12c7c4bd0;  1 drivers
v0x12c7bf1a0_0 .net *"_ivl_55", 0 0, L_0x12c7c4a80;  1 drivers
v0x12c7bf240_0 .net *"_ivl_57", 0 0, L_0x12c7c4d50;  1 drivers
v0x12c7bf2e0_0 .net *"_ivl_59", 0 0, L_0x12c7c4e80;  1 drivers
v0x12c7bf380_0 .net *"_ivl_61", 0 0, L_0x12c7c4fa0;  1 drivers
v0x12c7bf420_0 .net *"_ivl_65", 2 0, L_0x12c7c5160;  1 drivers
L_0x1200682e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12c7bf4d0_0 .net/2u *"_ivl_66", 2 0, L_0x1200682e0;  1 drivers
L_0x120068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bf580_0 .net *"_ivl_7", 25 0, L_0x120068010;  1 drivers
v0x12c7bf630_0 .net *"_ivl_70", 31 0, L_0x12c7c53f0;  1 drivers
L_0x120068328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bf6e0_0 .net *"_ivl_73", 25 0, L_0x120068328;  1 drivers
L_0x120068370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c7bf790_0 .net/2u *"_ivl_74", 31 0, L_0x120068370;  1 drivers
v0x12c7bf840_0 .net *"_ivl_76", 0 0, L_0x12c7c5490;  1 drivers
v0x12c7bf8e0_0 .net *"_ivl_78", 31 0, L_0x12c7c5650;  1 drivers
L_0x120068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bf990_0 .net/2u *"_ivl_8", 31 0, L_0x120068058;  1 drivers
L_0x1200683b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bfa40_0 .net *"_ivl_81", 25 0, L_0x1200683b8;  1 drivers
L_0x120068400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c7bfaf0_0 .net/2u *"_ivl_82", 31 0, L_0x120068400;  1 drivers
v0x12c7bfba0_0 .net *"_ivl_84", 0 0, L_0x12c7c56f0;  1 drivers
v0x12c7bfc40_0 .net *"_ivl_87", 0 0, L_0x12c7c55b0;  1 drivers
v0x12c7bfcf0_0 .net *"_ivl_88", 31 0, L_0x12c7c58c0;  1 drivers
L_0x120068448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7bfda0_0 .net *"_ivl_91", 30 0, L_0x120068448;  1 drivers
L_0x120068490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c7bfe50_0 .net/2u *"_ivl_92", 31 0, L_0x120068490;  1 drivers
v0x12c7bff00_0 .net *"_ivl_94", 0 0, L_0x12c7c5810;  1 drivers
v0x12c7bffa0_0 .net *"_ivl_97", 0 0, L_0x12c7c5be0;  1 drivers
v0x12c7c0040_0 .net "active", 0 0, L_0x12c7cba20;  alias, 1 drivers
v0x12c7c00e0_0 .net "alu_op1", 31 0, L_0x12c7c9410;  1 drivers
v0x12c7c0180_0 .net "alu_op2", 31 0, L_0x12c7c9500;  1 drivers
v0x12c7c0220_0 .net "alui_instr", 0 0, L_0x12c7c4af0;  1 drivers
v0x12c7c02c0_0 .net "b_flag", 0 0, v0x12c7b73a0_0;  1 drivers
v0x12c7c0370_0 .net "b_imm", 17 0, L_0x12c7cb550;  1 drivers
v0x12c7c0400_0 .net "b_offset", 31 0, L_0x12c7cb940;  1 drivers
v0x12c7c0490_0 .net "clk", 0 0, v0x12c7c27a0_0;  1 drivers
v0x12c7c0520_0 .net "clk_enable", 0 0, v0x12c7c28b0_0;  1 drivers
v0x12c7c05b0_0 .var "cpu_active", 0 0;
v0x12c7c0640_0 .var "curr_addr", 31 0;
v0x12c7c06d0_0 .var "data_address", 31 0;
v0x12c7c0770_0 .net "data_read", 0 0, L_0x12c7cb060;  alias, 1 drivers
v0x12c7c0810_0 .net "data_readdata", 31 0, v0x12c7c2a60_0;  1 drivers
v0x12c7c08f0_0 .net "data_write", 0 0, L_0x12c7caaf0;  alias, 1 drivers
v0x12c7c0990_0 .net "data_writedata", 31 0, v0x12c7b94e0_0;  alias, 1 drivers
v0x12c7c0a30_0 .var "delay_slot", 31 0;
v0x12c7c0ad0_0 .net "effective_addr", 31 0, v0x12c7b7760_0;  1 drivers
v0x12c7c0b70_0 .net "funct_code", 5 0, L_0x12c7c3b30;  1 drivers
v0x12c7c0c20_0 .net "hi_out", 31 0, v0x12c7b98a0_0;  1 drivers
v0x12c7c0ce0_0 .net "hl_reg_enable", 0 0, L_0x12c7c8d20;  1 drivers
v0x12c7c0db0_0 .net "instr_address", 31 0, L_0x12c7cbb50;  alias, 1 drivers
v0x12c7c0e50_0 .net "instr_opcode", 5 0, L_0x12c7c39d0;  1 drivers
v0x12c7c0ef0_0 .net "instr_readdata", 31 0, v0x12c7c2d60_0;  1 drivers
v0x12c7c0fc0_0 .net "j_imm", 0 0, L_0x12c7c67a0;  1 drivers
v0x12c7c1060_0 .net "j_reg", 0 0, L_0x12c7c7170;  1 drivers
v0x12c7c1100_0 .net "link_const", 0 0, L_0x12c7c5cd0;  1 drivers
v0x12c7c11a0_0 .net "link_reg", 0 0, L_0x12c7c6240;  1 drivers
v0x12c7c1240_0 .net "lo_out", 31 0, v0x12c7b9fd0_0;  1 drivers
v0x12c7c12e0_0 .net "load_data", 31 0, v0x12c7b8850_0;  1 drivers
v0x12c7c1390_0 .net "load_instr", 0 0, L_0x12c7c4900;  1 drivers
v0x12c7c1420_0 .net "lw", 0 0, L_0x12c7c3e20;  1 drivers
v0x12c7c14c0_0 .net "mfhi", 0 0, L_0x12c7c7590;  1 drivers
v0x12c7c1560_0 .net "mflo", 0 0, L_0x12c7c78b0;  1 drivers
v0x12c7c1600_0 .net "movefrom", 0 0, L_0x12c7c4560;  1 drivers
v0x12c7c16a0_0 .net "muldiv", 0 0, L_0x12c7c7260;  1 drivers
v0x12c7c1740_0 .var "next_delay_slot", 31 0;
v0x12c7c17f0_0 .net "partial_store", 0 0, L_0x12c7ca760;  1 drivers
v0x12c7c1890_0 .net "r_format", 0 0, L_0x12c7c3d00;  1 drivers
v0x12c7c1930_0 .net "reg_a_read_data", 31 0, L_0x12c7c9000;  1 drivers
v0x12c7c19f0_0 .net "reg_a_read_index", 4 0, L_0x12c7c7e90;  1 drivers
v0x12c7c1aa0_0 .net "reg_b_read_data", 31 0, L_0x12c7c92b0;  1 drivers
v0x12c7c1b30_0 .net "reg_b_read_index", 4 0, L_0x12c7c7ad0;  1 drivers
v0x12c7c1bf0_0 .net "reg_dst", 0 0, L_0x12c7c4650;  1 drivers
v0x12c7c1c80_0 .net "reg_write", 0 0, L_0x12c7c5050;  1 drivers
v0x12c7c1d20_0 .net "reg_write_data", 31 0, L_0x12c7c8c80;  1 drivers
v0x12c7c1de0_0 .net "reg_write_enable", 0 0, L_0x12c7c8520;  1 drivers
v0x12c7c1e90_0 .net "reg_write_index", 4 0, L_0x12c7c8350;  1 drivers
v0x12c7c1f40_0 .net "register_v0", 31 0, L_0x12c7c93a0;  alias, 1 drivers
v0x12c7c1ff0_0 .net "reset", 0 0, v0x12c7c2ec0_0;  1 drivers
v0x12c7c2080_0 .net "result", 31 0, v0x12c7b7bb0_0;  1 drivers
v0x12c7c2130_0 .net "result_hi", 31 0, v0x12c7b7550_0;  1 drivers
v0x12c7c2200_0 .net "result_lo", 31 0, v0x12c7b76b0_0;  1 drivers
v0x12c7c22d0_0 .net "sb", 0 0, L_0x12c7caba0;  1 drivers
v0x12c7c2360_0 .net "sh", 0 0, L_0x12c7cac40;  1 drivers
v0x12c7c23f0_0 .var "state", 0 0;
v0x12c7c2490_0 .net "store_instr", 0 0, L_0x12c7c5220;  1 drivers
v0x12c7c2530_0 .net "sw", 0 0, L_0x12c7c3f90;  1 drivers
E_0x12c7b6a80/0 .event edge, v0x12c7b73a0_0, v0x12c7c0a30_0, v0x12c7c0400_0, v0x12c7c0fc0_0;
E_0x12c7b6a80/1 .event edge, v0x12c7b7600_0, v0x12c7c1060_0, v0x12c7bac90_0;
E_0x12c7b6a80 .event/or E_0x12c7b6a80/0, E_0x12c7b6a80/1;
E_0x12c7b6af0 .event edge, v0x12c7b91c0_0, v0x12c7b7760_0;
L_0x12c7c39d0 .part v0x12c7c2d60_0, 26, 6;
L_0x12c7c3b30 .part v0x12c7c2d60_0, 0, 6;
L_0x12c7c3bd0 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x120068010;
L_0x12c7c3d00 .cmp/eq 32, L_0x12c7c3bd0, L_0x120068058;
L_0x12c7c3e20 .cmp/eq 6, L_0x12c7c39d0, L_0x1200680a0;
L_0x12c7c3f90 .cmp/eq 6, L_0x12c7c39d0, L_0x1200680e8;
L_0x12c7c4070 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x120068130;
L_0x12c7c4210 .cmp/eq 32, L_0x12c7c4070, L_0x120068178;
L_0x12c7c4330 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x1200681c0;
L_0x12c7c4420 .cmp/eq 32, L_0x12c7c4330, L_0x120068208;
L_0x12c7c4700 .part L_0x12c7c39d0, 3, 3;
L_0x12c7c4900 .cmp/eq 3, L_0x12c7c4700, L_0x120068250;
L_0x12c7c49e0 .part L_0x12c7c39d0, 3, 3;
L_0x12c7c4af0 .cmp/eq 3, L_0x12c7c49e0, L_0x120068298;
L_0x12c7c4bd0 .reduce/nor L_0x12c7c7260;
L_0x12c7c5160 .part L_0x12c7c39d0, 3, 3;
L_0x12c7c5220 .cmp/eq 3, L_0x12c7c5160, L_0x1200682e0;
L_0x12c7c53f0 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x120068328;
L_0x12c7c5490 .cmp/eq 32, L_0x12c7c53f0, L_0x120068370;
L_0x12c7c5650 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x1200683b8;
L_0x12c7c56f0 .cmp/eq 32, L_0x12c7c5650, L_0x120068400;
L_0x12c7c55b0 .part v0x12c7c2d60_0, 20, 1;
L_0x12c7c58c0 .concat [ 1 31 0 0], L_0x12c7c55b0, L_0x120068448;
L_0x12c7c5810 .cmp/eq 32, L_0x12c7c58c0, L_0x120068490;
L_0x12c7c5e50 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x1200684d8;
L_0x12c7c59c0 .cmp/eq 32, L_0x12c7c5e50, L_0x120068520;
L_0x12c7c6040 .part v0x12c7c2d60_0, 0, 6;
L_0x12c7c5ef0 .cmp/eq 6, L_0x12c7c6040, L_0x120068568;
L_0x12c7c6370 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x1200685b0;
L_0x12c7c60e0 .cmp/eq 32, L_0x12c7c6370, L_0x1200685f8;
L_0x12c7c6580 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x120068640;
L_0x12c7c6410 .cmp/eq 32, L_0x12c7c6580, L_0x120068688;
L_0x12c7c68f0 .concat [ 6 26 0 0], L_0x12c7c39d0, L_0x1200686d0;
L_0x12c7c6660 .cmp/eq 32, L_0x12c7c68f0, L_0x120068718;
L_0x12c7c6ca0 .part v0x12c7c2d60_0, 0, 6;
L_0x12c7c6b90 .cmp/eq 6, L_0x12c7c6ca0, L_0x120068760;
L_0x12c7c6f60 .part v0x12c7c2d60_0, 0, 6;
L_0x12c7c6e40 .cmp/eq 6, L_0x12c7c6f60, L_0x1200687a8;
L_0x12c7c72d0 .part L_0x12c7c3b30, 3, 2;
L_0x12c7c7000 .cmp/eq 2, L_0x12c7c72d0, L_0x1200687f0;
L_0x12c7c74b0 .cmp/eq 6, L_0x12c7c3b30, L_0x120068838;
L_0x12c7c76e0 .cmp/eq 6, L_0x12c7c3b30, L_0x120068880;
L_0x12c7c79f0 .cmp/eq 6, L_0x12c7c3b30, L_0x1200688c8;
L_0x12c7c5ac0 .cmp/eq 6, L_0x12c7c3b30, L_0x120068910;
L_0x12c7c7e90 .part v0x12c7c2d60_0, 21, 5;
L_0x12c7c7ad0 .part v0x12c7c2d60_0, 16, 5;
L_0x12c7c80e0 .part v0x12c7c2d60_0, 11, 5;
L_0x12c7c7f70 .part v0x12c7c2d60_0, 16, 5;
L_0x12c7c8010 .functor MUXZ 5, L_0x12c7c7f70, L_0x12c7c80e0, L_0x12c7c4650, C4<>;
L_0x12c7c8350 .functor MUXZ 5, L_0x12c7c8010, L_0x120068958, L_0x12c7c5cd0, C4<>;
L_0x12c7c7640 .arith/sum 32, v0x12c7c0a30_0, L_0x1200689a0;
L_0x12c7c8180 .functor MUXZ 32, v0x12c7b7bb0_0, v0x12c7b8850_0, L_0x12c7c4900, C4<>;
L_0x12c7c89f0 .functor MUXZ 32, L_0x12c7c8180, v0x12c7b9fd0_0, L_0x12c7c78b0, C4<>;
L_0x12c7c88b0 .functor MUXZ 32, L_0x12c7c89f0, v0x12c7b98a0_0, L_0x12c7c7590, C4<>;
L_0x12c7c8c80 .functor MUXZ 32, L_0x12c7c88b0, L_0x12c7c7640, L_0x12c7c8650, C4<>;
L_0x12c7ca620 .concat [ 1 31 0 0], v0x12c7c23f0_0, L_0x120068ac0;
L_0x12c7ca6c0 .cmp/eq 32, L_0x12c7ca620, L_0x120068b08;
L_0x12c7caba0 .cmp/eq 6, L_0x12c7c39d0, L_0x120068b50;
L_0x12c7cac40 .cmp/eq 6, L_0x12c7c39d0, L_0x120068b98;
L_0x12c7ca850 .reduce/nor v0x12c7c23f0_0;
L_0x12c7cb490 .part v0x12c7c2d60_0, 0, 16;
L_0x12c7cad20 .concat [ 16 2 0 0], L_0x12c7cb490, L_0x120068c28;
L_0x12c7cb740 .part L_0x12c7cad20, 0, 16;
L_0x12c7cb550 .concat [ 2 16 0 0], L_0x120068c70, L_0x12c7cb740;
L_0x12c7cb670 .part L_0x12c7cb550, 17, 1;
L_0x12c7cb7e0 .functor MUXZ 14, L_0x120068d00, L_0x120068cb8, L_0x12c7cb670, C4<>;
L_0x12c7cb940 .concat [ 18 14 0 0], L_0x12c7cb550, L_0x12c7cb7e0;
S_0x12c7b6b20 .scope module, "cpu_alu" "alu" 4 134, 5 1 0, S_0x12c7b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12c7b6e70_0 .net *"_ivl_10", 15 0, L_0x12c7c9e00;  1 drivers
L_0x120068a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7b6f30_0 .net/2u *"_ivl_14", 15 0, L_0x120068a78;  1 drivers
v0x12c7b6fe0_0 .net *"_ivl_17", 15 0, L_0x12c7c9f40;  1 drivers
v0x12c7b70a0_0 .net *"_ivl_5", 0 0, L_0x12c7c9750;  1 drivers
v0x12c7b7150_0 .net *"_ivl_6", 15 0, L_0x12c7c6d40;  1 drivers
v0x12c7b7240_0 .net *"_ivl_9", 15 0, L_0x12c7c9b00;  1 drivers
v0x12c7b72f0_0 .net "addr_rt", 4 0, L_0x12c7ca1b0;  1 drivers
v0x12c7b73a0_0 .var "b_flag", 0 0;
v0x12c7b7440_0 .net "funct", 5 0, L_0x12c7c8740;  1 drivers
v0x12c7b7550_0 .var "hi", 31 0;
v0x12c7b7600_0 .net "instructionword", 31 0, v0x12c7c2d60_0;  alias, 1 drivers
v0x12c7b76b0_0 .var "lo", 31 0;
v0x12c7b7760_0 .var "memaddroffset", 31 0;
v0x12c7b7810_0 .var "multresult", 63 0;
v0x12c7b78c0_0 .net "op1", 31 0, L_0x12c7c9410;  alias, 1 drivers
v0x12c7b7970_0 .net "op2", 31 0, L_0x12c7c9500;  alias, 1 drivers
v0x12c7b7a20_0 .net "opcode", 5 0, L_0x12c7c96b0;  1 drivers
v0x12c7b7bb0_0 .var "result", 31 0;
v0x12c7b7c40_0 .net "shamt", 4 0, L_0x12c7ca110;  1 drivers
v0x12c7b7cf0_0 .net/s "sign_op1", 31 0, L_0x12c7c9410;  alias, 1 drivers
v0x12c7b7db0_0 .net/s "sign_op2", 31 0, L_0x12c7c9500;  alias, 1 drivers
v0x12c7b7e40_0 .net "simmediatedata", 31 0, L_0x12c7c9ea0;  1 drivers
v0x12c7b7ed0_0 .net "simmediatedatas", 31 0, L_0x12c7c9ea0;  alias, 1 drivers
v0x12c7b7f60_0 .net "uimmediatedata", 31 0, L_0x12c7c9fe0;  1 drivers
v0x12c7b7ff0_0 .net "unsign_op1", 31 0, L_0x12c7c9410;  alias, 1 drivers
v0x12c7b80c0_0 .net "unsign_op2", 31 0, L_0x12c7c9500;  alias, 1 drivers
v0x12c7b81a0_0 .var "unsigned_result", 31 0;
E_0x12c7b6de0/0 .event edge, v0x12c7b7a20_0, v0x12c7b78c0_0, v0x12c7b7e40_0, v0x12c7b7440_0;
E_0x12c7b6de0/1 .event edge, v0x12c7b7970_0, v0x12c7b7c40_0, v0x12c7b7810_0, v0x12c7b72f0_0;
E_0x12c7b6de0/2 .event edge, v0x12c7b7f60_0, v0x12c7b81a0_0;
E_0x12c7b6de0 .event/or E_0x12c7b6de0/0, E_0x12c7b6de0/1, E_0x12c7b6de0/2;
L_0x12c7c96b0 .part v0x12c7c2d60_0, 26, 6;
L_0x12c7c8740 .part v0x12c7c2d60_0, 0, 6;
L_0x12c7c9750 .part v0x12c7c2d60_0, 15, 1;
LS_0x12c7c6d40_0_0 .concat [ 1 1 1 1], L_0x12c7c9750, L_0x12c7c9750, L_0x12c7c9750, L_0x12c7c9750;
LS_0x12c7c6d40_0_4 .concat [ 1 1 1 1], L_0x12c7c9750, L_0x12c7c9750, L_0x12c7c9750, L_0x12c7c9750;
LS_0x12c7c6d40_0_8 .concat [ 1 1 1 1], L_0x12c7c9750, L_0x12c7c9750, L_0x12c7c9750, L_0x12c7c9750;
LS_0x12c7c6d40_0_12 .concat [ 1 1 1 1], L_0x12c7c9750, L_0x12c7c9750, L_0x12c7c9750, L_0x12c7c9750;
L_0x12c7c6d40 .concat [ 4 4 4 4], LS_0x12c7c6d40_0_0, LS_0x12c7c6d40_0_4, LS_0x12c7c6d40_0_8, LS_0x12c7c6d40_0_12;
L_0x12c7c9b00 .part v0x12c7c2d60_0, 0, 16;
L_0x12c7c9e00 .concat [ 16 0 0 0], L_0x12c7c9b00;
L_0x12c7c9ea0 .concat [ 16 16 0 0], L_0x12c7c9e00, L_0x12c7c6d40;
L_0x12c7c9f40 .part v0x12c7c2d60_0, 0, 16;
L_0x12c7c9fe0 .concat [ 16 16 0 0], L_0x12c7c9f40, L_0x120068a78;
L_0x12c7ca110 .part v0x12c7c2d60_0, 6, 5;
L_0x12c7ca1b0 .part v0x12c7c2d60_0, 16, 5;
S_0x12c7b82f0 .scope module, "cpu_load_block" "load_block" 4 147, 6 1 0, S_0x12c7b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x12c7b8590_0 .net "address", 31 0, v0x12c7b7760_0;  alias, 1 drivers
v0x12c7b8640_0 .net "datafromMem", 31 0, v0x12c7c2a60_0;  alias, 1 drivers
v0x12c7b86e0_0 .net "instr_word", 31 0, v0x12c7c2d60_0;  alias, 1 drivers
v0x12c7b87b0_0 .net "opcode", 5 0, L_0x12c7ca2b0;  1 drivers
v0x12c7b8850_0 .var "out_transformed", 31 0;
v0x12c7b8940_0 .net "regword", 31 0, L_0x12c7c92b0;  alias, 1 drivers
v0x12c7b89f0_0 .net "whichbyte", 1 0, L_0x12c7ca350;  1 drivers
E_0x12c7b8530/0 .event edge, v0x12c7b87b0_0, v0x12c7b8640_0, v0x12c7b89f0_0, v0x12c7b7600_0;
E_0x12c7b8530/1 .event edge, v0x12c7b8940_0;
E_0x12c7b8530 .event/or E_0x12c7b8530/0, E_0x12c7b8530/1;
L_0x12c7ca2b0 .part v0x12c7c2d60_0, 26, 6;
L_0x12c7ca350 .part v0x12c7b7760_0, 0, 2;
S_0x12c7b8b20 .scope module, "dut" "store_block" 4 204, 7 1 0, S_0x12c7b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12c7b8dc0_0 .net *"_ivl_1", 1 0, L_0x12c7cb250;  1 drivers
L_0x120068be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c7b8e80_0 .net *"_ivl_5", 0 0, L_0x120068be0;  1 drivers
v0x12c7b8f30_0 .net "bytenum", 2 0, L_0x12c7caf00;  1 drivers
v0x12c7b8ff0_0 .net "dataword", 31 0, v0x12c7c2a60_0;  alias, 1 drivers
v0x12c7b90b0_0 .net "eff_addr", 31 0, v0x12c7b7760_0;  alias, 1 drivers
v0x12c7b91c0_0 .net "opcode", 5 0, L_0x12c7c39d0;  alias, 1 drivers
v0x12c7b9250_0 .net "regbyte", 7 0, L_0x12c7cb330;  1 drivers
v0x12c7b9300_0 .net "reghalfword", 15 0, L_0x12c7cb3d0;  1 drivers
v0x12c7b93b0_0 .net "regword", 31 0, L_0x12c7c92b0;  alias, 1 drivers
v0x12c7b94e0_0 .var "storedata", 31 0;
E_0x12c7b8d60/0 .event edge, v0x12c7b91c0_0, v0x12c7b8940_0, v0x12c7b8f30_0, v0x12c7b9250_0;
E_0x12c7b8d60/1 .event edge, v0x12c7b8640_0, v0x12c7b9300_0;
E_0x12c7b8d60 .event/or E_0x12c7b8d60/0, E_0x12c7b8d60/1;
L_0x12c7cb250 .part v0x12c7b7760_0, 0, 2;
L_0x12c7caf00 .concat [ 2 1 0 0], L_0x12c7cb250, L_0x120068be0;
L_0x12c7cb330 .part L_0x12c7c92b0, 0, 8;
L_0x12c7cb3d0 .part L_0x12c7c92b0, 0, 16;
S_0x12c7b95b0 .scope module, "hi" "hl_reg" 4 171, 8 1 0, S_0x12c7b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12c7b97f0_0 .net "clk", 0 0, v0x12c7c27a0_0;  alias, 1 drivers
v0x12c7b98a0_0 .var "data", 31 0;
v0x12c7b9950_0 .net "data_in", 31 0, v0x12c7b7550_0;  alias, 1 drivers
v0x12c7b9a20_0 .net "data_out", 31 0, v0x12c7b98a0_0;  alias, 1 drivers
v0x12c7b9ac0_0 .net "enable", 0 0, L_0x12c7c8d20;  alias, 1 drivers
v0x12c7b9ba0_0 .net "reset", 0 0, v0x12c7c2ec0_0;  alias, 1 drivers
S_0x12c7b9cc0 .scope module, "lo" "hl_reg" 4 163, 8 1 0, S_0x12c7b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12c7b9f40_0 .net "clk", 0 0, v0x12c7c27a0_0;  alias, 1 drivers
v0x12c7b9fd0_0 .var "data", 31 0;
v0x12c7ba060_0 .net "data_in", 31 0, v0x12c7b76b0_0;  alias, 1 drivers
v0x12c7ba130_0 .net "data_out", 31 0, v0x12c7b9fd0_0;  alias, 1 drivers
v0x12c7ba1d0_0 .net "enable", 0 0, L_0x12c7c8d20;  alias, 1 drivers
v0x12c7ba2a0_0 .net "reset", 0 0, v0x12c7c2ec0_0;  alias, 1 drivers
S_0x12c7ba3b0 .scope module, "register" "regfile" 4 105, 9 1 0, S_0x12c7b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12c7c9000 .functor BUFZ 32, L_0x12c7c8b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c7c92b0 .functor BUFZ 32, L_0x12c7c90f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c7bb040_2 .array/port v0x12c7bb040, 2;
L_0x12c7c93a0 .functor BUFZ 32, v0x12c7bb040_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c7ba6e0_0 .net *"_ivl_0", 31 0, L_0x12c7c8b90;  1 drivers
v0x12c7ba7a0_0 .net *"_ivl_10", 6 0, L_0x12c7c9190;  1 drivers
L_0x120068a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c7ba840_0 .net *"_ivl_13", 1 0, L_0x120068a30;  1 drivers
v0x12c7ba8e0_0 .net *"_ivl_2", 6 0, L_0x12c7c8ee0;  1 drivers
L_0x1200689e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c7ba990_0 .net *"_ivl_5", 1 0, L_0x1200689e8;  1 drivers
v0x12c7baa80_0 .net *"_ivl_8", 31 0, L_0x12c7c90f0;  1 drivers
v0x12c7bab30_0 .net "r_clk", 0 0, v0x12c7c27a0_0;  alias, 1 drivers
v0x12c7bac00_0 .net "r_clk_enable", 0 0, v0x12c7c28b0_0;  alias, 1 drivers
v0x12c7bac90_0 .net "read_data1", 31 0, L_0x12c7c9000;  alias, 1 drivers
v0x12c7bada0_0 .net "read_data2", 31 0, L_0x12c7c92b0;  alias, 1 drivers
v0x12c7bae30_0 .net "read_reg1", 4 0, L_0x12c7c7e90;  alias, 1 drivers
v0x12c7baee0_0 .net "read_reg2", 4 0, L_0x12c7c7ad0;  alias, 1 drivers
v0x12c7baf90_0 .net "register_v0", 31 0, L_0x12c7c93a0;  alias, 1 drivers
v0x12c7bb040 .array "registers", 0 31, 31 0;
v0x12c7bb3e0_0 .net "reset", 0 0, v0x12c7c2ec0_0;  alias, 1 drivers
v0x12c7bb4b0_0 .net "write_control", 0 0, L_0x12c7c8520;  alias, 1 drivers
v0x12c7bb540_0 .net "write_data", 31 0, L_0x12c7c8c80;  alias, 1 drivers
v0x12c7bb6d0_0 .net "write_reg", 4 0, L_0x12c7c8350;  alias, 1 drivers
L_0x12c7c8b90 .array/port v0x12c7bb040, L_0x12c7c8ee0;
L_0x12c7c8ee0 .concat [ 5 2 0 0], L_0x12c7c7e90, L_0x1200689e8;
L_0x12c7c90f0 .array/port v0x12c7bb040, L_0x12c7c9190;
L_0x12c7c9190 .concat [ 5 2 0 0], L_0x12c7c7ad0, L_0x120068a30;
S_0x12c7a2ce0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x12c78e9f0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x120033520 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c7c2fd0_0 .net "in", 31 0, o0x120033520;  0 drivers
v0x12c7c3060_0 .var "out", 31 0;
S_0x12c7a1f70 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1200335e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c7c30f0_0 .net "clk", 0 0, o0x1200335e0;  0 drivers
o0x120033610 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c7c3180_0 .net "data_address", 31 0, o0x120033610;  0 drivers
o0x120033640 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c7c3230_0 .net "data_read", 0 0, o0x120033640;  0 drivers
v0x12c7c32e0_0 .var "data_readdata", 31 0;
o0x1200336a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c7c3390_0 .net "data_write", 0 0, o0x1200336a0;  0 drivers
o0x1200336d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c7c3470_0 .net "data_writedata", 31 0, o0x1200336d0;  0 drivers
S_0x12c774140 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x120033820 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c7c35b0_0 .net "clk", 0 0, o0x120033820;  0 drivers
v0x12c7c3660_0 .var "curr_addr", 31 0;
o0x120033880 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c7c3710_0 .net "enable", 0 0, o0x120033880;  0 drivers
o0x1200338b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c7c37c0_0 .net "next_addr", 31 0, o0x1200338b0;  0 drivers
o0x1200338e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c7c3870_0 .net "reset", 0 0, o0x1200338e0;  0 drivers
E_0x12c7ad950 .event posedge, v0x12c7c35b0_0;
    .scope S_0x12c7ba3b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c7bb040, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12c7ba3b0;
T_1 ;
    %wait E_0x12c7a16f0;
    %load/vec4 v0x12c7bb3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12c7bac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12c7bb4b0_0;
    %load/vec4 v0x12c7bb6d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12c7bb540_0;
    %load/vec4 v0x12c7bb6d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7bb040, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12c7b6b20;
T_2 ;
    %wait E_0x12c7b6de0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %load/vec4 v0x12c7b7a20_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7e40_0;
    %add;
    %store/vec4 v0x12c7b7760_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x12c7b7a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x12c7b7440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x12c7b7db0_0;
    %ix/getv 4, v0x12c7b7c40_0;
    %shiftl 4;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x12c7b7db0_0;
    %ix/getv 4, v0x12c7b7c40_0;
    %shiftr 4;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x12c7b7db0_0;
    %ix/getv 4, v0x12c7b7c40_0;
    %shiftr/s 4;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x12c7b7db0_0;
    %load/vec4 v0x12c7b7ff0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x12c7b7db0_0;
    %load/vec4 v0x12c7b7ff0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x12c7b7db0_0;
    %load/vec4 v0x12c7b7ff0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x12c7b7cf0_0;
    %pad/s 64;
    %load/vec4 v0x12c7b7db0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12c7b7810_0, 0, 64;
    %load/vec4 v0x12c7b7810_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12c7b7550_0, 0, 32;
    %load/vec4 v0x12c7b7810_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12c7b76b0_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x12c7b7ff0_0;
    %pad/u 64;
    %load/vec4 v0x12c7b80c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12c7b7810_0, 0, 64;
    %load/vec4 v0x12c7b7810_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12c7b7550_0, 0, 32;
    %load/vec4 v0x12c7b7810_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12c7b76b0_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7db0_0;
    %mod/s;
    %store/vec4 v0x12c7b7550_0, 0, 32;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7db0_0;
    %div/s;
    %store/vec4 v0x12c7b76b0_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %mod;
    %store/vec4 v0x12c7b7550_0, 0, 32;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %div;
    %store/vec4 v0x12c7b76b0_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x12c7b78c0_0;
    %store/vec4 v0x12c7b7550_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x12c7b78c0_0;
    %store/vec4 v0x12c7b76b0_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7db0_0;
    %add;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %add;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %sub;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %and;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %or;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %xor;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %or;
    %inv;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7db0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b80c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x12c7b72f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x12c7b7cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x12c7b7cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x12c7b7cf0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x12c7b7cf0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7db0_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7970_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x12c7b7cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x12c7b7cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7b73a0_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7e40_0;
    %add;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b7e40_0;
    %add;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x12c7b7cf0_0;
    %load/vec4 v0x12c7b7e40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b7ed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b7f60_0;
    %and;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b7f60_0;
    %or;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x12c7b7ff0_0;
    %load/vec4 v0x12c7b7f60_0;
    %xor;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x12c7b7f60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c7b81a0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x12c7b81a0_0;
    %store/vec4 v0x12c7b7bb0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12c7b82f0;
T_3 ;
    %wait E_0x12c7b8530;
    %load/vec4 v0x12c7b87b0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x12c7b89f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x12c7b89f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x12c7b89f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x12c7b89f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x12c7b86e0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x12c7b89f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x12c7b8940_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x12c7b8940_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x12c7b8940_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x12c7b89f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8940_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8940_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x12c7b8640_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12c7b8940_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b8850_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12c7b9cc0;
T_4 ;
    %wait E_0x12c7a16f0;
    %load/vec4 v0x12c7ba2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c7b9fd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12c7ba1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12c7ba060_0;
    %assign/vec4 v0x12c7b9fd0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12c7b95b0;
T_5 ;
    %wait E_0x12c7a16f0;
    %load/vec4 v0x12c7b9ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c7b98a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12c7b9ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12c7b9950_0;
    %assign/vec4 v0x12c7b98a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12c7b8b20;
T_6 ;
    %wait E_0x12c7b8d60;
    %load/vec4 v0x12c7b91c0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12c7b93b0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c7b94e0_0, 4, 8;
    %load/vec4 v0x12c7b93b0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c7b94e0_0, 4, 8;
    %load/vec4 v0x12c7b93b0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c7b94e0_0, 4, 8;
    %load/vec4 v0x12c7b93b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c7b94e0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12c7b91c0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12c7b8f30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12c7b9250_0;
    %load/vec4 v0x12c7b8ff0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b94e0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12c7b8ff0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12c7b9250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8ff0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12c7b94e0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12c7b8ff0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12c7b9250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b8ff0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b94e0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12c7b8ff0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12c7b9250_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b94e0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12c7b91c0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12c7b8f30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x12c7b9300_0;
    %load/vec4 v0x12c7b8ff0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b94e0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12c7b8ff0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12c7b9300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b94e0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12c7b6730;
T_7 ;
    %wait E_0x12c7b6af0;
    %load/vec4 v0x12c7c0e50_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12c7c0ad0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12c7c06d0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12c7b6730;
T_8 ;
    %wait E_0x12c7b6a80;
    %load/vec4 v0x12c7c02c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12c7c0a30_0;
    %load/vec4 v0x12c7c0400_0;
    %add;
    %store/vec4 v0x12c7c1740_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12c7c0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x12c7c0a30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12c7c0ef0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12c7c1740_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12c7c1060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12c7c1930_0;
    %store/vec4 v0x12c7c1740_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12c7c0a30_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12c7c1740_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12c7b6730;
T_9 ;
    %wait E_0x12c7a16f0;
    %load/vec4 v0x12c7c0520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12c7c1ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12c7c0640_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12c7c0a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c7c05b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c7c23f0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12c7c05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12c7c23f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c7c23f0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x12c7c23f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c7c23f0_0, 0;
    %load/vec4 v0x12c7c0a30_0;
    %assign/vec4 v0x12c7c0640_0, 0;
    %load/vec4 v0x12c7c1740_0;
    %assign/vec4 v0x12c7c0a30_0, 0;
    %load/vec4 v0x12c7c0640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c7c05b0_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12c7b6730;
T_10 ;
    %wait E_0x12c7a16f0;
    %vpi_call/w 4 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 272 "$display", "reset=%h, clk_enable=%h", v0x12c7c1ff0_0, v0x12c7c0520_0 {0 0 0};
    %vpi_call/w 4 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x12c7c0ef0_0, v0x12c7c0040_0, v0x12c7c1de0_0 {0 0 0};
    %vpi_call/w 4 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x12c7c19f0_0, v0x12c7c1b30_0 {0 0 0};
    %vpi_call/w 4 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x12c7c1930_0, v0x12c7c1aa0_0 {0 0 0};
    %vpi_call/w 4 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x12c7c1d20_0, v0x12c7c2080_0, v0x12c7c1e90_0, v0x12c7c1390_0 {0 0 0};
    %vpi_call/w 4 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x12c7c16a0_0, v0x12c7c2200_0, v0x12c7c2130_0, v0x12c7c1240_0, v0x12c7c0c20_0 {0 0 0};
    %vpi_call/w 4 278 "$display", "b_flag=%h, b_offset=%h", v0x12c7c02c0_0, v0x12c7c0400_0 {0 0 0};
    %vpi_call/w 4 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x12c7c0640_0, v0x12c7c23f0_0, v0x12c7c0a30_0, v0x12c7c1740_0, v0x12c7c1060_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "instr_address=%h", v0x12c7c0db0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x12c7a3f30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7c27a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12c7c27a0_0;
    %inv;
    %store/vec4 v0x12c7c27a0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12c7a3f30;
T_12 ;
    %fork t_1, S_0x12c770120;
    %jmp t_0;
    .scope S_0x12c770120;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7c2ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7c28b0_0, 0, 1;
    %wait E_0x12c7a16f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7c2ec0_0, 0, 1;
    %wait E_0x12c7a16f0;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12c7b64e0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12c7b6590_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12c7b6640_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12c7ad1b0_0, 0, 16;
    %load/vec4 v0x12c7b64e0_0;
    %load/vec4 v0x12c7b6590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7b6640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c7ad1b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c7b6440_0, 0, 32;
    %load/vec4 v0x12c7b6440_0;
    %store/vec4 v0x12c7c2d60_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x12c7c2a60_0, 0, 32;
    %delay 2, 0;
    %wait E_0x12c7a16f0;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x12c7c2d60_0, 0, 32;
    %wait E_0x12c7a16f0;
    %delay 2, 0;
    %load/vec4 v0x12c7c2c50_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_12.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x12c7a3f30;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x12c774140;
T_13 ;
    %wait E_0x12c7ad950;
    %load/vec4 v0x12c7c3870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12c7c3660_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12c7c3710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12c7c37c0_0;
    %assign/vec4 v0x12c7c3660_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
