{
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 352.8,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 90.3168,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 5,
	"finish__design__instance__area__class:sequential_cell": 479.808,
	"finish__design__instance__count__class:multi_input_combinational_cell": 25,
	"finish__design__instance__area__class:multi_input_combinational_cell": 976.55,
	"finish__design__instance__count": 48,
	"finish__design__instance__area": 2029.31,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.24276,
	"finish__clock__skew__setup": 0.0031915,
	"finish__clock__skew__hold": 0.0031915,
	"finish__timing__drv__max_slew_limit": 0.872361,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.926629,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00328321,
	"finish__power__switching__total": 0.00118606,
	"finish__power__leakage__total": 2.92582e-08,
	"finish__power__total": 0.00446929,
	"finish__design__io": 9,
	"finish__design__die__area": 16570.1,
	"finish__design__core__area": 15308.7,
	"finish__design__instance__count": 109,
	"finish__design__instance__area": 2373.64,
	"finish__design__instance__count__stdcell": 109,
	"finish__design__instance__area__stdcell": 2373.64,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.155052,
	"finish__design__instance__utilization__stdcell": 0.155052,
	"finish__design__rows": 24,
	"finish__design__rows:GF018hv5v_green_sc9": 24,
	"finish__design__sites": 5424,
	"finish__design__sites:GF018hv5v_green_sc9": 5424,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}