{"Source Block": ["zipcpu/rtl/core/pipemem.v@217:228@HdlStmProcess", "\n\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\to_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n"], "Clone Blocks": [["zipcpu/rtl/core/pipemem.v@221:231", "\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n\talways @(posedge i_clk)\n\t\tif ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))\n"], ["zipcpu/rtl/core/pipemem.v@216:226", "\t\t\to_wb_we   <= 1'b0;\n\n\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\to_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n"], ["zipcpu/rtl/core/pipemem.v@214:225", "\t\t\to_wb_we   <= i_op[0];\n\t\telse if ((OPT_ZERO_ON_IDLE)&&(!cyc))\n\t\t\to_wb_we   <= 1'b0;\n\n\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\to_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n"], ["zipcpu/rtl/core/pipemem.v@219:229", "\talways @(posedge i_clk)\n\t\to_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n"], ["zipcpu/rtl/core/pipemem.v@222:232", "\talways @(posedge i_clk)\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n\talways @(posedge i_clk)\n\t\tif ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))\n\t\t\to_result <= 0;\n"], ["zipcpu/rtl/core/pipemem.v@223:234", "\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n\talways @(posedge i_clk)\n\t\tif ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))\n\t\t\to_result <= 0;\n\t\telse begin\n\t\t\tcasez(w_wreg[3:0])\n"]], "Diff Content": {"Delete": [], "Add": [[222, "\tif (i_reset)\n"], [222, "\t\to_err <= 1'b0;\n"], [222, "\telse\n"]]}}