$date
	Sun Nov 22 18:21:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Up_Down_tb $end
$scope module counter $end
$var wire 1 ! CP $end
$var wire 1 " CP1 $end
$var wire 1 # CP2 $end
$var wire 1 $ CR $end
$var wire 1 % S2 $end
$var wire 1 & S3 $end
$var wire 1 ' S6 $end
$var wire 1 ( S7 $end
$var wire 1 ) Up $end
$var wire 1 * Up_Down $end
$var wire 1 + notQ2 $end
$var wire 1 , S5 $end
$var wire 1 - S1 $end
$var wire 3 . Q [2:0] $end
$scope module FF0 $end
$var wire 1 ! CP $end
$var wire 1 $ CR $end
$var wire 1 / J $end
$var wire 1 0 K $end
$var wire 1 - Qnot $end
$var reg 1 1 Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 " CP $end
$var wire 1 $ CR $end
$var wire 1 2 J $end
$var wire 1 3 K $end
$var wire 1 , Qnot $end
$var reg 1 4 Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 # CP $end
$var wire 1 $ CR $end
$var wire 1 5 J $end
$var wire 1 6 K $end
$var wire 1 + Qnot $end
$var reg 1 7 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x7
16
15
x4
13
12
x1
10
1/
bx .
x-
x,
x+
0*
1)
x(
0'
x&
0%
1$
x#
x"
0!
$end
#5
1"
1#
1&
1(
1-
1,
1+
01
04
b0 .
07
0$
#10
1$
#20
0"
0&
0-
b1 .
11
1!
#40
0!
#60
0#
0(
0,
14
1"
1&
1-
b10 .
01
1!
#80
0!
#100
0"
0&
0-
b11 .
11
1!
#120
0!
#140
0+
17
1#
1(
1,
04
1"
1&
1-
b100 .
01
1!
#160
0!
#180
0"
0&
0-
b101 .
11
1!
#200
0!
#220
0#
0(
0,
14
1"
1&
1-
b110 .
01
1!
#240
0!
#260
0"
0&
0-
b111 .
11
1!
#280
0!
#300
1+
07
1#
1(
1,
04
1"
1&
1-
b0 .
01
1!
#320
0!
#340
0"
0&
0-
b1 .
11
1!
#360
0!
#380
0#
0(
0,
14
1"
1&
1-
b10 .
01
1!
#400
0!
#410
0+
b110 .
17
0"
0&
1#
0)
1'
1*
#420
0#
0'
1,
04
1"
1%
0-
b101 .
11
1!
#440
0!
#460
0"
0%
1-
b100 .
01
1!
#480
0!
#500
1+
07
1#
1'
0,
14
1"
1%
0-
b11 .
11
1!
#520
0!
#540
0"
0%
1-
b10 .
01
1!
#560
0!
#580
0#
0'
1,
04
1"
1%
0-
b1 .
11
1!
#600
0!
#620
0"
0%
1-
b0 .
01
1!
#640
0!
#660
0+
17
1#
1'
0,
14
1"
1%
0-
b111 .
11
1!
#680
0!
#700
0"
0%
1-
b110 .
01
1!
#720
0!
#740
0#
0'
1,
04
1"
1%
0-
b101 .
11
1!
#760
0!
#780
0"
0%
1-
b100 .
01
1!
#800
0!
#810
