// Seed: 3393077253
module module_0;
  wire id_2;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output logic id_2
    , id_7,
    output wand id_3,
    input tri id_4,
    input tri1 id_5
);
  `define pp_8 0
  always id_2 <= id_7;
  always begin
    if (1'b0)
      @(negedge 1) begin
        id_0 <= 1;
      end
    `pp_8 <= 1;
  end
  module_0(); id_9(
      1
  );
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    output supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    output wand id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8
    , id_18,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    input tri id_12,
    output tri id_13,
    output tri0 id_14,
    output uwire id_15,
    input tri1 id_16
);
  assign id_14 = (1) < 1'b0;
  module_0();
endmodule
