{"si":533.24,"autoMineThousandths":4,"siPerAttempt":2.4,"siPerNand":10,"autoMiners":3,"autoMinerRate":0.04,"saleScalingFactor":1,"cash":1085,"rDesigns":[true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,null,true,true,true],"cDesigns":[1,1,2,3,4,4,3,2,5,4,12,171,4,12,153,4,null,8,15],"upgrades":[14,3,3],"mineClicks":15650,"sellClicks":742,"totalMined":32463.24,"totalSold":26456,"firstVisit":false,"savedDesigns":["DEF TOP\n  NET A\n  NET B\n  NET Z\n  INST NAND1 NAND A B Z\n  INST TEST NAND_TEST A B Z\n  INST OUTA IO_OUT A\n  INST OUTB IO_OUT B\n  INST OUTZ IO_OUT Z\nENDDEF","DEF NOT\n  PORT IN A\n  PORT OUT Z\n  INST NOT1 NAND A A Z\n  INST OUTA IO_OUT A\n  INST EXIT IO_OUT Z\nENDDEF\n\nDEF TOP\n  NET A\n  NET Z\n  INST NOT1 NOT A Z\n  INST TEST NOT_TEST A Z\n  INST OUTA IO_OUT A\n  INST OUTZ IO_OUT Z\nENDDEF\n","DEF AND\n  PORT IN A\n  PORT IN B\n  PORT OUT Z\n  NET W\n  INST NAND1 NAND A B W\n  INST NOT1 NOT W Z\nENDDEF\n\nDEF TOP\n  NET A\n  NET B\n  NET Z\n  INST AND1 AND A B Z\n  INST TEST AND_TEST A B Z\n  INST OUTA IO_OUT A\n  INST OUTB IO_OUT B\n  INST OUTZ IO_OUT Z\nENDDEF","DEF OR\n  PORT IN A\n  PORT IN B\n  PORT OUT Z\n  NET W1\n  NET W2\n  INST NOT1 NOT A W1\n  INST NOT2 NOT B W2\n  INST NAND1 NAND W1 W2 Z\nENDDEF\n\nDEF TOP\n  NET A\n  NET B\n  NET Z\n  INST OR1 OR A B Z\n  INST TEST OR_TEST A B Z\n  INST OUTA IO_OUT A\n  INST OUTB IO_OUT B\n  INST OUTZ IO_OUT Z\nENDDEF","DEF NOR\n  PORT IN A\n  PORT IN B\n  PORT OUT Z\n  NET W1\n  NET W2\n  NET W3\n  INST NOT1 NOT A W1\n  INST NOT2 NOT B W2\n  INST NAND1 NAND W1 W2 W3\n  INST NOT3 NOT W3 Z\nENDDEF\n\nDEF TOP\n  NET A\n  NET B\n  NET Z\n  INST NOR1 NOR A B Z\n  INST TEST NOR_TEST A B Z\n  INST OUTA IO_OUT A\n  INST OUTB IO_OUT B\n  INST OUTZ IO_OUT Z\nENDDEF","DEF XOR\n  PORT IN A\n  PORT IN B\n  PORT OUT Z\n  NET WIRE_B\n  NET WIRE_L\n  NET WIRE_R\n  \n  INST NAND_B NAND A B WIRE_B\n  INST NAND_L NAND A WIRE_B WIRE_L\n  INST NAND_R NAND B WIRE_B WIRE_R\n  INST NAND_T NAND WIRE_L WIRE_R Z\nENDDEF\n\nDEF TOP\n  NET A\n  NET B\n  NET Z\n  INST XOR1 XOR A B Z\n  INST TEST XOR_TEST A B Z\n  INST OUTA IO_OUT A\n  INST OUTB IO_OUT B\n  INST OUTZ IO_OUT Z\nENDDEF","DEF TRUTH_TABLE1 \n  PORT IN A\n  PORT IN B\n  PORT OUT Z\n\n  NET iB\n  INST NOT1 NOT B iB\n  INST AND1 AND A iB Z\nENDDEF\n\n\nDEF TOP\n  NET A\n  NET B\n  NET Z\n  INST TRUTH_TABLE1 TRUTH_TABLE1 A B Z\n  INST TEST TRUTH_TABLE1_TEST A B Z\n  INST OUTA IO_OUT A\n  INST OUTB IO_OUT B\n  INST OUTZ IO_OUT Z\nENDDEF","DEF TRUTH_TABLE2\n  PORT IN A\n  PORT IN B\n  PORT IN C\n  PORT OUT Z\n  \n  NET iAC\n\n  INST GN1 NAND A C iAC\n  INST GN2 NAND iAC B Z\nENDDEF\nDEF TOP\n  NET A\n  NET B\n  NET C\n  NET Z\n  INST TRUTH_TABLE2 TRUTH_TABLE2 A B C Z\n  INST TEST TRUTH_TABLE2_TEST A B C Z\n  INST OUTA IO_OUT A\n  INST OUTB IO_OUT B\n  INST OUTC IO_OUT C\n  INST OUTZ IO_OUT Z\nENDDEF","# ~(~(B & ~(C & D)) & ~(A & ~(D & ~(C & D))))\n# ~(~(B & E) & ~(A & ~(D & E)))\nDEF TRUTH_TABLE3\n  PORT IN A\n  PORT IN B\n  PORT IN C\n  PORT IN D\n  PORT OUT Z\n  \n  NET E\n  NET DE\n  NET BE\n  NET ADE\n\n  INST N1 NAND C D E\n  INST N2 NAND D E DE\n  INST N3 NAND A DE ADE\n\n  INST N4 NAND B E BE\n  INST N5 NAND BE ADE Z\n\nENDDEF\n\nDEF TOP\n  NET A\n  NET B\n  NET C\n  NET D\n  NET Z\n  INST TRUTH_TABLE3 TRUTH_TABLE3 A B C D Z\n  INST TEST TRUTH_TABLE3_TEST A B C D Z\n  INST OUTA IO_OUT A\n  INST OUTB IO_OUT B\n  INST OUTC IO_OUT C\n  INST OUTD IO_OUT D\n  INST OUTZ IO_OUT Z\nENDDEF","DEF MUX21\n  PORT IN A\n  PORT IN B\n  PORT IN S\n  PORT OUT Z\n  \n  NET !S\n\n  NET SB\n  NET !SA\n\n  INST N1 NAND S B SB\n  INST N2 NAND S S !S\n  INST N3 NAND !S A !SA\n  INST N4 NAND !SA SB Z\nENDDEF\nDEF TOP\n  NET I0\n  NET I1\n  NET S\n  NET Z\n  INST MUX21 MUX21 I0 I1 S Z\n  INST TEST MUX21_TEST I0 I1 S Z\n  INST OUTI0 IO_OUT I0\n  INST OUTI1 IO_OUT I1\n  INST OUTS IO_OUT S\n  INST OUTZ IO_OUT Z\nENDDEF","DEF MUX41\n  PORT IN I0\n  PORT IN I1\n  PORT IN I2\n  PORT IN I3\n  PORT IN S<1:0>\n  PORT IN Z\n\n  NET MXLO\n  NET MXHI\n\n  INST M0 MUX21 I0 I1 S<0> MXLO\n  INST M1 MUX21 I2 I3 S<0> MXHI\n\n  INST M2 MUX21 MXLO MXHI S<1> Z\n\nENDDEF\n\nDEF TOP\n  NET I0\n  NET I1\n  NET I2\n  NET I3\n  NET S<1:0>\n  NET Z\n  INST MUX41 MUX41 I0 I1 I2 I3 S<1:0> Z\n  INST TEST MUX41_TEST I0 I1 I2 I3 S<1:0> Z\n  INST OUTI0 IO_OUT I0\n  INST OUTI1 IO_OUT I1\n  INST OUTI2 IO_OUT I2\n  INST OUTI3 IO_OUT I3\n  INST OUTS1 IO_OUT S<1>\n  INST OUTS0 IO_OUT S<0>\n  INST OUTZ IO_OUT Z\nENDDEF","# PART_S _S denotes that it takes in both S<X:Y> and the inverted of S<X:Y> this aves many NOT/NAND gates per mux\n\nDEF MUX21_S\n  PORT IN A\n  PORT IN B\n  PORT IN S\n  PORT IN !S\n  PORT OUT Z\n  \n  NET SB\n  NET !SA\n\n  INST N1 NAND S B SB\n  INST N3 NAND !S A !SA\n  INST N4 NAND !SA SB Z\nENDDEF\n\nDEF MUX21x8_S\n  PORT IN A<7:0>\n  PORT IN B<7:0>\n  PORT IN S\n  PORT IN !S\n  PORT OUT Z<7:0>\n  \n  INST M1 MUX21_S A<0> B<0> S !S Z<0>\n  INST M2 MUX21_S A<1> B<1> S !S Z<1>\n  INST M3 MUX21_S A<2> B<2> S !S Z<2>\n  INST M4 MUX21_S A<3> B<3> S !S Z<3>\n  INST M5 MUX21_S A<4> B<4> S !S Z<4>\n  INST M6 MUX21_S A<5> B<5> S !S Z<5>\n  INST M7 MUX21_S A<6> B<6> S !S Z<6>\n  INST M8 MUX21_S A<7> B<7> S !S Z<7>\nENDDEF\n\nDEF MUX41x8_S\n  PORT IN A<7:0>\n  PORT IN B<7:0>\n  PORT IN C<7:0>\n  PORT IN D<7:0>\n  PORT IN S<1:0>\n  PORT IN !S<1:0>\n  PORT OUT Z<7:0>\n  \n  NET MXHI<7:0>\n  NET MXLO<7:0>\n\n  INST M1 MUX21x8_S A<7:0> B<7:0> S<0> !S<0> MXLO<7:0>\n  INST M2 MUX21x8_S C<7:0> D<7:0> S<0> !S<0> MXHI<7:0>\n  INST M3 MUX21x8_S MXLO<7:0> MXHI<7:0> S<1> !S<1> Z<7:0>\nENDDEF\n\nDEF MUX81x8\n\n  PORT IN I0<7:0>\n  PORT IN I1<7:0>\n  PORT IN I2<7:0>\n  PORT IN I3<7:0>\n\n  PORT IN I4<7:0>\n  PORT IN I5<7:0>\n  PORT IN I6<7:0>\n  PORT IN I7<7:0>\n\n  PORT IN S<2:0>\n  PORT IN Z<7:0>\n\n  NET MXHI<7:0>\n  NET MXLO<7:0>\n\n  NET !S<2:0>\n\n  INST N1 NOT S<0> !S<0>\n  INST N2 NOT S<1> !S<1>\n  INST N3 NOT S<2> !S<2>\n\n  INST M1 MUX41x8_S I0<7:0> I1<7:0> I2<7:0> I3<7:0> S<1:0> !S<1:0> MXLO<7:0>\n  INST M2 MUX41x8_S I4<7:0> I5<7:0> I6<7:0> I7<7:0> S<1:0> !S<1:0> MXHI<7:0>\n\n  INST M3 MUX21x8_S MXLO<7:0> MXHI<7:0> S<2> !S<2> Z<7:0>\n\nENDDEF\n\nDEF TOP\n  NET I0<7:0>\n  NET I1<7:0>\n  NET I2<7:0>\n  NET I3<7:0>\n  NET I4<7:0>\n  NET I5<7:0>\n  NET I6<7:0>\n  NET I7<7:0>\n  NET S<2:0>\n  NET Z<7:0>\n  INST MUX81x8 MUX81x8 I0<7:0> I1<7:0> I2<7:0> I3<7:0> I4<7:0> I5<7:0> I6<7:0> I7<7:0> S<2:0> Z<7:0>\n  INST TEST MUX81x8_TEST I0<7:0> I1<7:0> I2<7:0> I3<7:0> I4<7:0> I5<7:0> I6<7:0> I7<7:0> S<2:0> Z<7:0>\n  INST OUTI0 IO_OUT8 I0<7:0>\n  INST OUTI1 IO_OUT8 I1<7:0>\n  INST OUTI2 IO_OUT8 I2<7:0>\n  INST OUTI3 IO_OUT8 I3<7:0>\n  INST OUTI4 IO_OUT8 I4<7:0>\n  INST OUTI5 IO_OUT8 I5<7:0>\n  INST OUTI6 IO_OUT8 I6<7:0>\n  INST OUTI7 IO_OUT8 I7<7:0>\n  INST OUTS2 IO_OUT S<2>\n  INST OUTS1 IO_OUT S<1>\n  INST OUTS0 IO_OUT S<0>\n  INST OUTZ IO_OUT8 Z<7:0>\nENDDEF","\nDEF DEMUX12\n  PORT IN A\n  PORT IN S\n  PORT OUT Z0\n  PORT OUT Z1\n  \n\n  # FIRE: ∼(A & S)\n  # WATER: ~(A & FIRE)\n  NET FIRE\n  NET WATER\n\n  # ∼(A & S)\n  INST N1 NAND A S FIRE\n\n  # ~(A & ∼(A & S))\n  INST N2 NAND A FIRE WATER\n\n  # A & FIRE (fire)\n  INST N3 NOT WATER Z0\n\n  # A & S\n  INST N4 NOT FIRE Z1\nENDDEF\n\nDEF TOP\n  NET A\n  NET S\n  NET Z0\n  NET Z1\n  INST DEMUX12 DEMUX12 A S Z0 Z1\n  INST TEST DEMUX12_TEST A S Z0 Z1\n  INST OUTA IO_OUT A\n  INST OUTS IO_OUT S\n  INST OUTZ0 IO_OUT Z0\n  INST OUTZ1 IO_OUT Z1\nENDDEF","DEF DEMUX14\n  PORT IN A\n  PORT IN S<1:0>\n  \n  PORT OUT Z0\n  PORT OUT Z1\n  PORT OUT Z2\n  PORT OUT Z3\n  \n  NET MXLO\n  NET MXHI\n  \n  INST DM1 DEMUX12 A S<1> MXLO MXHI\n  INST DM2 DEMUX12 MXLO S<0> Z0 Z1\n  INST DM3 DEMUX12 MXHI S<0> Z2 Z3\nENDDEF\n\nDEF TOP\n  NET A\n  NET S<1:0>\n  NET Z0\n  NET Z1\n  NET Z2\n  NET Z3\n  INST DEMUX14 DEMUX14 A S<1:0> Z0 Z1 Z2 Z3\n  INST TEST DEMUX14_TEST A S<1:0> Z0 Z1 Z2 Z3\n  INST OUTA IO_OUT A\n  INST OUTS1 IO_OUT S<1>\n  INST OUTS0 IO_OUT S<0>\n  INST OUTZ0 IO_OUT Z0\n  INST OUTZ1 IO_OUT Z1\n  INST OUTZ2 IO_OUT Z2\n  INST OUTZ3 IO_OUT Z3\nENDDEF","DEF SELECT8\n\tPORT IN S<2:0>\n\tPORT OUT Z<7:0>\n\n\tNET !S2\n\n\tINST NOT1 NOT S<2> !S2\n\n\tINST DM1 DEMUX14 !S2 S<1:0> Z<0:3>\n\tINST DM2 DEMUX14 S<2> S<1:0> Z<4:7>\nENDDEF\n\n\nDEF AND1x8\n\tPORT IN A<7:0>\n\tPORT IN B\n\n\tPORT OUT Z<7:0>\n\n\tINST AND7 AND A<7> B Z<7>\n\tINST AND6 AND A<6> B Z<6>\n\tINST AND5 AND A<5> B Z<5>\n\tINST AND4 AND A<4> B Z<4>\n\tINST AND3 AND A<3> B Z<3>\n\tINST AND2 AND A<2> B Z<2>\n\tINST AND1 AND A<1> B Z<1>\n\tINST AND0 AND A<0> B Z<0>\nENDDEF\n\nDEF DEMUX18x8\n\tPORT IN A<7:0>\n\tPORT IN S<2:0>\n\n\tPORT OUT Z0<7:0>\n\tPORT OUT Z1<7:0>\n\tPORT OUT Z2<7:0>\n\tPORT OUT Z3<7:0>\n\tPORT OUT Z4<7:0>\n\tPORT OUT Z5<7:0>\n\tPORT OUT Z6<7:0>\n\tPORT OUT Z7<7:0>\n\n\tNET SELECT<7:0>\n\tINST SEL SELECT8 S<2:0> SELECT<7:0>\n\n\tINST AND0 AND1x8 A<7:0> SELECT<0> Z0<7:0>\n\tINST AND1 AND1x8 A<7:0> SELECT<1> Z1<7:0>\n\tINST AND2 AND1x8 A<7:0> SELECT<2> Z2<7:0>\n\tINST AND3 AND1x8 A<7:0> SELECT<3> Z3<7:0>\n\n\tINST AND4 AND1x8 A<7:0> SELECT<4> Z4<7:0>\n\tINST AND5 AND1x8 A<7:0> SELECT<5> Z5<7:0>\n\tINST AND6 AND1x8 A<7:0> SELECT<6> Z6<7:0>\n\tINST AND7 AND1x8 A<7:0> SELECT<7> Z7<7:0>\n\nENDDEF\n\nDEF TOP\n  NET A<7:0>\n  NET S<2:0>\n  NET Z0<7:0>\n  NET Z1<7:0>\n  NET Z2<7:0>\n  NET Z3<7:0>\n  NET Z4<7:0>\n  NET Z5<7:0>\n  NET Z6<7:0>\n  NET Z7<7:0>\n  INST DEMUX18x8 DEMUX18x8 A<7:0> S<2:0> Z0<7:0> Z1<7:0> Z2<7:0> Z3<7:0> Z4<7:0> Z5<7:0> Z6<7:0> Z7<7:0>\n  INST TEST DEMUX18x8_TEST A<7:0> S<2:0> Z0<7:0> Z1<7:0> Z2<7:0> Z3<7:0> Z4<7:0> Z5<7:0> Z6<7:0> Z7<7:0>\n  INST OUTA IO_OUT8 A<7:0>\n  INST OUTS2 IO_OUT S<2>\n  INST OUTS1 IO_OUT S<1>\n  INST OUTS0 IO_OUT S<0>\n  INST OUTZ0 IO_OUT8 Z0<7:0>\n  INST OUTZ1 IO_OUT8 Z1<7:0>\n  INST OUTZ2 IO_OUT8 Z2<7:0>\n  INST OUTZ3 IO_OUT8 Z3<7:0>\n  INST OUTZ4 IO_OUT8 Z4<7:0>\n  INST OUTZ5 IO_OUT8 Z5<7:0>\n  INST OUTZ6 IO_OUT8 Z6<7:0>\n  INST OUTZ7 IO_OUT8 Z7<7:0>\nENDDEF","DEF SRLAT\n\tPORT IN S\n\tPORT IN R\n\n\tPORT OUT QT\n\tPORT OUT QC\n\n\tNET !S\n\tNET !R\n\n\tINST !1 NOT S !S\n\tINST !2 NOT R !R\n\n\tINST N1 NAND !S QC QT\n\tINST N2 NAND !R QT QC\nENDDEF\nDEF TOP\n  NET S\n  NET R\n  NET QT\n  NET QC\n  INST SRLAT SRLAT S R QT QC\n  INST TEST SRLAT_TEST S R QT QC\n  INST OUTS IO_OUT S\n  INST OUTR IO_OUT R\n  INST OUTQT IO_OUT QT\n  INST OUTQC IO_OUT QC\nENDDEF",null,"DEF NAND3\n\tPORT IN A\n\tPORT IN B\n\tPORT IN C\n\n\tPORT OUT Z\n\n\tNET !AB\n\tNET AB\n\n\tINST N1 NAND A B !AB\n\tINST N2 NOT !AB AB\n\tINST N3 NAND AB C Z\nENDDEF\n\nDEF SRLAT_S\n\tPORT IN !S\n\tPORT IN !R\n\n\tPORT OUT QT\n\tPORT OUT QC\n\n\tINST N1 NAND !S QC QT\n\tINST N2 NAND !R QT QC\nENDDEF\n\nDEF DFF\n\tPORT IN !D\n\tPORT IN !E\n\n\tPORT OUT QT\n\tPORT OUT QC\n\n\tNET _\n\n\t# NET !E\n\t# NET !D\n\n\t# Feedback 1\n\tNET F1\n\n\t# INST N1 NOT E !E\n\t# INST N2 NOT D !D\n\n\t# SRL1 Q -> _R of SRL3\n\tNET O1\n\t# SRL2 _Q -> _S of SRL3\n\tNET O2\n\n\t# Custom SRLat 1\n\tINST SRLN1 NAND3 O2 F1 !E O1\n\tINST SRLN2 NAND O1 !D F1\n\t\n\t# INST SRL1 SRLAT_S !E !D O1 F1\n\n\tINST SRL2 SRLAT_S F1 !E _ O2\n\tINST SRL3 SRLAT_S O2 O1 QT QC\n\nENDDEF\n\nDEF TOP\n  NET D\n  NET E\n  NET QT\n  NET QC\n  INST DFF DFF D E QT QC\n  INST TEST DFF_TEST D E QT QC\n  INST OUTD IO_OUT D\n  INST OUTE IO_OUT E\n  INST OUTQT IO_OUT QT\n  INST OUTQC IO_OUT QC\nENDDEF","DEF TFF\n\tPORT IN T\n\tPORT IN R\n\tPORT IN E\n\n\tPORT OUT QT\n\tPORT OUT QC\n\n\n\t# I & !R ---> D\n\t# I: QT ⊕ T\n\tNET !R\n\tNET D\n\tNET I\n\n\tINST N1 NOT R !R\n\n\tINST X1 XOR QT T I\n\tINST A1 AND I !R D\n\tINST DFF1 DFF D E QT QC\n\nENDDEF\n\nDEF TOP\n  NET T\n  NET R\n  NET E\n  NET QT\n  NET QC\n  INST TFF TFF T R E QT QC\n  INST TEST TFF_TEST T R E QT QC\n  INST OUTT IO_OUT T\n  INST OUTR IO_OUT R\n  INST OUTE IO_OUT E\n  INST OUTQT IO_OUT QT\n  INST OUTQC IO_OUT QC\nENDDEF","DEF BIN_TO_7SEG\n  PORT IN I<3:0>\n  NET W<22:0>\n  PORT OUT O<6:0>\n  INST NAND00 NAND I<0>  I<2>  W<0>\n  INST NAND01 NAND I<0>  I<0>  W<1>\n  INST NAND02 NAND I<1>  W<0>  W<2>\n  INST NAND03 NAND I<1>  W<2>  W<3>\n  INST NAND04 NAND W<0>  W<2>  W<4>\n  INST NAND05 NAND I<2>  W<3>  W<5>\n  INST NAND06 NAND I<3>  W<1>  W<6>\n  INST NAND07 NAND W<4>  W<6>  W<7>\n  INST NAND08 NAND I<3>  W<5>  W<8>\n  INST NAND09 NAND W<5>  W<8>  W<9>\n  INST NAND10 NAND I<3>  W<8>  W<10>\n  INST NAND11 NAND W<9>  W<10> W<11>\n  INST NAND12 NAND W<7>  W<10> W<12>\n  INST NAND13 NAND W<1>  W<11> W<13>\n  INST NAND14 NAND W<3>  W<4>  W<14>\n  INST NAND15 NAND W<11> W<14> O<0>\n  INST NAND16 NAND I<3>  W<14> W<15>\n  INST NAND17 NAND W<13> W<15> W<16>\n  INST NAND18 NAND W<12> W<16> O<4>\n  INST NAND19 NAND W<7>  W<16> W<17>\n  INST NAND20 NAND W<3>  W<12> W<18>\n  INST NAND21 NAND I<3>  W<17> W<19>\n  INST NAND22 NAND W<11> W<17> O<1>\n  INST NAND23 NAND W<17> W<18> O<3>\n  INST NAND24 NAND W<12> O<1>  O<5>\n  INST NAND25 NAND W<4>  W<18> W<20>\n  INST NAND26 NAND W<1>  O<3>  W<21>\n  INST NAND27 NAND W<19> W<21> O<2>\n  INST NAND28 NAND W<19> O<3>  W<22>\n  INST NAND29 NAND W<20> W<22> O<6>\nENDDEF\n\nDEF TOP\n  NET BIN<3:0>\n  NET A\n  NET B\n  NET C\n  NET D\n  NET E\n  NET F\n  NET G\n  INST BIN_TO_7SEG BIN_TO_7SEG BIN<3:0> A B C D E F G\n  INST TEST BIN_TO_7SEG_TEST BIN<3:0> A B C D E F G\n  INST OUTBIN IO_OUT8 false,false,false,false,BIN<3:0>\n  INST OUT7SEG IO_OUT7SEG A B C D E F G\nENDDEF"],"includePriorDesigns":true}