<!doctype html>
<html>
<head>
  <meta charset=utf-8 />
  <title>  Shibo Chen's CV |  CV</title>
  <link href="media/davewhipp-screen.css" type="text/css" rel="stylesheet" media="screen">
  <link href="media/davewhipp-print.css" type="text/css" rel="stylesheet" media="print">
</head>
<body>
  <div id="main">
    <div id="content">
    <h1 id="shibo-chen">Shibo Chen</h1>
<p>PhD Candidate, Department of Electrical Engineering and Computer Science, University of Michigan.</p>

<div id="webaddress">2260 Hayward St, Ann Arbor, MI 48109
</div>
<div id="webaddress">
<a href="chshibo@umich.edu">chshibo [at] umich [dot] edu</a>
| <a href="https://shibo.tech">https://shibo.tech</a>
</div>

<h2 id="about-me">About me</h2>

<p>I am a PhD Candidate in <a href="&quot;https://www.eecs.umich.edu/&quot;">the Department of Electrical Engineering and Computer Science</a> at <a href="&quot;https://umich.edu/&quot;">the University of Michigan</a>. I am advised <a href="a href=&quot;https://web.eecs.umich.edu/~taustin/&quot;">Prof.Todd Austin</a>. I am a student in <a href="&quot;https://www.eecs.umich.edu/celab/&quot;">the Computer Engineering Laboratory(CELAB)</a> at the University of Michigan. My field of study is computer system and architecture.</p>

<!-- ### Specialized in

Laws of motion, gravitation, minting coins, disliking [Robert Hooke](http://en.wikipedia.org/wiki/Robert_Hooke) -->

<h3 id="research-interests">Research interests</h3>

<p>Heterogeneous architecture design, agile hardware design, operating system, privacy-preserving architecture.</p>

<h2 id="education">Education</h2>
<p><code class="language-plaintext highlighter-rouge">2019 - May 2024</code>
<strong>University of Michigan, Ann Arbor, MI</strong></p>
<ul>
  <li>Doctor of Philosophy in Computer Science and Engineering</li>
  <li>GPA: 3.91</li>
  <li>Proposed Dissrtation Thesis: <em>Streamlining Heterogeneous Hardware Design</em></li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2022 - now</code>
<strong>University of Michigan, Ann Arbor, MI</strong></p>
<ul>
  <li>Graduate Certificate in Innovation &amp; Entrepreneurship</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2016 - 2019</code>
<strong>University of Michigan, Ann Arbor, MI</strong></p>
<ul>
  <li>Bachelor of Science in Computer Science with <em>High Distinction</em></li>
  <li>GPA: 3.92</li>
</ul>

<!-- `1667 - death`
__Trinity College, Cambridge__

- Fellow -->
<h2 id="industry-experience">Industry Experience</h2>
<p><code class="language-plaintext highlighter-rouge">May 2023 - August 2023</code>
<strong>Tenstorrent Inc., Santa Clara, CA</strong></p>
<ul>
  <li><em>Platform Architect Intern</em></li>
  <li>Estimated traffic on/off the chip for power analysis.</li>
  <li>Proposed and studied architecture changes that boost both multi-core performance and power efficiency.</li>
  <li>Drafted testplan for cache and fabric verification.</li>
  <li>Developed workflow for multi-core. multi-chiplet fabric traffic testing and simulation.</li>
  <li>Configured Arteris IP for non-conherent traffic.</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">May 2022 - August 2022</code>
<strong>Tenstorrent Inc., Santa Clara, CA</strong></p>
<ul>
  <li><em>Platform Architect Intern</em></li>
  <li>Participated in the architectural design of a modern server-level RISC-V multicore CPU.</li>
  <li>Developed in-house reconfigurable fabric performance model for heterogeneous multicore systems.</li>
  <li>Designed configuration semantics to represent a wide range of farbric design options.</li>
</ul>

<h2 id="teaching-experience">Teaching Experience</h2>
<p><code class="language-plaintext highlighter-rouge">August 2023 - December 2023</code>
<strong>University of Michigan, Ann Arbor, MI</strong></p>
<ul>
  <li><em>Graduate Student Instructor</em></li>
  <li>Taught and managed EECS470 Computer Architecture.</li>
  <li>Topics include out-of-order processors and speculation, memory hierarchies, branch prediction, virtual memory, cache design, multi-processors, and parallel processing including cache coherence and consistency. Emphasis on power and performance trade-offs. Groups design an advanced (e.g. out-of-order, multi-core, SMT) processor using an HDL.</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">Jan 2023 - April 2023</code>
<strong>University of Michigan, Ann Arbor, MI</strong></p>
<ul>
  <li><em>Graduate Student Instructor</em></li>
  <li>Taught and managed EECS598-9 Privacy-enhancing Technologies (PETS).</li>
  <li>Topics include differential privacy, zero-knowledge proof, multi-party computation, oblivious computing, etc. Group develop research or engineering projects with PETS.</li>
  <li>Received perfect student ratings on the overall teaching quality (5.0/5.0).</li>
</ul>

<h2 id="leadership">Leadership</h2>
<p><code class="language-plaintext highlighter-rouge">May 2022 - April 2023</code>
<strong>Computer Science and Engineering Graduate Students at UM</strong></p>
<ul>
  <li><em>President and Social Chair</em></li>
  <li>Elected to represent over 450 CSE graduate students.</li>
  <li>Managed regular communications between department leadership and CSEG leasership.</li>
  <li>Planned and oversaw student lounge refurbishment.</li>
  <li>Organized student welcome events, regular tea time, Yost skating, and other social activities.</li>
  <li>Coordinated and supported officers to fulfill responsibilities and execute new initiatives.</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">Sept 2019 - April 2022</code>
<strong>Discover-Self Mentoring Program(寻己)</strong></p>
<ul>
  <li><em>Cofounder and mentor</em></li>
  <li>Planned and cofounded the mentoring program.</li>
  <li>Mentored 13 UM freshmen and sophomore students over 1 year.</li>
  <li>Gave multiple presentations on career development.</li>
</ul>

<h2 id="awards">Awards</h2>

<p><code class="language-plaintext highlighter-rouge">2019</code>
<strong>EECS Scholar</strong></p>
<ul>
  <li>Department of Electrical Engineering and Computer Science, <em>University of Michgan</em>, Ann Arbor, Michigan</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2019</code>
<strong>University Honors</strong></p>
<ul>
  <li><em>University of Michgan</em>, Ann Arbor, Michigan</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2018</code>
<strong>James B. Angell Scholar</strong></p>
<ul>
  <li><em>University of Michgan</em>, Ann Arbor, Michigan</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2018</code>
<strong>University Honors</strong></p>
<ul>
  <li><em>University of Michgan</em>, Ann Arbor, Michigan</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2017</code>
<strong>University Honors</strong></p>
<ul>
  <li><em>University of Michgan</em>, Ann Arbor, Michigan</li>
</ul>

<h2 id="publications">Publications</h2>
<p><code class="language-plaintext highlighter-rouge">2023</code>
<strong>Security Verification of Low-Trust Architectures</strong></p>
<ul>
  <li><em>To Appear in The ACM Conference on Computer and Communications Security 2023 (CCS’23).</em></li>
  <li>Q. Tan*, Y. Fisseha*, <u>S. Chen</u>*, L. Biernacki, J.B. Jeannin, S. Malik, T. Austin.</li>
  <li>* These individuals contributed equally to the work.</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2023</code>
<strong>Zipper: Latency-Tolerant Optimizations for High-Performance Buses</strong></p>
<ul>
  <li><em>Under Submission</em></li>
  <li><u>S. Chen</u>, H. Zhang, T. Austin.</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2022</code>
<strong>Twine A Chisel Extension for Component-Level Heterogeneous Design</strong></p>
<ul>
  <li><em>In Proceedings of Design, Automation and Test in Europe Conference 2022 (DATE’22, 25% Acceptance Rate)</em></li>
  <li><u>S. Chen</u>, J. Fisseha, J.B. Jeannin, T. Austin.</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2019</code>
<strong>Morpheus: A Vulnerability-Tolerant Secure Architecture Based on Ensembles of Moving Target Defenses with Churn</strong></p>
<ul>
  <li><em>In Proceedings of 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS ‘19).</em></li>
  <li>M. Gallagher, L. Biernacki, <u>S. Chen</u>, Z. Aweke, S. Yitbarek, M. Aga, A. Harris, Z. Xu, B. Kasikci, V. Bertacco, S. Malik, M.
Tiwari, T. Austin.</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2018</code>
<strong>CommPact: Evaluating the Feasibility of Autonomous Vehicle Contracts</strong></p>
<ul>
  <li><em>In Proceedings of IEEE Vehicular Networking Conference 2018 (VNC ‘18).</em></li>
  <li>J. Erickson, <u>S. Chen</u>, M. Savich, S. Hu, M. Mao.</li>
</ul>

<h2 id="technical-reports">Technical Reports</h2>
<p><code class="language-plaintext highlighter-rouge">2019</code>
<strong>Shadowclone: Thwarting and Detecting DOP Attacks with Stack Layout Randomization and Canary</strong></p>
<ul>
  <li>Yunjie Pan, <u>Shibo Chen</u>, Cheng Chi, Yifan Guan</li>
  <li><em>In this project, we developed a compile-time randomization technique to thwart Data-Oriented Programming attacks. Furthermore, we utilize stack canary to detect ongoing attacks. Our results show that our approach has low performance overhead on programs with few function calls. We also show that it is practically hard for attackers to succeed even under our conservative assumptions.</em></li>
</ul>

<p><strong>Deep Dive Into the Cost of Context Switch</strong></p>
<ul>
  <li><u>Shibo Chen</u>, Yu Wu, Xinyun Jiang, Wen-Jye Hu</li>
  <li><em>In this project, we identified the major components of the context swtich overhead on modern CPUs. We show that data cache misses and d-TLB misses are two major contributors of the overhead. Furthermore, we demonstrate that it requires a non-trivial effort to implement an user-level multithreading library.</em></li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2018</code>
<strong>ThundaTag: Disparate Domain Tagging to Enforce Benign Program Behavior</strong></p>
<ul>
  <li>Alex Kisil, <u>Shibo Chen</u></li>
  <li><em>In this project, we implemented and evaluated the architectural support for domain tagging. Our study shows that such design only requires negligible area overhead and induces low performance overhead.</em></li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2018</code>
<strong>An Alpha-64 Out-of-Order Processor Design</strong></p>
<ul>
  <li><u>Shibo Chen</u>, Zhen Feng, Chin-Wei Hsu, Yueying Li, Wenhao Peng</li>
  <li><em>Our team implemented a three-way superscalar alpha-64 out-of-order CPU. We are able to achieve 100MHz and IPC of 0.94 with Synopsys 90nm generic library for education under the constraint area requirements.</em></li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2018</code>
<strong>Understanding the Value of Ensemble of Moving Target Defenses in Morpheus</strong></p>
<ul>
  <li><u>Shibo Chen</u></li>
  <li><em>In this work, we studied the average time needed to penetrate a de-featured Morpheus design. The result underscores the robustness of Morpheus defenses.</em></li>
</ul>

<p><code class="language-plaintext highlighter-rouge">2018</code>
<strong>PowerSpy Upgraded: Location Tracking using Mobile Device Power Analysis</strong></p>
<ul>
  <li><u>Shibo Chen</u>, Shengtuo Hu</li>
  <li><em>In this work, we extended the original Powerspy paper to more environments. Our study shows the availability of attacker using this attack to conduct indoor tracking.</em></li>
</ul>

<!-- 
### Journals

`1669`
Newton Sir I, De analysi per æquationes numero terminorum infinitas. 

`1669`
Lectiones opticæ.

etc. etc. etc. -->

<!-- ### Patents

`2012`
Infinitesimal calculus for solutions to physics problems, [SMBC](http://www.techdirt.com/articles/20121011/09312820678/if-patents-had-been-around-time-newton.shtml) patent 001 -->

<h2 id="research-occupation">Research Occupation</h2>

<p><code class="language-plaintext highlighter-rouge">Sept 2019 - Present</code>
<strong>Graduate Student Research Assistant</strong></p>
<ul>
  <li>University of Michigan, Ann Arbor, Michigan</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">Jun 2018 - Dec 2022</code>
<strong>SRC Research Scholars</strong></p>
<ul>
  <li>SRC Research Scholars Program</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">May 2019 - August 2019</code>
<strong>Research Assistant</strong></p>
<ul>
  <li>University of Michigan, Ann Arbor, Michigan</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">May 2018 - August 2018</code>
<strong>Research Assistant</strong></p>
<ul>
  <li>University of Michigan, Ann Arbor, Michigan</li>
</ul>

<h2 id="mentoring">Mentoring</h2>
<p><code class="language-plaintext highlighter-rouge">Sept 2019 - April 2020</code>
<strong>Mentor for Discover-Self Program</strong></p>
<ul>
  <li>University of Michigan, Ann Arbor, Michigan</li>
  <li><em>Mentored over 13 first-year UM undergraduate students on career development &amp; research skills.</em></li>
</ul>

<p><code class="language-plaintext highlighter-rouge">Sept 2022 - April 2023</code>
<strong>Hailun(Shirley) Zhang</strong></p>
<ul>
  <li>Admitted to PhD program at University of Wisconsin - Madison.</li>
</ul>

<p><code class="language-plaintext highlighter-rouge">Dec 2023 - Prsent</code>
<strong>Yunjie Zhang</strong></p>
<ul>
  <li>Junior Undergraduate, University of Michigan
<!-- ### Footer --></li>
</ul>

<p>Last updated: Sept 2023</p>

    </div>
  </div>
</body>
</html>