[core]
	repositoryformatversion = 0
	filemode = true
	bare = true
	ignorecase = true
	precomposeunicode = true
[remote "origin"]
	url = https://github.com/FPGA-James/ghdl_rggen-vhdl-rtl.git
	fetch = +refs/heads/*:refs/remotes/origin/*
