{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638156700937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638156700952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 22:31:40 2021 " "Processing started: Sun Nov 28 22:31:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638156700952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638156700952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638156700952 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1638156701387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638156701811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638156701811 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Part2.v(25) " "Verilog HDL information at Part2.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/Part2.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638156712808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 3 3 " "Found 3 design units, including 3 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "Part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638156712823 ""} { "Info" "ISGN_ENTITY_NAME" "2 RateDivider " "Found entity 2: RateDivider" {  } { { "Part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/Part2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638156712823 ""} { "Info" "ISGN_ENTITY_NAME" "3 DisplayCounter " "Found entity 3: DisplayCounter" {  } { { "Part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/Part2.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638156712823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638156712823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topl.v 1 1 " "Found 1 design units, including 1 entities, in source file topl.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "topl.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/topl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638156712829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638156712829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638156712871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider RateDivider:divider " "Elaborating entity \"RateDivider\" for hierarchy \"RateDivider:divider\"" {  } { { "Part2.v" "divider" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/Part2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638156712886 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clock_out Part2.v(59) " "Can't resolve multiple constant drivers for net \"clock_out\" at Part2.v(59)" {  } { { "Part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/Part2.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638156712886 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Part2.v(25) " "Constant driver at Part2.v(25)" {  } { { "Part2.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/Part2.v" 25 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638156712886 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RateDivider:divider " "Can't elaborate user hierarchy \"RateDivider:divider\"" {  } { { "Part2.v" "divider" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/Part2.v" 10 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638156712886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/output_files/Part2.map.smsg " "Generated suppressed messages file C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab8/Part2/output_files/Part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638156712917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638156712980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 28 22:31:52 2021 " "Processing ended: Sun Nov 28 22:31:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638156712980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638156712980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638156712980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638156712980 ""}
