\begin{minted}[frame=lines,
               framesep=2mm,
               baselinestretch=1.2,
               bgcolor=bg,
               fontsize=\footnotesize,
               linenos]{python}

import numpy as np
    
def incmatrix(genl1,genl2):
    m = len(genl1)
    n = len(genl2)
    M = None #to become the incidence matrix
    VT = np.zeros((n*m,1), int)  #dummy variable
    
    #compute the bitwise xor matrix
    M1 = bitxormatrix(genl1)
    M2 = np.triu(bitxormatrix(genl2),1) 

    for i in range(m-1):
        for j in range(i+1, m):
            [r,c] = np.where(M2 == M1[i,j])
            for k in range(len(r)):
                VT[(i)*n + r[k]] = 1;
                VT[(i)*n + c[k]] = 1;
                VT[(j)*n + r[k]] = 1;
                VT[(j)*n + c[k]] = 1;
                
                if M is None:
                    M = np.copy(VT)
                else:
                    M = np.concatenate((M, VT), 1)
                
                VT = np.zeros((n*m,1), int)
    
    return M
\end{minted}

\begin{code}{vhdl}

library ieee;
use ieee.std_logic_1164.all;
 
entity example_and is
  port (
    input_1    : in  std_logic;
    input_2    : in  std_logic;
    and_result : out std_logic
    );
end example_and;
 
architecture rtl of example_and is
  signal and_gate : std_logic;
begin
  and_gate   <= input_1 AND input_2;
  and_result <= and_gate OR or_gate;
  
  IF (big) then small '1'
end rtl;

\end{code}               

\begin{code}{vhdl}
library ieee;
use ieee.std_logic_1164.all;

entity ENCODER is
  port(CLK, RST: in std_logic;
    AB: in std_logic_vector(1 downto 0);
      STEPPER: out std_logic_vector(3 downto 0)
      );
end ENCODER;

architecture ARCH of ENCODER is
   type STATE_TYPE is (E0, E1, E2, E3);
   signal STATE: STATE_TYPE;
   begin
      process(CLK, RST)
         begin
            if(RST = '0') then STATE <= E0; 
               elsif(rising_edge(CLK)) then

                  case STATE is
                     when E0 => STEPPER <= "0110";
                        if(AB = "01") then STATE <= E1;
                           elsif(AB = "10") then STATE <= E3;
                              else STATE <= E0;
                        end if;
                     when E1 => STEPPER <= "1010";
                        if(AB = "11") then STATE <= E2;
                           elsif(AB = "00") then STATE <= E0;
                              else STATE <= E0;
                        end if;
                     when E2 => STEPPER <= "1001";
                        if(AB = "10") then STATE <= E3;
                           elsif(AB = "01") then STATE <= E1;
                              else STATE <= E0;
                        end if;
                     when E3 => STEPPER <= "0101";
                        if(AB = "00") then STATE <= E0;
                           elsif(AB = "11") then STATE <= E2;
                              else STATE <= E0;
                        end if;
                  end case;
            end if;
      end process;
end ARCH;
\end{code}
