Analysis & Synthesis report for pinball
Tue Feb 18 19:34:26 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_debug|tx_uart:i_tx_uart_0|tx_fsm
  9. State Machine - |top_debug|rx_uart:i_rx_uart_inst_0|rx_fsm
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: rx_uart:i_rx_uart_inst_0
 15. Parameter Settings for User Entity Instance: w_ram_manager:i_w_ram_manager_rx_uart_0
 16. Parameter Settings for User Entity Instance: tdpram_sclk:i_tdpram_sclk_0
 17. Parameter Settings for User Entity Instance: pattern_detector:i_pattern_detector_0
 18. Parameter Settings for User Entity Instance: tx_uart:i_tx_uart_0
 19. Port Connectivity Checks: "tx_uart:i_tx_uart_0"
 20. Port Connectivity Checks: "pattern_detector:i_pattern_detector_0"
 21. Port Connectivity Checks: "tdpram_sclk:i_tdpram_sclk_0"
 22. Port Connectivity Checks: "rx_uart:i_rx_uart_inst_0"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 18 19:34:26 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; pinball                                     ;
; Top-level Entity Name              ; top_debug                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top_debug          ; pinball            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+---------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                      ; Library ;
+---------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; ../../VHDL_code/MISC/pattern_detector.vhd         ; yes             ; User VHDL File  ; B:/Documents/GitHub/VHDL_code/MISC/pattern_detector.vhd                           ;         ;
; ../../VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd        ; yes             ; User VHDL File  ; B:/Documents/GitHub/VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd                          ;         ;
; ../../VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd ; yes             ; User VHDL File  ; B:/Documents/GitHub/VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd                   ;         ;
; ../Design_FPGA/top_debug/top_debug.vhd            ; yes             ; User VHDL File  ; B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd           ;         ;
; ../Design_FPGA/uart_pinball/sources/tx_uart.vhd   ; yes             ; User VHDL File  ; B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd  ;         ;
; ../Design_FPGA/uart_pinball/sources/rx_uart.vhd   ; yes             ; User VHDL File  ; B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd  ;         ;
; ../Design_FPGA/uart_pinball/sources/pkg_uart.vhd  ; yes             ; User VHDL File  ; B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd ;         ;
+---------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
;                                             ;                  ;
; Total combinational functions               ; 0                ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 0                ;
;     -- 3 input functions                    ; 0                ;
;     -- <=2 input functions                  ; 0                ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 0                ;
;     -- arithmetic mode                      ; 0                ;
;                                             ;                  ;
; Total registers                             ; 0                ;
;     -- Dedicated logic registers            ; 0                ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 4                ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; o_tx_uart~output ;
; Maximum fan-out                             ; 1                ;
; Total fan-out                               ; 4                ;
; Average fan-out                             ; 0.50             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |top_debug                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |top_debug          ; top_debug   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_debug|tx_uart:i_tx_uart_0|tx_fsm                                                                                                     ;
+----------------------+-------------+---------------------+-------------------+-----------------+----------------------+---------------------+-------------+
; Name                 ; tx_fsm.STOP ; tx_fsm.STOP_BIT_GEN ; tx_fsm.PARITY_GEN ; tx_fsm.DATA_GEN ; tx_fsm.START_BIT_GEN ; tx_fsm.LATCH_INPUTS ; tx_fsm.IDLE ;
+----------------------+-------------+---------------------+-------------------+-----------------+----------------------+---------------------+-------------+
; tx_fsm.IDLE          ; 0           ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0           ;
; tx_fsm.LATCH_INPUTS  ; 0           ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 1           ;
; tx_fsm.START_BIT_GEN ; 0           ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 1           ;
; tx_fsm.DATA_GEN      ; 0           ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 1           ;
; tx_fsm.PARITY_GEN    ; 0           ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 1           ;
; tx_fsm.STOP_BIT_GEN  ; 0           ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 1           ;
; tx_fsm.STOP          ; 1           ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1           ;
+----------------------+-------------+---------------------+-------------------+-----------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_debug|rx_uart:i_rx_uart_inst_0|rx_fsm                                                                                              ;
+----------------------+-------------+----------------------+--------------------+------------------+-------------------+-------------------+-------------+
; Name                 ; rx_fsm.STOP ; rx_fsm.READ_STOP_BIT ; rx_fsm.READ_PARITY ; rx_fsm.READ_DATA ; rx_fsm.READ_START ; rx_fsm.WAIT_START ; rx_fsm.IDLE ;
+----------------------+-------------+----------------------+--------------------+------------------+-------------------+-------------------+-------------+
; rx_fsm.IDLE          ; 0           ; 0                    ; 0                  ; 0                ; 0                 ; 0                 ; 0           ;
; rx_fsm.WAIT_START    ; 0           ; 0                    ; 0                  ; 0                ; 0                 ; 1                 ; 1           ;
; rx_fsm.READ_START    ; 0           ; 0                    ; 0                  ; 0                ; 1                 ; 0                 ; 1           ;
; rx_fsm.READ_DATA     ; 0           ; 0                    ; 0                  ; 1                ; 0                 ; 0                 ; 1           ;
; rx_fsm.READ_PARITY   ; 0           ; 0                    ; 1                  ; 0                ; 0                 ; 0                 ; 1           ;
; rx_fsm.READ_STOP_BIT ; 0           ; 1                    ; 0                  ; 0                ; 0                 ; 0                 ; 1           ;
; rx_fsm.STOP          ; 1           ; 0                    ; 0                  ; 0                ; 0                 ; 0                 ; 1           ;
+----------------------+-------------+----------------------+--------------------+------------------+-------------------+-------------------+-------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------------+----------------------------------------+
; Register name                                 ; Reason for Removal                     ;
+-----------------------------------------------+----------------------------------------+
; tx_uart:i_tx_uart_0|start_tx_s                ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|start_tx_r_edge           ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tx_data_s[0..7]           ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|parity_value              ; Stuck at GND due to stuck port data_in ;
; rx_uart:i_rx_uart_inst_0|tick_data            ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|cnt_stop_bit         ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|cnt_data[0..3]       ; Lost fanout                            ;
; s_rx_uart_p                                   ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|rx_old               ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|cnt_bit[1..8]        ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|cnt_half_bit[0..7]   ; Lost fanout                            ;
; s_rx_uart                                     ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|cnt_bit[0]           ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|rx_fsm.IDLE          ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|rx_fsm.WAIT_START    ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|rx_fsm.READ_START    ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|rx_fsm.READ_DATA     ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|rx_fsm.READ_PARITY   ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|rx_fsm.READ_STOP_BIT ; Lost fanout                            ;
; rx_uart:i_rx_uart_inst_0|rx_fsm.STOP          ; Lost fanout                            ;
; tx_uart:i_tx_uart_0|tx_fsm.LATCH_INPUTS       ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|latch_done_s              ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tx_fsm.START_BIT_GEN      ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tx_fsm.DATA_GEN           ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|cnt_data[0..3]            ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tx_fsm.PARITY_GEN         ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tx_fsm.STOP_BIT_GEN       ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|cnt_stop_bit              ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tx_fsm.STOP               ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tx_fsm.IDLE               ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tx_s                      ; Stuck at VCC due to stuck port data_in ;
; tx_uart:i_tx_uart_0|tick_data                 ; Stuck at GND due to stuck port data_in ;
; tx_uart:i_tx_uart_0|cnt_bit_duration[0..8]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 68        ;                                        ;
+-----------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; tx_uart:i_tx_uart_0|start_tx_r_edge     ; Stuck at GND              ; tx_uart:i_tx_uart_0|parity_value, tx_uart:i_tx_uart_0|cnt_data[3],                  ;
;                                         ; due to stuck port data_in ; tx_uart:i_tx_uart_0|cnt_data[2], tx_uart:i_tx_uart_0|cnt_data[1],                   ;
;                                         ;                           ; tx_uart:i_tx_uart_0|cnt_data[0], tx_uart:i_tx_uart_0|cnt_stop_bit,                  ;
;                                         ;                           ; tx_uart:i_tx_uart_0|tx_s, tx_uart:i_tx_uart_0|cnt_bit_duration[8],                  ;
;                                         ;                           ; tx_uart:i_tx_uart_0|cnt_bit_duration[7], tx_uart:i_tx_uart_0|cnt_bit_duration[6],   ;
;                                         ;                           ; tx_uart:i_tx_uart_0|cnt_bit_duration[5], tx_uart:i_tx_uart_0|cnt_bit_duration[4],   ;
;                                         ;                           ; tx_uart:i_tx_uart_0|cnt_bit_duration[3], tx_uart:i_tx_uart_0|cnt_bit_duration[2],   ;
;                                         ;                           ; tx_uart:i_tx_uart_0|cnt_bit_duration[1], tx_uart:i_tx_uart_0|cnt_bit_duration[0]    ;
; rx_uart:i_rx_uart_inst_0|tick_data      ; Lost Fanouts              ; rx_uart:i_rx_uart_inst_0|cnt_bit[8], rx_uart:i_rx_uart_inst_0|cnt_bit[7],           ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|cnt_bit[6], rx_uart:i_rx_uart_inst_0|cnt_half_bit[7],      ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|cnt_half_bit[6], rx_uart:i_rx_uart_inst_0|cnt_half_bit[5], ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|cnt_half_bit[4],                                           ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|rx_fsm.WAIT_START,                                         ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|rx_fsm.READ_START,                                         ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|rx_fsm.READ_DATA,                                          ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|rx_fsm.READ_PARITY,                                        ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|rx_fsm.READ_STOP_BIT,                                      ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|rx_fsm.STOP                                                ;
; tx_uart:i_tx_uart_0|tx_fsm.LATCH_INPUTS ; Stuck at GND              ; tx_uart:i_tx_uart_0|latch_done_s, tx_uart:i_tx_uart_0|tx_fsm.START_BIT_GEN,         ;
;                                         ; due to stuck port data_in ; tx_uart:i_tx_uart_0|tx_fsm.DATA_GEN, tx_uart:i_tx_uart_0|tx_fsm.PARITY_GEN,         ;
;                                         ;                           ; tx_uart:i_tx_uart_0|tx_fsm.STOP_BIT_GEN, tx_uart:i_tx_uart_0|tx_fsm.STOP,           ;
;                                         ;                           ; tx_uart:i_tx_uart_0|tx_fsm.IDLE, tx_uart:i_tx_uart_0|tick_data                      ;
; rx_uart:i_rx_uart_inst_0|cnt_data[3]    ; Lost Fanouts              ; rx_uart:i_rx_uart_inst_0|cnt_data[2], rx_uart:i_rx_uart_inst_0|cnt_data[1],         ;
;                                         ;                           ; rx_uart:i_rx_uart_inst_0|cnt_data[0]                                                ;
; s_rx_uart_p                             ; Lost Fanouts              ; s_rx_uart                                                                           ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_debug|tx_uart:i_tx_uart_0|cnt_bit_duration[8]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_debug|rx_uart:i_rx_uart_inst_0|cnt_bit[0]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_debug|tx_uart:i_tx_uart_0|cnt_data[3]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_debug|rx_uart:i_rx_uart_inst_0|cnt_half_bit[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_debug|rx_uart:i_rx_uart_inst_0|cnt_data[0]     ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |top_debug|rx_uart:i_rx_uart_inst_0|Selector4       ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |top_debug|tx_uart:i_tx_uart_0|Selector6            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |top_debug|rx_uart:i_rx_uart_inst_0|Selector3       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |top_debug|tx_uart:i_tx_uart_0|Selector5            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_uart:i_rx_uart_inst_0 ;
+-----------------+-----------+-----------------------------------------+
; Parameter Name  ; Value     ; Type                                    ;
+-----------------+-----------+-----------------------------------------+
; stop_bit_number ; 1         ; Signed Integer                          ;
; parity          ; even      ; Enumerated                              ;
; baudrate        ; b115200   ; Enumerated                              ;
; data_size       ; 8         ; Signed Integer                          ;
; polarity        ; '1'       ; Enumerated                              ;
; first_bit       ; lsb_first ; Enumerated                              ;
; clock_frequency ; 50000000  ; Signed Integer                          ;
+-----------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: w_ram_manager:i_w_ram_manager_rx_uart_0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_addr_width   ; 8     ; Signed Integer                                              ;
; g_data_width   ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tdpram_sclk:i_tdpram_sclk_0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_addr_width   ; 8     ; Signed Integer                                  ;
; g_data_width   ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pattern_detector:i_pattern_detector_0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; g_data_width   ; 8     ; Signed Integer                                            ;
; g_pattern_size ; 3     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_uart:i_tx_uart_0 ;
+-----------------+-----------+------------------------------------+
; Parameter Name  ; Value     ; Type                               ;
+-----------------+-----------+------------------------------------+
; stop_bit_number ; 1         ; Signed Integer                     ;
; parity          ; even      ; Enumerated                         ;
; baudrate        ; b115200   ; Enumerated                         ;
; data_size       ; 8         ; Signed Integer                     ;
; polarity        ; '1'       ; Enumerated                         ;
; first_bit       ; lsb_first ; Enumerated                         ;
; clock_frequency ; 50000000  ; Signed Integer                     ;
+-----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_uart:i_tx_uart_0"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_detector:i_pattern_detector_0"                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_pattern_detected ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tdpram_sclk:i_tdpram_sclk_0"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_rdata_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rdata_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_uart:i_rx_uart_inst_0"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; parity_rcvd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Feb 18 19:34:13 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pinball -c pinball
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/misc/pattern_detector.vhd
    Info (12022): Found design unit 1: pattern_detector-behv File: B:/Documents/GitHub/VHDL_code/MISC/pattern_detector.vhd Line: 40
    Info (12023): Found entity 1: pattern_detector File: B:/Documents/GitHub/VHDL_code/MISC/pattern_detector.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ram/tdpram/tdpram_sclk.vhd
    Info (12022): Found design unit 1: tdpram_sclk-behv File: B:/Documents/GitHub/VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd Line: 50
    Info (12023): Found entity 1: tdpram_sclk File: B:/Documents/GitHub/VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ram/ram_manager/w_ram_manager.vhd
    Info (12022): Found design unit 1: w_ram_manager-behv File: B:/Documents/GitHub/VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd Line: 44
    Info (12023): Found entity 1: w_ram_manager File: B:/Documents/GitHub/VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/top_debug/top_debug.vhd
    Info (12022): Found design unit 1: top_debug-behv File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 39
    Info (12023): Found entity 1: top_debug File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_registers_mngt.vhd
    Info (12022): Found design unit 1: ws2812_registers_mngt-arch_ws2812_registers_mngt File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_registers_mngt.vhd Line: 48
    Info (12023): Found entity 1: ws2812_registers_mngt File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_registers_mngt.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_leds_ctrl.vhd
    Info (12022): Found design unit 1: ws2812_leds_ctrl-arch_ws2812_leds_ctrl File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_ctrl.vhd Line: 46
    Info (12023): Found entity 1: ws2812_leds_ctrl File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_ctrl.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_leds_mngt.vhd
    Info (12022): Found design unit 1: ws2812_leds_mngt-arch_ws2812_leds_mngt File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_mngt.vhd Line: 53
    Info (12023): Found entity 1: ws2812_leds_mngt File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_mngt.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_rst_mng.vhd
    Info (12022): Found design unit 1: ws2812_rst_mng-arch_ws2812_rst_mng File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd Line: 37
    Info (12023): Found entity 1: ws2812_rst_mng File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/config_leds.vhd
    Info (12022): Found design unit 1: config_leds-arch_config_leds File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd Line: 41
    Info (12023): Found entity 1: config_leds File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_mngt.vhd
    Info (12022): Found design unit 1: ws2812_mngt-arch_ws2812_mngt File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd Line: 44
    Info (12023): Found entity 1: ws2812_mngt File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_ctrl.vhd
    Info (12022): Found design unit 1: ws2812_ctrl-arch_ws2812_ctrl File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd Line: 39
    Info (12023): Found entity 1: ws2812_ctrl File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812.vhd
    Info (12022): Found design unit 1: WS2812-arch_WS2812 File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd Line: 45
    Info (12023): Found entity 1: WS2812 File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd Line: 30
Info (12021): Found 1 design units, including 0 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/pkg_ws2812.vhd
    Info (12022): Found design unit 1: pkg_ws2812 File: B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/pkg_ws2812.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/top_pinball/top_pinball.vhd
    Info (12022): Found design unit 1: top_pinball-arch_top_pinball File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd Line: 58
    Info (12023): Found entity 1: top_pinball File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd Line: 36
Info (12021): Found 1 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/top_pinball/pkg_pinball.vhd
    Info (12022): Found design unit 1: pkg_pinball File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/pkg_pinball.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_mngt.vhd
    Info (12022): Found design unit 1: uart_mngt-arch_uart_mngt File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd Line: 60
    Info (12023): Found entity 1: uart_mngt File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_ctrl.vhd
    Info (12022): Found design unit 1: uart_ctrl-arch_uart_ctrl File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd Line: 57
    Info (12023): Found entity 1: uart_ctrl File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/tx_uart.vhd
    Info (12022): Found design unit 1: tx_uart-arch File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd Line: 49
    Info (12023): Found entity 1: tx_uart File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/rx_uart.vhd
    Info (12022): Found design unit 1: rx_uart-arch File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd Line: 49
    Info (12023): Found entity 1: rx_uart File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/reg_ctrl.vhd
    Info (12022): Found design unit 1: reg_ctrl-arch_reg_ctrl File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd Line: 62
    Info (12023): Found entity 1: reg_ctrl File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd Line: 30
Info (12021): Found 1 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart_pinball.vhd
    Info (12022): Found design unit 1: pkg_uart_pinball File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart_pinball.vhd Line: 24
Info (12021): Found 2 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart.vhd
    Info (12022): Found design unit 1: pkg_uart File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd Line: 26
    Info (12022): Found design unit 2: pkg_uart-body File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd Line: 113
Info (12127): Elaborating entity "top_debug" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_debug.vhd(99): object "s_parity_rcvd" assigned a value but never read File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 99
Warning (10541): VHDL Signal Declaration warning at top_debug.vhd(104): used implicit default value for signal "s_start_tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at top_debug.vhd(105): used implicit default value for signal "s_tx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 105
Warning (10036): Verilog HDL or VHDL warning at top_debug.vhd(107): object "s_tx_done" assigned a value but never read File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at top_debug.vhd(113): object "s_rdata_a_rx_ram" assigned a value but never read File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 113
Warning (10541): VHDL Signal Declaration warning at top_debug.vhd(115): used implicit default value for signal "s_addr_b_rx_ram" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 115
Warning (10541): VHDL Signal Declaration warning at top_debug.vhd(116): used implicit default value for signal "s_data_b_rx_ram" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 116
Warning (10541): VHDL Signal Declaration warning at top_debug.vhd(117): used implicit default value for signal "s_me_b_rx_ram" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 117
Warning (10541): VHDL Signal Declaration warning at top_debug.vhd(118): used implicit default value for signal "s_we_b_rx_ram" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 118
Warning (10036): Verilog HDL or VHDL warning at top_debug.vhd(119): object "s_rdata_b_rx_ram" assigned a value but never read File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at top_debug.vhd(121): object "s_pattern_detected" assigned a value but never read File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 121
Info (12128): Elaborating entity "rx_uart" for hierarchy "rx_uart:i_rx_uart_inst_0" File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at rx_uart.vhd(60): object "start_cnt" assigned a value but never read File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd Line: 60
Info (12128): Elaborating entity "w_ram_manager" for hierarchy "w_ram_manager:i_w_ram_manager_rx_uart_0" File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 157
Info (12128): Elaborating entity "tdpram_sclk" for hierarchy "tdpram_sclk:i_tdpram_sclk_0" File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 172
Info (12128): Elaborating entity "pattern_detector" for hierarchy "pattern_detector:i_pattern_detector_0" File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 190
Info (12128): Elaborating entity "tx_uart" for hierarchy "tx_uart:i_tx_uart_0" File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 202
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_tx_uart" is stuck at VCC File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 35
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_rx_uart" File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 34
    Warning (15610): No output dependent on input pin "clk" File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 32
    Warning (15610): No output dependent on input pin "rst_n" File: B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd Line: 33
Info (21057): Implemented 4 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Tue Feb 18 19:34:26 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:25


