// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        convInp_5_dout,
        convInp_5_num_data_valid,
        convInp_5_fifo_cap,
        convInp_5_empty_n,
        convInp_5_read,
        mvOut_m_buffer_10_din,
        mvOut_m_buffer_10_num_data_valid,
        mvOut_m_buffer_10_fifo_cap,
        mvOut_m_buffer_10_full_n,
        mvOut_m_buffer_10_write,
        mul_i,
        p_ZL8weights0_0_address0,
        p_ZL8weights0_0_ce0,
        p_ZL8weights0_0_q0,
        p_ZL8weights0_1_address0,
        p_ZL8weights0_1_ce0,
        p_ZL8weights0_1_q0,
        p_ZL8weights0_2_address0,
        p_ZL8weights0_2_ce0,
        p_ZL8weights0_2_q0,
        p_ZL8weights0_3_address0,
        p_ZL8weights0_3_ce0,
        p_ZL8weights0_3_q0,
        p_ZL8weights0_4_address0,
        p_ZL8weights0_4_ce0,
        p_ZL8weights0_4_q0,
        p_ZL8weights0_5_address0,
        p_ZL8weights0_5_ce0,
        p_ZL8weights0_5_q0,
        p_ZL8weights0_6_address0,
        p_ZL8weights0_6_ce0,
        p_ZL8weights0_6_q0,
        p_ZL8weights0_7_address0,
        p_ZL8weights0_7_ce0,
        p_ZL8weights0_7_q0,
        p_ZL8weights0_8_address0,
        p_ZL8weights0_8_ce0,
        p_ZL8weights0_8_q0,
        p_ZL8weights0_9_address0,
        p_ZL8weights0_9_ce0,
        p_ZL8weights0_9_q0,
        p_ZL8weights0_10_address0,
        p_ZL8weights0_10_ce0,
        p_ZL8weights0_10_q0,
        p_ZL8weights0_11_address0,
        p_ZL8weights0_11_ce0,
        p_ZL8weights0_11_q0,
        p_ZL8weights0_12_address0,
        p_ZL8weights0_12_ce0,
        p_ZL8weights0_12_q0,
        p_ZL8weights0_13_address0,
        p_ZL8weights0_13_ce0,
        p_ZL8weights0_13_q0,
        p_ZL8weights0_14_address0,
        p_ZL8weights0_14_ce0,
        p_ZL8weights0_14_q0,
        p_ZL8weights0_15_address0,
        p_ZL8weights0_15_ce0,
        p_ZL8weights0_15_q0,
        p_ZL8threshs0_0_address0,
        p_ZL8threshs0_0_ce0,
        p_ZL8threshs0_0_q0,
        p_ZL8threshs0_1_address0,
        p_ZL8threshs0_1_ce0,
        p_ZL8threshs0_1_q0,
        p_ZL8threshs0_2_address0,
        p_ZL8threshs0_2_ce0,
        p_ZL8threshs0_2_q0,
        p_ZL8threshs0_3_address0,
        p_ZL8threshs0_3_ce0,
        p_ZL8threshs0_3_q0,
        p_ZL8threshs0_4_address0,
        p_ZL8threshs0_4_ce0,
        p_ZL8threshs0_4_q0,
        p_ZL8threshs0_5_address0,
        p_ZL8threshs0_5_ce0,
        p_ZL8threshs0_5_q0,
        p_ZL8threshs0_6_address0,
        p_ZL8threshs0_6_ce0,
        p_ZL8threshs0_6_q0,
        p_ZL8threshs0_7_address0,
        p_ZL8threshs0_7_ce0,
        p_ZL8threshs0_7_q0,
        p_ZL8threshs0_8_address0,
        p_ZL8threshs0_8_ce0,
        p_ZL8threshs0_8_q0,
        p_ZL8threshs0_9_address0,
        p_ZL8threshs0_9_ce0,
        p_ZL8threshs0_9_q0,
        p_ZL8threshs0_10_address0,
        p_ZL8threshs0_10_ce0,
        p_ZL8threshs0_10_q0,
        p_ZL8threshs0_11_address0,
        p_ZL8threshs0_11_ce0,
        p_ZL8threshs0_11_q0,
        p_ZL8threshs0_12_address0,
        p_ZL8threshs0_12_ce0,
        p_ZL8threshs0_12_q0,
        p_ZL8threshs0_13_address0,
        p_ZL8threshs0_13_ce0,
        p_ZL8threshs0_13_q0,
        p_ZL8threshs0_14_address0,
        p_ZL8threshs0_14_ce0,
        p_ZL8threshs0_14_q0,
        p_ZL8threshs0_15_address0,
        p_ZL8threshs0_15_ce0,
        p_ZL8threshs0_15_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] convInp_5_dout;
input  [2:0] convInp_5_num_data_valid;
input  [2:0] convInp_5_fifo_cap;
input   convInp_5_empty_n;
output   convInp_5_read;
output  [15:0] mvOut_m_buffer_10_din;
input  [2:0] mvOut_m_buffer_10_num_data_valid;
input  [2:0] mvOut_m_buffer_10_fifo_cap;
input   mvOut_m_buffer_10_full_n;
output   mvOut_m_buffer_10_write;
input  [31:0] mul_i;
output  [5:0] p_ZL8weights0_0_address0;
output   p_ZL8weights0_0_ce0;
input  [2:0] p_ZL8weights0_0_q0;
output  [5:0] p_ZL8weights0_1_address0;
output   p_ZL8weights0_1_ce0;
input  [2:0] p_ZL8weights0_1_q0;
output  [5:0] p_ZL8weights0_2_address0;
output   p_ZL8weights0_2_ce0;
input  [2:0] p_ZL8weights0_2_q0;
output  [5:0] p_ZL8weights0_3_address0;
output   p_ZL8weights0_3_ce0;
input  [2:0] p_ZL8weights0_3_q0;
output  [5:0] p_ZL8weights0_4_address0;
output   p_ZL8weights0_4_ce0;
input  [2:0] p_ZL8weights0_4_q0;
output  [5:0] p_ZL8weights0_5_address0;
output   p_ZL8weights0_5_ce0;
input  [2:0] p_ZL8weights0_5_q0;
output  [5:0] p_ZL8weights0_6_address0;
output   p_ZL8weights0_6_ce0;
input  [2:0] p_ZL8weights0_6_q0;
output  [5:0] p_ZL8weights0_7_address0;
output   p_ZL8weights0_7_ce0;
input  [2:0] p_ZL8weights0_7_q0;
output  [5:0] p_ZL8weights0_8_address0;
output   p_ZL8weights0_8_ce0;
input  [2:0] p_ZL8weights0_8_q0;
output  [5:0] p_ZL8weights0_9_address0;
output   p_ZL8weights0_9_ce0;
input  [2:0] p_ZL8weights0_9_q0;
output  [5:0] p_ZL8weights0_10_address0;
output   p_ZL8weights0_10_ce0;
input  [2:0] p_ZL8weights0_10_q0;
output  [5:0] p_ZL8weights0_11_address0;
output   p_ZL8weights0_11_ce0;
input  [2:0] p_ZL8weights0_11_q0;
output  [5:0] p_ZL8weights0_12_address0;
output   p_ZL8weights0_12_ce0;
input  [2:0] p_ZL8weights0_12_q0;
output  [5:0] p_ZL8weights0_13_address0;
output   p_ZL8weights0_13_ce0;
input  [2:0] p_ZL8weights0_13_q0;
output  [5:0] p_ZL8weights0_14_address0;
output   p_ZL8weights0_14_ce0;
input  [2:0] p_ZL8weights0_14_q0;
output  [5:0] p_ZL8weights0_15_address0;
output   p_ZL8weights0_15_ce0;
input  [2:0] p_ZL8weights0_15_q0;
output  [1:0] p_ZL8threshs0_0_address0;
output   p_ZL8threshs0_0_ce0;
input  [23:0] p_ZL8threshs0_0_q0;
output  [1:0] p_ZL8threshs0_1_address0;
output   p_ZL8threshs0_1_ce0;
input  [23:0] p_ZL8threshs0_1_q0;
output  [1:0] p_ZL8threshs0_2_address0;
output   p_ZL8threshs0_2_ce0;
input  [23:0] p_ZL8threshs0_2_q0;
output  [1:0] p_ZL8threshs0_3_address0;
output   p_ZL8threshs0_3_ce0;
input  [23:0] p_ZL8threshs0_3_q0;
output  [1:0] p_ZL8threshs0_4_address0;
output   p_ZL8threshs0_4_ce0;
input  [23:0] p_ZL8threshs0_4_q0;
output  [1:0] p_ZL8threshs0_5_address0;
output   p_ZL8threshs0_5_ce0;
input  [23:0] p_ZL8threshs0_5_q0;
output  [1:0] p_ZL8threshs0_6_address0;
output   p_ZL8threshs0_6_ce0;
input  [23:0] p_ZL8threshs0_6_q0;
output  [1:0] p_ZL8threshs0_7_address0;
output   p_ZL8threshs0_7_ce0;
input  [23:0] p_ZL8threshs0_7_q0;
output  [1:0] p_ZL8threshs0_8_address0;
output   p_ZL8threshs0_8_ce0;
input  [23:0] p_ZL8threshs0_8_q0;
output  [1:0] p_ZL8threshs0_9_address0;
output   p_ZL8threshs0_9_ce0;
input  [23:0] p_ZL8threshs0_9_q0;
output  [1:0] p_ZL8threshs0_10_address0;
output   p_ZL8threshs0_10_ce0;
input  [23:0] p_ZL8threshs0_10_q0;
output  [1:0] p_ZL8threshs0_11_address0;
output   p_ZL8threshs0_11_ce0;
input  [23:0] p_ZL8threshs0_11_q0;
output  [1:0] p_ZL8threshs0_12_address0;
output   p_ZL8threshs0_12_ce0;
input  [23:0] p_ZL8threshs0_12_q0;
output  [1:0] p_ZL8threshs0_13_address0;
output   p_ZL8threshs0_13_ce0;
input  [23:0] p_ZL8threshs0_13_q0;
output  [1:0] p_ZL8threshs0_14_address0;
output   p_ZL8threshs0_14_ce0;
input  [23:0] p_ZL8threshs0_14_q0;
output  [1:0] p_ZL8threshs0_15_address0;
output   p_ZL8threshs0_15_ce0;
input  [23:0] p_ZL8threshs0_15_q0;

reg ap_idle;
reg convInp_5_read;
reg mvOut_m_buffer_10_write;
reg p_ZL8weights0_0_ce0;
reg p_ZL8weights0_1_ce0;
reg p_ZL8weights0_2_ce0;
reg p_ZL8weights0_3_ce0;
reg p_ZL8weights0_4_ce0;
reg p_ZL8weights0_5_ce0;
reg p_ZL8weights0_6_ce0;
reg p_ZL8weights0_7_ce0;
reg p_ZL8weights0_8_ce0;
reg p_ZL8weights0_9_ce0;
reg p_ZL8weights0_10_ce0;
reg p_ZL8weights0_11_ce0;
reg p_ZL8weights0_12_ce0;
reg p_ZL8weights0_13_ce0;
reg p_ZL8weights0_14_ce0;
reg p_ZL8weights0_15_ce0;
reg p_ZL8threshs0_0_ce0;
reg p_ZL8threshs0_1_ce0;
reg p_ZL8threshs0_2_ce0;
reg p_ZL8threshs0_3_ce0;
reg p_ZL8threshs0_4_ce0;
reg p_ZL8threshs0_5_ce0;
reg p_ZL8threshs0_6_ce0;
reg p_ZL8threshs0_7_ce0;
reg p_ZL8threshs0_8_ce0;
reg p_ZL8threshs0_9_ce0;
reg p_ZL8threshs0_10_ce0;
reg p_ZL8threshs0_11_ce0;
reg p_ZL8threshs0_12_ce0;
reg p_ZL8threshs0_13_ce0;
reg p_ZL8threshs0_14_ce0;
reg p_ZL8threshs0_15_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln122_reg_3160;
reg   [0:0] icmp_ln125_reg_3169;
reg    ap_predicate_op78_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] icmp_ln159_reg_3193;
reg   [0:0] icmp_ln159_reg_3193_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln122_fu_753_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    convInp_5_blk_n;
wire    ap_block_pp0_stage0;
reg    mvOut_m_buffer_10_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] nf_14_reg_3155;
reg   [31:0] nf_14_reg_3155_pp0_iter2_reg;
wire   [3:0] trunc_ln117_fu_764_p1;
reg   [3:0] trunc_ln117_reg_3164;
wire   [0:0] icmp_ln125_fu_768_p2;
wire   [0:0] icmp_ln137_fu_774_p2;
reg   [0:0] icmp_ln137_reg_3173;
reg   [0:0] icmp_ln137_reg_3173_pp0_iter2_reg;
reg   [0:0] icmp_ln137_reg_3173_pp0_iter3_reg;
wire   [0:0] icmp_ln159_fu_786_p2;
reg   [0:0] icmp_ln159_reg_3193_pp0_iter2_reg;
reg   [0:0] icmp_ln159_reg_3193_pp0_iter3_reg;
wire   [0:0] icmp_ln173_fu_803_p2;
reg   [0:0] icmp_ln173_reg_3197;
wire   [23:0] tmp_i_fu_859_p21;
wire   [9:0] tmp32_i_fu_1063_p2;
reg   [9:0] tmp32_i_reg_3300;
wire   [8:0] select_ln89_2_fu_1097_p3;
reg   [8:0] select_ln89_2_reg_3305;
wire   [11:0] add_ln169_674_fu_1187_p2;
reg   [11:0] add_ln169_674_reg_3310;
wire   [11:0] add_ln169_676_fu_1275_p2;
reg   [11:0] add_ln169_676_reg_3315;
wire   [11:0] add_ln169_678_fu_1363_p2;
reg   [11:0] add_ln169_678_reg_3320;
wire   [11:0] add_ln169_680_fu_1451_p2;
reg   [11:0] add_ln169_680_reg_3325;
wire   [11:0] add_ln169_682_fu_1539_p2;
reg   [11:0] add_ln169_682_reg_3330;
wire   [11:0] add_ln169_684_fu_1627_p2;
reg   [11:0] add_ln169_684_reg_3335;
wire   [11:0] add_ln169_686_fu_1715_p2;
reg   [11:0] add_ln169_686_reg_3340;
wire   [11:0] add_ln169_688_fu_1803_p2;
reg   [11:0] add_ln169_688_reg_3345;
wire   [11:0] add_ln169_690_fu_1891_p2;
reg   [11:0] add_ln169_690_reg_3350;
wire   [11:0] add_ln169_692_fu_1979_p2;
reg   [11:0] add_ln169_692_reg_3355;
wire   [11:0] add_ln169_694_fu_2067_p2;
reg   [11:0] add_ln169_694_reg_3360;
wire   [11:0] add_ln169_696_fu_2155_p2;
reg   [11:0] add_ln169_696_reg_3365;
wire   [11:0] add_ln169_698_fu_2243_p2;
reg   [11:0] add_ln169_698_reg_3370;
wire   [11:0] add_ln169_700_fu_2331_p2;
reg   [11:0] add_ln169_700_reg_3375;
wire   [11:0] add_ln169_702_fu_2419_p2;
reg   [11:0] add_ln169_702_reg_3380;
wire   [0:0] result_fu_2773_p2;
reg   [0:0] result_reg_3465;
wire   [0:0] result_50_fu_2779_p2;
reg   [0:0] result_50_reg_3470;
wire   [0:0] result_51_fu_2785_p2;
reg   [0:0] result_51_reg_3475;
wire   [0:0] result_52_fu_2791_p2;
reg   [0:0] result_52_reg_3480;
wire   [0:0] result_53_fu_2797_p2;
reg   [0:0] result_53_reg_3485;
wire   [0:0] result_54_fu_2803_p2;
reg   [0:0] result_54_reg_3490;
wire   [0:0] result_55_fu_2809_p2;
reg   [0:0] result_55_reg_3495;
wire   [0:0] result_56_fu_2815_p2;
reg   [0:0] result_56_reg_3500;
wire   [0:0] result_57_fu_2821_p2;
reg   [0:0] result_57_reg_3505;
wire   [0:0] result_58_fu_2827_p2;
reg   [0:0] result_58_reg_3510;
wire   [0:0] result_59_fu_2833_p2;
reg   [0:0] result_59_reg_3515;
wire   [0:0] result_60_fu_2839_p2;
reg   [0:0] result_60_reg_3520;
wire   [0:0] result_61_fu_2845_p2;
reg   [0:0] result_61_reg_3525;
wire   [0:0] result_62_fu_2851_p2;
reg   [0:0] result_62_reg_3530;
wire   [0:0] result_63_fu_2857_p2;
reg   [0:0] result_63_reg_3535;
wire   [0:0] result_64_fu_2863_p2;
reg   [0:0] result_64_reg_3540;
wire   [23:0] ap_phi_reg_pp0_iter0_inElem_reg_699;
reg   [23:0] ap_phi_reg_pp0_iter1_inElem_reg_699;
reg   [23:0] ap_phi_reg_pp0_iter2_inElem_reg_699;
reg   [23:0] ap_phi_reg_pp0_iter3_inElem_reg_699;
wire   [63:0] idxprom2_i24_i_fu_950_p1;
wire   [63:0] idxprom2_i_i_fu_2425_p1;
reg   [31:0] tile_fu_148;
wire   [31:0] tile_15_fu_970_p2;
wire   [31:0] tile_16_fu_981_p3;
wire    ap_loop_init;
reg   [31:0] sf_fu_152;
wire   [31:0] sf_12_fu_780_p2;
reg   [31:0] i_fu_156;
wire   [31:0] i_17_fu_758_p2;
reg   [23:0] p_0_0_073156_i_fu_160;
wire   [23:0] add_ln169_673_fu_2632_p2;
reg   [23:0] p_0_0_073_1158_i_fu_164;
wire   [23:0] add_ln169_675_fu_2641_p2;
reg   [23:0] p_0_0_073_2160_i_fu_168;
wire   [23:0] add_ln169_677_fu_2650_p2;
reg   [23:0] p_0_0_073_3162_i_fu_172;
wire   [23:0] add_ln169_679_fu_2659_p2;
reg   [23:0] p_0_0_073_4164_i_fu_176;
wire   [23:0] add_ln169_681_fu_2668_p2;
reg   [23:0] p_0_0_073_5166_i_fu_180;
wire   [23:0] add_ln169_683_fu_2677_p2;
reg   [23:0] p_0_0_073_6168_i_fu_184;
wire   [23:0] add_ln169_685_fu_2686_p2;
reg   [23:0] p_0_0_073_7170_i_fu_188;
wire   [23:0] add_ln169_687_fu_2695_p2;
reg   [23:0] p_0_0_073_8172_i_fu_192;
wire   [23:0] add_ln169_689_fu_2704_p2;
reg   [23:0] p_0_0_073_9174_i_fu_196;
wire   [23:0] add_ln169_691_fu_2713_p2;
reg   [23:0] p_0_0_073_10176_i_fu_200;
wire   [23:0] add_ln169_693_fu_2722_p2;
reg   [23:0] p_0_0_073_11178_i_fu_204;
wire   [23:0] add_ln169_695_fu_2731_p2;
reg   [23:0] p_0_0_073_12180_i_fu_208;
wire   [23:0] add_ln169_697_fu_2740_p2;
reg   [23:0] p_0_0_073_13182_i_fu_212;
wire   [23:0] add_ln169_699_fu_2749_p2;
reg   [23:0] p_0_0_073_14184_i_fu_216;
wire   [23:0] add_ln169_701_fu_2758_p2;
reg   [23:0] p_0_0_073_15186_i_fu_220;
wire   [23:0] add_ln169_703_fu_2767_p2;
reg   [23:0] inputBuf_fu_224;
reg   [23:0] inputBuf_210_fu_228;
reg   [23:0] inputBuf_211_fu_232;
reg   [23:0] inputBuf_212_fu_236;
reg   [23:0] inputBuf_213_fu_240;
reg   [23:0] inputBuf_214_fu_244;
reg   [23:0] inputBuf_215_fu_248;
reg   [23:0] inputBuf_216_fu_252;
reg   [23:0] inputBuf_217_fu_256;
reg   [31:0] nf_13_fu_260;
wire   [31:0] nf_15_fu_809_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] nf_fu_797_p2;
wire   [23:0] tmp_i_fu_859_p19;
wire   [7:0] r_fu_997_p1;
wire  signed [8:0] sext_ln89_fu_1001_p1;
wire   [0:0] empty_fu_993_p1;
wire   [8:0] sub_ln89_fu_1005_p2;
wire   [7:0] r_1_fu_1027_p4;
wire  signed [8:0] sext_ln89_1_fu_1037_p1;
wire   [0:0] tmp_fu_1019_p3;
wire   [8:0] sub_ln89_1_fu_1041_p2;
wire   [8:0] select_ln89_fu_1011_p3;
wire   [8:0] select_ln89_1_fu_1047_p3;
wire  signed [9:0] select_ln89_1_cast_i_fu_1059_p1;
wire  signed [9:0] select_ln89_cast_i_fu_1055_p1;
wire   [7:0] r_2_fu_1077_p4;
wire  signed [8:0] sext_ln89_2_fu_1087_p1;
wire   [0:0] tmp_1770_fu_1069_p3;
wire   [8:0] sub_ln89_2_fu_1091_p2;
wire   [0:0] empty_1266_fu_1105_p1;
wire   [0:0] tmp_1771_fu_1117_p3;
wire   [8:0] select_ln89_3_fu_1109_p3;
wire   [8:0] select_ln89_4_fu_1125_p3;
wire  signed [9:0] select_ln89_4_cast_i_fu_1137_p1;
wire  signed [9:0] select_ln89_3_cast_i_fu_1133_p1;
wire   [9:0] tmp10030_i_fu_1141_p2;
wire   [10:0] tmp_6_fu_1147_p3;
wire   [0:0] tmp_1772_fu_1159_p3;
wire   [8:0] select_ln89_5_fu_1167_p3;
wire   [9:0] shl_ln169_1_fu_1175_p3;
wire  signed [11:0] sext_ln143_fu_1155_p1;
wire  signed [11:0] sext_ln169_1_fu_1183_p1;
wire   [0:0] empty_1267_fu_1193_p1;
wire   [0:0] tmp_1773_fu_1205_p3;
wire   [8:0] select_ln89_6_fu_1197_p3;
wire   [8:0] select_ln89_7_fu_1213_p3;
wire  signed [9:0] select_ln89_7_cast_i_fu_1225_p1;
wire  signed [9:0] select_ln89_6_cast_i_fu_1221_p1;
wire   [9:0] tmp10228_i_fu_1229_p2;
wire   [10:0] tmp_7_fu_1235_p3;
wire   [0:0] tmp_1774_fu_1247_p3;
wire   [8:0] select_ln89_8_fu_1255_p3;
wire   [9:0] shl_ln169_2_fu_1263_p3;
wire  signed [11:0] sext_ln143_1_fu_1243_p1;
wire  signed [11:0] sext_ln169_3_fu_1271_p1;
wire   [0:0] empty_1268_fu_1281_p1;
wire   [0:0] tmp_1775_fu_1293_p3;
wire   [8:0] select_ln89_9_fu_1285_p3;
wire   [8:0] select_ln89_10_fu_1301_p3;
wire  signed [9:0] select_ln89_10_cast_i_fu_1313_p1;
wire  signed [9:0] select_ln89_9_cast_i_fu_1309_p1;
wire   [9:0] tmp10426_i_fu_1317_p2;
wire   [10:0] tmp_8_fu_1323_p3;
wire   [0:0] tmp_1776_fu_1335_p3;
wire   [8:0] select_ln89_11_fu_1343_p3;
wire   [9:0] shl_ln169_3_fu_1351_p3;
wire  signed [11:0] sext_ln143_2_fu_1331_p1;
wire  signed [11:0] sext_ln169_5_fu_1359_p1;
wire   [0:0] empty_1269_fu_1369_p1;
wire   [0:0] tmp_1777_fu_1381_p3;
wire   [8:0] select_ln89_12_fu_1373_p3;
wire   [8:0] select_ln89_13_fu_1389_p3;
wire  signed [9:0] select_ln89_13_cast_i_fu_1401_p1;
wire  signed [9:0] select_ln89_12_cast_i_fu_1397_p1;
wire   [9:0] tmp10624_i_fu_1405_p2;
wire   [10:0] tmp_9_fu_1411_p3;
wire   [0:0] tmp_1778_fu_1423_p3;
wire   [8:0] select_ln89_14_fu_1431_p3;
wire   [9:0] shl_ln169_4_fu_1439_p3;
wire  signed [11:0] sext_ln143_3_fu_1419_p1;
wire  signed [11:0] sext_ln169_7_fu_1447_p1;
wire   [0:0] empty_1270_fu_1457_p1;
wire   [0:0] tmp_1779_fu_1469_p3;
wire   [8:0] select_ln89_15_fu_1461_p3;
wire   [8:0] select_ln89_16_fu_1477_p3;
wire  signed [9:0] select_ln89_16_cast_i_fu_1489_p1;
wire  signed [9:0] select_ln89_15_cast_i_fu_1485_p1;
wire   [9:0] tmp10822_i_fu_1493_p2;
wire   [10:0] tmp_s_fu_1499_p3;
wire   [0:0] tmp_1780_fu_1511_p3;
wire   [8:0] select_ln89_17_fu_1519_p3;
wire   [9:0] shl_ln169_5_fu_1527_p3;
wire  signed [11:0] sext_ln143_4_fu_1507_p1;
wire  signed [11:0] sext_ln169_9_fu_1535_p1;
wire   [0:0] empty_1271_fu_1545_p1;
wire   [0:0] tmp_1781_fu_1557_p3;
wire   [8:0] select_ln89_18_fu_1549_p3;
wire   [8:0] select_ln89_19_fu_1565_p3;
wire  signed [9:0] select_ln89_19_cast_i_fu_1577_p1;
wire  signed [9:0] select_ln89_18_cast_i_fu_1573_p1;
wire   [9:0] tmp11020_i_fu_1581_p2;
wire   [10:0] tmp_1_fu_1587_p3;
wire   [0:0] tmp_1782_fu_1599_p3;
wire   [8:0] select_ln89_20_fu_1607_p3;
wire   [9:0] shl_ln169_6_fu_1615_p3;
wire  signed [11:0] sext_ln143_5_fu_1595_p1;
wire  signed [11:0] sext_ln169_11_fu_1623_p1;
wire   [0:0] empty_1272_fu_1633_p1;
wire   [0:0] tmp_1783_fu_1645_p3;
wire   [8:0] select_ln89_21_fu_1637_p3;
wire   [8:0] select_ln89_22_fu_1653_p3;
wire  signed [9:0] select_ln89_22_cast_i_fu_1665_p1;
wire  signed [9:0] select_ln89_21_cast_i_fu_1661_p1;
wire   [9:0] tmp11218_i_fu_1669_p2;
wire   [10:0] tmp_2_fu_1675_p3;
wire   [0:0] tmp_1784_fu_1687_p3;
wire   [8:0] select_ln89_23_fu_1695_p3;
wire   [9:0] shl_ln169_7_fu_1703_p3;
wire  signed [11:0] sext_ln143_6_fu_1683_p1;
wire  signed [11:0] sext_ln169_13_fu_1711_p1;
wire   [0:0] empty_1273_fu_1721_p1;
wire   [0:0] tmp_1785_fu_1733_p3;
wire   [8:0] select_ln89_24_fu_1725_p3;
wire   [8:0] select_ln89_25_fu_1741_p3;
wire  signed [9:0] select_ln89_25_cast_i_fu_1753_p1;
wire  signed [9:0] select_ln89_24_cast_i_fu_1749_p1;
wire   [9:0] tmp11416_i_fu_1757_p2;
wire   [10:0] tmp_3_fu_1763_p3;
wire   [0:0] tmp_1786_fu_1775_p3;
wire   [8:0] select_ln89_26_fu_1783_p3;
wire   [9:0] shl_ln169_8_fu_1791_p3;
wire  signed [11:0] sext_ln143_7_fu_1771_p1;
wire  signed [11:0] sext_ln169_15_fu_1799_p1;
wire   [0:0] empty_1274_fu_1809_p1;
wire   [0:0] tmp_1787_fu_1821_p3;
wire   [8:0] select_ln89_27_fu_1813_p3;
wire   [8:0] select_ln89_28_fu_1829_p3;
wire  signed [9:0] select_ln89_28_cast_i_fu_1841_p1;
wire  signed [9:0] select_ln89_27_cast_i_fu_1837_p1;
wire   [9:0] tmp11614_i_fu_1845_p2;
wire   [10:0] tmp_4_fu_1851_p3;
wire   [0:0] tmp_1788_fu_1863_p3;
wire   [8:0] select_ln89_29_fu_1871_p3;
wire   [9:0] shl_ln169_9_fu_1879_p3;
wire  signed [11:0] sext_ln143_8_fu_1859_p1;
wire  signed [11:0] sext_ln169_17_fu_1887_p1;
wire   [0:0] empty_1275_fu_1897_p1;
wire   [0:0] tmp_1789_fu_1909_p3;
wire   [8:0] select_ln89_30_fu_1901_p3;
wire   [8:0] select_ln89_31_fu_1917_p3;
wire  signed [9:0] select_ln89_31_cast_i_fu_1929_p1;
wire  signed [9:0] select_ln89_30_cast_i_fu_1925_p1;
wire   [9:0] tmp11812_i_fu_1933_p2;
wire   [10:0] tmp_10_fu_1939_p3;
wire   [0:0] tmp_1790_fu_1951_p3;
wire   [8:0] select_ln89_32_fu_1959_p3;
wire   [9:0] shl_ln169_s_fu_1967_p3;
wire  signed [11:0] sext_ln143_9_fu_1947_p1;
wire  signed [11:0] sext_ln169_19_fu_1975_p1;
wire   [0:0] empty_1276_fu_1985_p1;
wire   [0:0] tmp_1791_fu_1997_p3;
wire   [8:0] select_ln89_33_fu_1989_p3;
wire   [8:0] select_ln89_34_fu_2005_p3;
wire  signed [9:0] select_ln89_34_cast_i_fu_2017_p1;
wire  signed [9:0] select_ln89_33_cast_i_fu_2013_p1;
wire   [9:0] tmp12010_i_fu_2021_p2;
wire   [10:0] tmp_11_fu_2027_p3;
wire   [0:0] tmp_1792_fu_2039_p3;
wire   [8:0] select_ln89_35_fu_2047_p3;
wire   [9:0] shl_ln169_10_fu_2055_p3;
wire  signed [11:0] sext_ln143_10_fu_2035_p1;
wire  signed [11:0] sext_ln169_21_fu_2063_p1;
wire   [0:0] empty_1277_fu_2073_p1;
wire   [0:0] tmp_1793_fu_2085_p3;
wire   [8:0] select_ln89_36_fu_2077_p3;
wire   [8:0] select_ln89_37_fu_2093_p3;
wire  signed [9:0] select_ln89_37_cast_i_fu_2105_p1;
wire  signed [9:0] select_ln89_36_cast_i_fu_2101_p1;
wire   [9:0] tmp1228_i_fu_2109_p2;
wire   [10:0] tmp_12_fu_2115_p3;
wire   [0:0] tmp_1794_fu_2127_p3;
wire   [8:0] select_ln89_38_fu_2135_p3;
wire   [9:0] shl_ln169_11_fu_2143_p3;
wire  signed [11:0] sext_ln143_11_fu_2123_p1;
wire  signed [11:0] sext_ln169_23_fu_2151_p1;
wire   [0:0] empty_1278_fu_2161_p1;
wire   [0:0] tmp_1795_fu_2173_p3;
wire   [8:0] select_ln89_39_fu_2165_p3;
wire   [8:0] select_ln89_40_fu_2181_p3;
wire  signed [9:0] select_ln89_40_cast_i_fu_2193_p1;
wire  signed [9:0] select_ln89_39_cast_i_fu_2189_p1;
wire   [9:0] tmp1246_i_fu_2197_p2;
wire   [10:0] tmp_13_fu_2203_p3;
wire   [0:0] tmp_1796_fu_2215_p3;
wire   [8:0] select_ln89_41_fu_2223_p3;
wire   [9:0] shl_ln169_12_fu_2231_p3;
wire  signed [11:0] sext_ln143_12_fu_2211_p1;
wire  signed [11:0] sext_ln169_25_fu_2239_p1;
wire   [0:0] empty_1279_fu_2249_p1;
wire   [0:0] tmp_1797_fu_2261_p3;
wire   [8:0] select_ln89_42_fu_2253_p3;
wire   [8:0] select_ln89_43_fu_2269_p3;
wire  signed [9:0] select_ln89_43_cast_i_fu_2281_p1;
wire  signed [9:0] select_ln89_42_cast_i_fu_2277_p1;
wire   [9:0] tmp1264_i_fu_2285_p2;
wire   [10:0] tmp_14_fu_2291_p3;
wire   [0:0] tmp_1798_fu_2303_p3;
wire   [8:0] select_ln89_44_fu_2311_p3;
wire   [9:0] shl_ln169_13_fu_2319_p3;
wire  signed [11:0] sext_ln143_13_fu_2299_p1;
wire  signed [11:0] sext_ln169_27_fu_2327_p1;
wire   [0:0] empty_1280_fu_2337_p1;
wire   [0:0] tmp_1799_fu_2349_p3;
wire   [8:0] select_ln89_45_fu_2341_p3;
wire   [8:0] select_ln89_46_fu_2357_p3;
wire  signed [9:0] select_ln89_46_cast_i_fu_2369_p1;
wire  signed [9:0] select_ln89_45_cast_i_fu_2365_p1;
wire   [9:0] tmp1282_i_fu_2373_p2;
wire   [10:0] tmp_15_fu_2379_p3;
wire   [0:0] tmp_1800_fu_2391_p3;
wire   [8:0] select_ln89_47_fu_2399_p3;
wire   [9:0] shl_ln169_14_fu_2407_p3;
wire  signed [11:0] sext_ln143_14_fu_2387_p1;
wire  signed [11:0] sext_ln169_29_fu_2415_p1;
wire   [10:0] tmp_5_fu_2604_p3;
wire   [9:0] shl_ln_fu_2615_p3;
wire   [23:0] select_ln137_33_fu_2597_p3;
wire  signed [23:0] sext_ln169_fu_2622_p1;
wire   [23:0] add_ln169_fu_2626_p2;
wire  signed [23:0] tmp99_i_fu_2611_p1;
wire  signed [23:0] sext_ln169_2_fu_2638_p1;
wire   [23:0] select_ln137_32_fu_2590_p3;
wire  signed [23:0] sext_ln169_4_fu_2647_p1;
wire   [23:0] select_ln137_31_fu_2583_p3;
wire  signed [23:0] sext_ln169_6_fu_2656_p1;
wire   [23:0] select_ln137_30_fu_2576_p3;
wire  signed [23:0] sext_ln169_8_fu_2665_p1;
wire   [23:0] select_ln137_29_fu_2569_p3;
wire  signed [23:0] sext_ln169_10_fu_2674_p1;
wire   [23:0] select_ln137_28_fu_2562_p3;
wire  signed [23:0] sext_ln169_12_fu_2683_p1;
wire   [23:0] select_ln137_27_fu_2555_p3;
wire  signed [23:0] sext_ln169_14_fu_2692_p1;
wire   [23:0] select_ln137_26_fu_2548_p3;
wire  signed [23:0] sext_ln169_16_fu_2701_p1;
wire   [23:0] select_ln137_25_fu_2541_p3;
wire  signed [23:0] sext_ln169_18_fu_2710_p1;
wire   [23:0] select_ln137_24_fu_2534_p3;
wire  signed [23:0] sext_ln169_20_fu_2719_p1;
wire   [23:0] select_ln137_23_fu_2527_p3;
wire  signed [23:0] sext_ln169_22_fu_2728_p1;
wire   [23:0] select_ln137_22_fu_2520_p3;
wire  signed [23:0] sext_ln169_24_fu_2737_p1;
wire   [23:0] select_ln137_21_fu_2513_p3;
wire  signed [23:0] sext_ln169_26_fu_2746_p1;
wire   [23:0] select_ln137_20_fu_2506_p3;
wire  signed [23:0] sext_ln169_28_fu_2755_p1;
wire   [23:0] select_ln137_19_fu_2499_p3;
wire  signed [23:0] sext_ln169_30_fu_2764_p1;
wire   [23:0] select_ln137_fu_2492_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2094;
wire   [3:0] tmp_i_fu_859_p1;
wire   [3:0] tmp_i_fu_859_p3;
wire   [3:0] tmp_i_fu_859_p5;
wire   [3:0] tmp_i_fu_859_p7;
wire   [3:0] tmp_i_fu_859_p9;
wire   [3:0] tmp_i_fu_859_p11;
wire   [3:0] tmp_i_fu_859_p13;
wire   [3:0] tmp_i_fu_859_p15;
wire  signed [3:0] tmp_i_fu_859_p17;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 tile_fu_148 = 32'd0;
#0 sf_fu_152 = 32'd0;
#0 i_fu_156 = 32'd0;
#0 p_0_0_073156_i_fu_160 = 24'd0;
#0 p_0_0_073_1158_i_fu_164 = 24'd0;
#0 p_0_0_073_2160_i_fu_168 = 24'd0;
#0 p_0_0_073_3162_i_fu_172 = 24'd0;
#0 p_0_0_073_4164_i_fu_176 = 24'd0;
#0 p_0_0_073_5166_i_fu_180 = 24'd0;
#0 p_0_0_073_6168_i_fu_184 = 24'd0;
#0 p_0_0_073_7170_i_fu_188 = 24'd0;
#0 p_0_0_073_8172_i_fu_192 = 24'd0;
#0 p_0_0_073_9174_i_fu_196 = 24'd0;
#0 p_0_0_073_10176_i_fu_200 = 24'd0;
#0 p_0_0_073_11178_i_fu_204 = 24'd0;
#0 p_0_0_073_12180_i_fu_208 = 24'd0;
#0 p_0_0_073_13182_i_fu_212 = 24'd0;
#0 p_0_0_073_14184_i_fu_216 = 24'd0;
#0 p_0_0_073_15186_i_fu_220 = 24'd0;
#0 inputBuf_fu_224 = 24'd0;
#0 inputBuf_210_fu_228 = 24'd0;
#0 inputBuf_211_fu_232 = 24'd0;
#0 inputBuf_212_fu_236 = 24'd0;
#0 inputBuf_213_fu_240 = 24'd0;
#0 inputBuf_214_fu_244 = 24'd0;
#0 inputBuf_215_fu_248 = 24'd0;
#0 inputBuf_216_fu_252 = 24'd0;
#0 inputBuf_217_fu_256 = 24'd0;
#0 nf_13_fu_260 = 32'd0;
#0 ap_done_reg = 1'b0;
end

BlackBoxJam_sparsemux_19_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_19_4_24_1_1_U41(
    .din0(inputBuf_fu_224),
    .din1(inputBuf_210_fu_228),
    .din2(inputBuf_211_fu_232),
    .din3(inputBuf_212_fu_236),
    .din4(inputBuf_213_fu_240),
    .din5(inputBuf_214_fu_244),
    .din6(inputBuf_215_fu_248),
    .din7(inputBuf_216_fu_252),
    .din8(inputBuf_217_fu_256),
    .def(tmp_i_fu_859_p19),
    .sel(trunc_ln117_reg_3164),
    .dout(tmp_i_fu_859_p21)
);

BlackBoxJam_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd0) & (icmp_ln122_reg_3160 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_inElem_reg_699 <= tmp_i_fu_859_p21;
    end else if (((~(trunc_ln117_reg_3164 == 4'd7) & ~(trunc_ln117_reg_3164 == 4'd6) & ~(trunc_ln117_reg_3164 == 4'd5) & ~(trunc_ln117_reg_3164 == 4'd4) & ~(trunc_ln117_reg_3164 == 4'd3) & ~(trunc_ln117_reg_3164 == 4'd2) & ~(trunc_ln117_reg_3164 == 4'd1) & ~(trunc_ln117_reg_3164 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 
    1'd0) & (trunc_ln117_reg_3164 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_inElem_reg_699 <= convInp_5_dout;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_inElem_reg_699 <= ap_phi_reg_pp0_iter2_inElem_reg_699;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_156 <= 32'd0;
        end else if (((icmp_ln122_fu_753_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_156 <= i_17_fu_758_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            nf_13_fu_260 <= 32'd0;
        end else if ((1'b1 == ap_condition_2094)) begin
            nf_13_fu_260 <= nf_15_fu_809_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln122_fu_753_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln159_fu_786_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sf_fu_152 <= 32'd0;
    end else if (((icmp_ln122_fu_753_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln159_fu_786_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_fu_152 <= sf_12_fu_780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tile_fu_148 <= 32'd0;
        end else if (((icmp_ln159_reg_3193 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            tile_fu_148 <= tile_16_fu_981_p3;
        end else if (((icmp_ln159_reg_3193 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            tile_fu_148 <= tile_15_fu_970_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln169_674_reg_3310[11 : 1] <= add_ln169_674_fu_1187_p2[11 : 1];
        add_ln169_676_reg_3315[11 : 1] <= add_ln169_676_fu_1275_p2[11 : 1];
        add_ln169_678_reg_3320[11 : 1] <= add_ln169_678_fu_1363_p2[11 : 1];
        add_ln169_680_reg_3325[11 : 1] <= add_ln169_680_fu_1451_p2[11 : 1];
        add_ln169_682_reg_3330[11 : 1] <= add_ln169_682_fu_1539_p2[11 : 1];
        add_ln169_684_reg_3335[11 : 1] <= add_ln169_684_fu_1627_p2[11 : 1];
        add_ln169_686_reg_3340[11 : 1] <= add_ln169_686_fu_1715_p2[11 : 1];
        add_ln169_688_reg_3345[11 : 1] <= add_ln169_688_fu_1803_p2[11 : 1];
        add_ln169_690_reg_3350[11 : 1] <= add_ln169_690_fu_1891_p2[11 : 1];
        add_ln169_692_reg_3355[11 : 1] <= add_ln169_692_fu_1979_p2[11 : 1];
        add_ln169_694_reg_3360[11 : 1] <= add_ln169_694_fu_2067_p2[11 : 1];
        add_ln169_696_reg_3365[11 : 1] <= add_ln169_696_fu_2155_p2[11 : 1];
        add_ln169_698_reg_3370[11 : 1] <= add_ln169_698_fu_2243_p2[11 : 1];
        add_ln169_700_reg_3375[11 : 1] <= add_ln169_700_fu_2331_p2[11 : 1];
        add_ln169_702_reg_3380[11 : 1] <= add_ln169_702_fu_2419_p2[11 : 1];
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln137_reg_3173_pp0_iter2_reg <= icmp_ln137_reg_3173;
        icmp_ln137_reg_3173_pp0_iter3_reg <= icmp_ln137_reg_3173_pp0_iter2_reg;
        icmp_ln159_reg_3193_pp0_iter2_reg <= icmp_ln159_reg_3193;
        icmp_ln159_reg_3193_pp0_iter3_reg <= icmp_ln159_reg_3193_pp0_iter2_reg;
        icmp_ln159_reg_3193_pp0_iter4_reg <= icmp_ln159_reg_3193_pp0_iter3_reg;
        nf_14_reg_3155_pp0_iter2_reg <= nf_14_reg_3155;
        result_50_reg_3470 <= result_50_fu_2779_p2;
        result_51_reg_3475 <= result_51_fu_2785_p2;
        result_52_reg_3480 <= result_52_fu_2791_p2;
        result_53_reg_3485 <= result_53_fu_2797_p2;
        result_54_reg_3490 <= result_54_fu_2803_p2;
        result_55_reg_3495 <= result_55_fu_2809_p2;
        result_56_reg_3500 <= result_56_fu_2815_p2;
        result_57_reg_3505 <= result_57_fu_2821_p2;
        result_58_reg_3510 <= result_58_fu_2827_p2;
        result_59_reg_3515 <= result_59_fu_2833_p2;
        result_60_reg_3520 <= result_60_fu_2839_p2;
        result_61_reg_3525 <= result_61_fu_2845_p2;
        result_62_reg_3530 <= result_62_fu_2851_p2;
        result_63_reg_3535 <= result_63_fu_2857_p2;
        result_64_reg_3540 <= result_64_fu_2863_p2;
        result_reg_3465 <= result_fu_2773_p2;
        select_ln89_2_reg_3305 <= select_ln89_2_fu_1097_p3;
        tmp32_i_reg_3300 <= tmp32_i_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln122_reg_3160 <= icmp_ln122_fu_753_p2;
        icmp_ln125_reg_3169 <= icmp_ln125_fu_768_p2;
        icmp_ln137_reg_3173 <= icmp_ln137_fu_774_p2;
        icmp_ln159_reg_3193 <= icmp_ln159_fu_786_p2;
        icmp_ln173_reg_3197 <= icmp_ln173_fu_803_p2;
        nf_14_reg_3155 <= nf_13_fu_260;
        trunc_ln117_reg_3164 <= trunc_ln117_fu_764_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_699 <= ap_phi_reg_pp0_iter0_inElem_reg_699;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_inElem_reg_699 <= ap_phi_reg_pp0_iter1_inElem_reg_699;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_210_fu_228 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_211_fu_232 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_212_fu_236 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_213_fu_240 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_214_fu_244 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_215_fu_248 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_216_fu_252 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln117_reg_3164 == 4'd7) & ~(trunc_ln117_reg_3164 == 4'd6) & ~(trunc_ln117_reg_3164 == 4'd5) & ~(trunc_ln117_reg_3164 == 4'd4) & ~(trunc_ln117_reg_3164 == 4'd3) & ~(trunc_ln117_reg_3164 == 4'd2) & ~(trunc_ln117_reg_3164 == 4'd1) & ~(trunc_ln117_reg_3164 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_217_fu_256 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0) & (trunc_ln117_reg_3164 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_fu_224 <= convInp_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_0_0_073156_i_fu_160 <= add_ln169_673_fu_2632_p2;
        p_0_0_073_10176_i_fu_200 <= add_ln169_693_fu_2722_p2;
        p_0_0_073_11178_i_fu_204 <= add_ln169_695_fu_2731_p2;
        p_0_0_073_1158_i_fu_164 <= add_ln169_675_fu_2641_p2;
        p_0_0_073_12180_i_fu_208 <= add_ln169_697_fu_2740_p2;
        p_0_0_073_13182_i_fu_212 <= add_ln169_699_fu_2749_p2;
        p_0_0_073_14184_i_fu_216 <= add_ln169_701_fu_2758_p2;
        p_0_0_073_15186_i_fu_220 <= add_ln169_703_fu_2767_p2;
        p_0_0_073_2160_i_fu_168 <= add_ln169_677_fu_2650_p2;
        p_0_0_073_3162_i_fu_172 <= add_ln169_679_fu_2659_p2;
        p_0_0_073_4164_i_fu_176 <= add_ln169_681_fu_2668_p2;
        p_0_0_073_5166_i_fu_180 <= add_ln169_683_fu_2677_p2;
        p_0_0_073_6168_i_fu_184 <= add_ln169_685_fu_2686_p2;
        p_0_0_073_7170_i_fu_188 <= add_ln169_687_fu_2695_p2;
        p_0_0_073_8172_i_fu_192 <= add_ln169_689_fu_2704_p2;
        p_0_0_073_9174_i_fu_196 <= add_ln169_691_fu_2713_p2;
    end
end

always @ (*) begin
    if (((icmp_ln122_fu_753_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op78_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        convInp_5_blk_n = convInp_5_empty_n;
    end else begin
        convInp_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op78_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        convInp_5_read = 1'b1;
    end else begin
        convInp_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_3193_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mvOut_m_buffer_10_blk_n = mvOut_m_buffer_10_full_n;
    end else begin
        mvOut_m_buffer_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_3193_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mvOut_m_buffer_10_write = 1'b1;
    end else begin
        mvOut_m_buffer_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_0_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_10_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_11_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_12_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_13_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_14_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_15_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_1_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_2_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_3_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_4_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_5_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_6_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_7_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_8_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs0_9_ce0 = 1'b1;
    end else begin
        p_ZL8threshs0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_0_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_10_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_11_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_12_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_13_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_14_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_15_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_1_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_2_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_3_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_4_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_5_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_6_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_7_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_8_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL8weights0_9_ce0 = 1'b1;
    end else begin
        p_ZL8weights0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln169_673_fu_2632_p2 = ($signed(add_ln169_fu_2626_p2) + $signed(tmp99_i_fu_2611_p1));

assign add_ln169_674_fu_1187_p2 = ($signed(sext_ln143_fu_1155_p1) + $signed(sext_ln169_1_fu_1183_p1));

assign add_ln169_675_fu_2641_p2 = ($signed(sext_ln169_2_fu_2638_p1) + $signed(select_ln137_32_fu_2590_p3));

assign add_ln169_676_fu_1275_p2 = ($signed(sext_ln143_1_fu_1243_p1) + $signed(sext_ln169_3_fu_1271_p1));

assign add_ln169_677_fu_2650_p2 = ($signed(sext_ln169_4_fu_2647_p1) + $signed(select_ln137_31_fu_2583_p3));

assign add_ln169_678_fu_1363_p2 = ($signed(sext_ln143_2_fu_1331_p1) + $signed(sext_ln169_5_fu_1359_p1));

assign add_ln169_679_fu_2659_p2 = ($signed(sext_ln169_6_fu_2656_p1) + $signed(select_ln137_30_fu_2576_p3));

assign add_ln169_680_fu_1451_p2 = ($signed(sext_ln143_3_fu_1419_p1) + $signed(sext_ln169_7_fu_1447_p1));

assign add_ln169_681_fu_2668_p2 = ($signed(sext_ln169_8_fu_2665_p1) + $signed(select_ln137_29_fu_2569_p3));

assign add_ln169_682_fu_1539_p2 = ($signed(sext_ln143_4_fu_1507_p1) + $signed(sext_ln169_9_fu_1535_p1));

assign add_ln169_683_fu_2677_p2 = ($signed(sext_ln169_10_fu_2674_p1) + $signed(select_ln137_28_fu_2562_p3));

assign add_ln169_684_fu_1627_p2 = ($signed(sext_ln143_5_fu_1595_p1) + $signed(sext_ln169_11_fu_1623_p1));

assign add_ln169_685_fu_2686_p2 = ($signed(sext_ln169_12_fu_2683_p1) + $signed(select_ln137_27_fu_2555_p3));

assign add_ln169_686_fu_1715_p2 = ($signed(sext_ln143_6_fu_1683_p1) + $signed(sext_ln169_13_fu_1711_p1));

assign add_ln169_687_fu_2695_p2 = ($signed(sext_ln169_14_fu_2692_p1) + $signed(select_ln137_26_fu_2548_p3));

assign add_ln169_688_fu_1803_p2 = ($signed(sext_ln143_7_fu_1771_p1) + $signed(sext_ln169_15_fu_1799_p1));

assign add_ln169_689_fu_2704_p2 = ($signed(sext_ln169_16_fu_2701_p1) + $signed(select_ln137_25_fu_2541_p3));

assign add_ln169_690_fu_1891_p2 = ($signed(sext_ln143_8_fu_1859_p1) + $signed(sext_ln169_17_fu_1887_p1));

assign add_ln169_691_fu_2713_p2 = ($signed(sext_ln169_18_fu_2710_p1) + $signed(select_ln137_24_fu_2534_p3));

assign add_ln169_692_fu_1979_p2 = ($signed(sext_ln143_9_fu_1947_p1) + $signed(sext_ln169_19_fu_1975_p1));

assign add_ln169_693_fu_2722_p2 = ($signed(sext_ln169_20_fu_2719_p1) + $signed(select_ln137_23_fu_2527_p3));

assign add_ln169_694_fu_2067_p2 = ($signed(sext_ln143_10_fu_2035_p1) + $signed(sext_ln169_21_fu_2063_p1));

assign add_ln169_695_fu_2731_p2 = ($signed(sext_ln169_22_fu_2728_p1) + $signed(select_ln137_22_fu_2520_p3));

assign add_ln169_696_fu_2155_p2 = ($signed(sext_ln143_11_fu_2123_p1) + $signed(sext_ln169_23_fu_2151_p1));

assign add_ln169_697_fu_2740_p2 = ($signed(sext_ln169_24_fu_2737_p1) + $signed(select_ln137_21_fu_2513_p3));

assign add_ln169_698_fu_2243_p2 = ($signed(sext_ln143_12_fu_2211_p1) + $signed(sext_ln169_25_fu_2239_p1));

assign add_ln169_699_fu_2749_p2 = ($signed(sext_ln169_26_fu_2746_p1) + $signed(select_ln137_20_fu_2506_p3));

assign add_ln169_700_fu_2331_p2 = ($signed(sext_ln143_13_fu_2299_p1) + $signed(sext_ln169_27_fu_2327_p1));

assign add_ln169_701_fu_2758_p2 = ($signed(sext_ln169_28_fu_2755_p1) + $signed(select_ln137_19_fu_2499_p3));

assign add_ln169_702_fu_2419_p2 = ($signed(sext_ln143_14_fu_2387_p1) + $signed(sext_ln169_29_fu_2415_p1));

assign add_ln169_703_fu_2767_p2 = ($signed(sext_ln169_30_fu_2764_p1) + $signed(select_ln137_fu_2492_p3));

assign add_ln169_fu_2626_p2 = ($signed(select_ln137_33_fu_2597_p3) + $signed(sext_ln169_fu_2622_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op78_read_state3 == 1'b1) & (convInp_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((icmp_ln159_reg_3193_pp0_iter4_reg == 1'd1) & (mvOut_m_buffer_10_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2094 = ((icmp_ln122_fu_753_p2 == 1'd0) & (icmp_ln159_fu_786_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_699 = 'bx;

always @ (*) begin
    ap_predicate_op78_read_state3 = ((icmp_ln125_reg_3169 == 1'd1) & (icmp_ln122_reg_3160 == 1'd0));
end

assign empty_1266_fu_1105_p1 = p_ZL8weights0_1_q0[0:0];

assign empty_1267_fu_1193_p1 = p_ZL8weights0_2_q0[0:0];

assign empty_1268_fu_1281_p1 = p_ZL8weights0_3_q0[0:0];

assign empty_1269_fu_1369_p1 = p_ZL8weights0_4_q0[0:0];

assign empty_1270_fu_1457_p1 = p_ZL8weights0_5_q0[0:0];

assign empty_1271_fu_1545_p1 = p_ZL8weights0_6_q0[0:0];

assign empty_1272_fu_1633_p1 = p_ZL8weights0_7_q0[0:0];

assign empty_1273_fu_1721_p1 = p_ZL8weights0_8_q0[0:0];

assign empty_1274_fu_1809_p1 = p_ZL8weights0_9_q0[0:0];

assign empty_1275_fu_1897_p1 = p_ZL8weights0_10_q0[0:0];

assign empty_1276_fu_1985_p1 = p_ZL8weights0_11_q0[0:0];

assign empty_1277_fu_2073_p1 = p_ZL8weights0_12_q0[0:0];

assign empty_1278_fu_2161_p1 = p_ZL8weights0_13_q0[0:0];

assign empty_1279_fu_2249_p1 = p_ZL8weights0_14_q0[0:0];

assign empty_1280_fu_2337_p1 = p_ZL8weights0_15_q0[0:0];

assign empty_fu_993_p1 = p_ZL8weights0_0_q0[0:0];

assign i_17_fu_758_p2 = (i_fu_156 + 32'd1);

assign icmp_ln122_fu_753_p2 = ((i_fu_156 == mul_i) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_768_p2 = ((nf_13_fu_260 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_774_p2 = ((sf_fu_152 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_786_p2 = ((sf_12_fu_780_p2 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_803_p2 = ((nf_fu_797_p2 == 32'd4) ? 1'b1 : 1'b0);

assign idxprom2_i24_i_fu_950_p1 = tile_fu_148;

assign idxprom2_i_i_fu_2425_p1 = nf_14_reg_3155_pp0_iter2_reg;

assign mvOut_m_buffer_10_din = {{{{{{{{{{{{{{{{result_64_reg_3540}, {result_63_reg_3535}}, {result_62_reg_3530}}, {result_61_reg_3525}}, {result_60_reg_3520}}, {result_59_reg_3515}}, {result_58_reg_3510}}, {result_57_reg_3505}}, {result_56_reg_3500}}, {result_55_reg_3495}}, {result_54_reg_3490}}, {result_53_reg_3485}}, {result_52_reg_3480}}, {result_51_reg_3475}}, {result_50_reg_3470}}, {result_reg_3465}};

assign nf_15_fu_809_p3 = ((icmp_ln173_fu_803_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_797_p2);

assign nf_fu_797_p2 = (nf_13_fu_260 + 32'd1);

assign p_ZL8threshs0_0_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_10_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_11_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_12_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_13_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_14_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_15_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_1_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_2_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_3_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_4_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_5_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_6_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_7_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_8_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8threshs0_9_address0 = idxprom2_i_i_fu_2425_p1;

assign p_ZL8weights0_0_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_10_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_11_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_12_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_13_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_14_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_15_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_1_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_2_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_3_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_4_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_5_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_6_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_7_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_8_address0 = idxprom2_i24_i_fu_950_p1;

assign p_ZL8weights0_9_address0 = idxprom2_i24_i_fu_950_p1;

assign r_1_fu_1027_p4 = {{ap_phi_reg_pp0_iter3_inElem_reg_699[15:8]}};

assign r_2_fu_1077_p4 = {{ap_phi_reg_pp0_iter3_inElem_reg_699[23:16]}};

assign r_fu_997_p1 = ap_phi_reg_pp0_iter3_inElem_reg_699[7:0];

assign result_50_fu_2779_p2 = (($signed(p_ZL8threshs0_1_q0) < $signed(add_ln169_675_fu_2641_p2)) ? 1'b1 : 1'b0);

assign result_51_fu_2785_p2 = (($signed(p_ZL8threshs0_2_q0) < $signed(add_ln169_677_fu_2650_p2)) ? 1'b1 : 1'b0);

assign result_52_fu_2791_p2 = (($signed(p_ZL8threshs0_3_q0) < $signed(add_ln169_679_fu_2659_p2)) ? 1'b1 : 1'b0);

assign result_53_fu_2797_p2 = (($signed(p_ZL8threshs0_4_q0) < $signed(add_ln169_681_fu_2668_p2)) ? 1'b1 : 1'b0);

assign result_54_fu_2803_p2 = (($signed(p_ZL8threshs0_5_q0) < $signed(add_ln169_683_fu_2677_p2)) ? 1'b1 : 1'b0);

assign result_55_fu_2809_p2 = (($signed(p_ZL8threshs0_6_q0) < $signed(add_ln169_685_fu_2686_p2)) ? 1'b1 : 1'b0);

assign result_56_fu_2815_p2 = (($signed(p_ZL8threshs0_7_q0) < $signed(add_ln169_687_fu_2695_p2)) ? 1'b1 : 1'b0);

assign result_57_fu_2821_p2 = (($signed(p_ZL8threshs0_8_q0) < $signed(add_ln169_689_fu_2704_p2)) ? 1'b1 : 1'b0);

assign result_58_fu_2827_p2 = (($signed(p_ZL8threshs0_9_q0) < $signed(add_ln169_691_fu_2713_p2)) ? 1'b1 : 1'b0);

assign result_59_fu_2833_p2 = (($signed(p_ZL8threshs0_10_q0) < $signed(add_ln169_693_fu_2722_p2)) ? 1'b1 : 1'b0);

assign result_60_fu_2839_p2 = (($signed(p_ZL8threshs0_11_q0) < $signed(add_ln169_695_fu_2731_p2)) ? 1'b1 : 1'b0);

assign result_61_fu_2845_p2 = (($signed(p_ZL8threshs0_12_q0) < $signed(add_ln169_697_fu_2740_p2)) ? 1'b1 : 1'b0);

assign result_62_fu_2851_p2 = (($signed(p_ZL8threshs0_13_q0) < $signed(add_ln169_699_fu_2749_p2)) ? 1'b1 : 1'b0);

assign result_63_fu_2857_p2 = (($signed(p_ZL8threshs0_14_q0) < $signed(add_ln169_701_fu_2758_p2)) ? 1'b1 : 1'b0);

assign result_64_fu_2863_p2 = (($signed(p_ZL8threshs0_15_q0) < $signed(add_ln169_703_fu_2767_p2)) ? 1'b1 : 1'b0);

assign result_fu_2773_p2 = (($signed(p_ZL8threshs0_0_q0) < $signed(add_ln169_673_fu_2632_p2)) ? 1'b1 : 1'b0);

assign select_ln137_19_fu_2499_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_14184_i_fu_216);

assign select_ln137_20_fu_2506_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_13182_i_fu_212);

assign select_ln137_21_fu_2513_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_12180_i_fu_208);

assign select_ln137_22_fu_2520_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_11178_i_fu_204);

assign select_ln137_23_fu_2527_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_10176_i_fu_200);

assign select_ln137_24_fu_2534_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_9174_i_fu_196);

assign select_ln137_25_fu_2541_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_8172_i_fu_192);

assign select_ln137_26_fu_2548_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_7170_i_fu_188);

assign select_ln137_27_fu_2555_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_6168_i_fu_184);

assign select_ln137_28_fu_2562_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_5166_i_fu_180);

assign select_ln137_29_fu_2569_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_4164_i_fu_176);

assign select_ln137_30_fu_2576_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_3162_i_fu_172);

assign select_ln137_31_fu_2583_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_2160_i_fu_168);

assign select_ln137_32_fu_2590_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_1158_i_fu_164);

assign select_ln137_33_fu_2597_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073156_i_fu_160);

assign select_ln137_fu_2492_p3 = ((icmp_ln137_reg_3173_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_073_15186_i_fu_220);

assign select_ln89_10_cast_i_fu_1313_p1 = $signed(select_ln89_10_fu_1301_p3);

assign select_ln89_10_fu_1301_p3 = ((tmp_1775_fu_1293_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_11_fu_1343_p3 = ((tmp_1776_fu_1335_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_12_cast_i_fu_1397_p1 = $signed(select_ln89_12_fu_1373_p3);

assign select_ln89_12_fu_1373_p3 = ((empty_1269_fu_1369_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_13_cast_i_fu_1401_p1 = $signed(select_ln89_13_fu_1389_p3);

assign select_ln89_13_fu_1389_p3 = ((tmp_1777_fu_1381_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_14_fu_1431_p3 = ((tmp_1778_fu_1423_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_15_cast_i_fu_1485_p1 = $signed(select_ln89_15_fu_1461_p3);

assign select_ln89_15_fu_1461_p3 = ((empty_1270_fu_1457_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_16_cast_i_fu_1489_p1 = $signed(select_ln89_16_fu_1477_p3);

assign select_ln89_16_fu_1477_p3 = ((tmp_1779_fu_1469_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_17_fu_1519_p3 = ((tmp_1780_fu_1511_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_18_cast_i_fu_1573_p1 = $signed(select_ln89_18_fu_1549_p3);

assign select_ln89_18_fu_1549_p3 = ((empty_1271_fu_1545_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_19_cast_i_fu_1577_p1 = $signed(select_ln89_19_fu_1565_p3);

assign select_ln89_19_fu_1565_p3 = ((tmp_1781_fu_1557_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_1_cast_i_fu_1059_p1 = $signed(select_ln89_1_fu_1047_p3);

assign select_ln89_1_fu_1047_p3 = ((tmp_fu_1019_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_20_fu_1607_p3 = ((tmp_1782_fu_1599_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_21_cast_i_fu_1661_p1 = $signed(select_ln89_21_fu_1637_p3);

assign select_ln89_21_fu_1637_p3 = ((empty_1272_fu_1633_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_22_cast_i_fu_1665_p1 = $signed(select_ln89_22_fu_1653_p3);

assign select_ln89_22_fu_1653_p3 = ((tmp_1783_fu_1645_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_23_fu_1695_p3 = ((tmp_1784_fu_1687_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_24_cast_i_fu_1749_p1 = $signed(select_ln89_24_fu_1725_p3);

assign select_ln89_24_fu_1725_p3 = ((empty_1273_fu_1721_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_25_cast_i_fu_1753_p1 = $signed(select_ln89_25_fu_1741_p3);

assign select_ln89_25_fu_1741_p3 = ((tmp_1785_fu_1733_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_26_fu_1783_p3 = ((tmp_1786_fu_1775_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_27_cast_i_fu_1837_p1 = $signed(select_ln89_27_fu_1813_p3);

assign select_ln89_27_fu_1813_p3 = ((empty_1274_fu_1809_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_28_cast_i_fu_1841_p1 = $signed(select_ln89_28_fu_1829_p3);

assign select_ln89_28_fu_1829_p3 = ((tmp_1787_fu_1821_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_29_fu_1871_p3 = ((tmp_1788_fu_1863_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_2_fu_1097_p3 = ((tmp_1770_fu_1069_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_30_cast_i_fu_1925_p1 = $signed(select_ln89_30_fu_1901_p3);

assign select_ln89_30_fu_1901_p3 = ((empty_1275_fu_1897_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_31_cast_i_fu_1929_p1 = $signed(select_ln89_31_fu_1917_p3);

assign select_ln89_31_fu_1917_p3 = ((tmp_1789_fu_1909_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_32_fu_1959_p3 = ((tmp_1790_fu_1951_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_33_cast_i_fu_2013_p1 = $signed(select_ln89_33_fu_1989_p3);

assign select_ln89_33_fu_1989_p3 = ((empty_1276_fu_1985_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_34_cast_i_fu_2017_p1 = $signed(select_ln89_34_fu_2005_p3);

assign select_ln89_34_fu_2005_p3 = ((tmp_1791_fu_1997_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_35_fu_2047_p3 = ((tmp_1792_fu_2039_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_36_cast_i_fu_2101_p1 = $signed(select_ln89_36_fu_2077_p3);

assign select_ln89_36_fu_2077_p3 = ((empty_1277_fu_2073_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_37_cast_i_fu_2105_p1 = $signed(select_ln89_37_fu_2093_p3);

assign select_ln89_37_fu_2093_p3 = ((tmp_1793_fu_2085_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_38_fu_2135_p3 = ((tmp_1794_fu_2127_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_39_cast_i_fu_2189_p1 = $signed(select_ln89_39_fu_2165_p3);

assign select_ln89_39_fu_2165_p3 = ((empty_1278_fu_2161_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_3_cast_i_fu_1133_p1 = $signed(select_ln89_3_fu_1109_p3);

assign select_ln89_3_fu_1109_p3 = ((empty_1266_fu_1105_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_40_cast_i_fu_2193_p1 = $signed(select_ln89_40_fu_2181_p3);

assign select_ln89_40_fu_2181_p3 = ((tmp_1795_fu_2173_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_41_fu_2223_p3 = ((tmp_1796_fu_2215_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_42_cast_i_fu_2277_p1 = $signed(select_ln89_42_fu_2253_p3);

assign select_ln89_42_fu_2253_p3 = ((empty_1279_fu_2249_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_43_cast_i_fu_2281_p1 = $signed(select_ln89_43_fu_2269_p3);

assign select_ln89_43_fu_2269_p3 = ((tmp_1797_fu_2261_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_44_fu_2311_p3 = ((tmp_1798_fu_2303_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_45_cast_i_fu_2365_p1 = $signed(select_ln89_45_fu_2341_p3);

assign select_ln89_45_fu_2341_p3 = ((empty_1280_fu_2337_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_46_cast_i_fu_2369_p1 = $signed(select_ln89_46_fu_2357_p3);

assign select_ln89_46_fu_2357_p3 = ((tmp_1799_fu_2349_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_47_fu_2399_p3 = ((tmp_1800_fu_2391_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_4_cast_i_fu_1137_p1 = $signed(select_ln89_4_fu_1125_p3);

assign select_ln89_4_fu_1125_p3 = ((tmp_1771_fu_1117_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_5_fu_1167_p3 = ((tmp_1772_fu_1159_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_6_cast_i_fu_1221_p1 = $signed(select_ln89_6_fu_1197_p3);

assign select_ln89_6_fu_1197_p3 = ((empty_1267_fu_1193_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_7_cast_i_fu_1225_p1 = $signed(select_ln89_7_fu_1213_p3);

assign select_ln89_7_fu_1213_p3 = ((tmp_1773_fu_1205_p3[0:0] == 1'b1) ? sext_ln89_1_fu_1037_p1 : sub_ln89_1_fu_1041_p2);

assign select_ln89_8_fu_1255_p3 = ((tmp_1774_fu_1247_p3[0:0] == 1'b1) ? sext_ln89_2_fu_1087_p1 : sub_ln89_2_fu_1091_p2);

assign select_ln89_9_cast_i_fu_1309_p1 = $signed(select_ln89_9_fu_1285_p3);

assign select_ln89_9_fu_1285_p3 = ((empty_1268_fu_1281_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign select_ln89_cast_i_fu_1055_p1 = $signed(select_ln89_fu_1011_p3);

assign select_ln89_fu_1011_p3 = ((empty_fu_993_p1[0:0] == 1'b1) ? sext_ln89_fu_1001_p1 : sub_ln89_fu_1005_p2);

assign sext_ln143_10_fu_2035_p1 = $signed(tmp_11_fu_2027_p3);

assign sext_ln143_11_fu_2123_p1 = $signed(tmp_12_fu_2115_p3);

assign sext_ln143_12_fu_2211_p1 = $signed(tmp_13_fu_2203_p3);

assign sext_ln143_13_fu_2299_p1 = $signed(tmp_14_fu_2291_p3);

assign sext_ln143_14_fu_2387_p1 = $signed(tmp_15_fu_2379_p3);

assign sext_ln143_1_fu_1243_p1 = $signed(tmp_7_fu_1235_p3);

assign sext_ln143_2_fu_1331_p1 = $signed(tmp_8_fu_1323_p3);

assign sext_ln143_3_fu_1419_p1 = $signed(tmp_9_fu_1411_p3);

assign sext_ln143_4_fu_1507_p1 = $signed(tmp_s_fu_1499_p3);

assign sext_ln143_5_fu_1595_p1 = $signed(tmp_1_fu_1587_p3);

assign sext_ln143_6_fu_1683_p1 = $signed(tmp_2_fu_1675_p3);

assign sext_ln143_7_fu_1771_p1 = $signed(tmp_3_fu_1763_p3);

assign sext_ln143_8_fu_1859_p1 = $signed(tmp_4_fu_1851_p3);

assign sext_ln143_9_fu_1947_p1 = $signed(tmp_10_fu_1939_p3);

assign sext_ln143_fu_1155_p1 = $signed(tmp_6_fu_1147_p3);

assign sext_ln169_10_fu_2674_p1 = $signed(add_ln169_682_reg_3330);

assign sext_ln169_11_fu_1623_p1 = $signed(shl_ln169_6_fu_1615_p3);

assign sext_ln169_12_fu_2683_p1 = $signed(add_ln169_684_reg_3335);

assign sext_ln169_13_fu_1711_p1 = $signed(shl_ln169_7_fu_1703_p3);

assign sext_ln169_14_fu_2692_p1 = $signed(add_ln169_686_reg_3340);

assign sext_ln169_15_fu_1799_p1 = $signed(shl_ln169_8_fu_1791_p3);

assign sext_ln169_16_fu_2701_p1 = $signed(add_ln169_688_reg_3345);

assign sext_ln169_17_fu_1887_p1 = $signed(shl_ln169_9_fu_1879_p3);

assign sext_ln169_18_fu_2710_p1 = $signed(add_ln169_690_reg_3350);

assign sext_ln169_19_fu_1975_p1 = $signed(shl_ln169_s_fu_1967_p3);

assign sext_ln169_1_fu_1183_p1 = $signed(shl_ln169_1_fu_1175_p3);

assign sext_ln169_20_fu_2719_p1 = $signed(add_ln169_692_reg_3355);

assign sext_ln169_21_fu_2063_p1 = $signed(shl_ln169_10_fu_2055_p3);

assign sext_ln169_22_fu_2728_p1 = $signed(add_ln169_694_reg_3360);

assign sext_ln169_23_fu_2151_p1 = $signed(shl_ln169_11_fu_2143_p3);

assign sext_ln169_24_fu_2737_p1 = $signed(add_ln169_696_reg_3365);

assign sext_ln169_25_fu_2239_p1 = $signed(shl_ln169_12_fu_2231_p3);

assign sext_ln169_26_fu_2746_p1 = $signed(add_ln169_698_reg_3370);

assign sext_ln169_27_fu_2327_p1 = $signed(shl_ln169_13_fu_2319_p3);

assign sext_ln169_28_fu_2755_p1 = $signed(add_ln169_700_reg_3375);

assign sext_ln169_29_fu_2415_p1 = $signed(shl_ln169_14_fu_2407_p3);

assign sext_ln169_2_fu_2638_p1 = $signed(add_ln169_674_reg_3310);

assign sext_ln169_30_fu_2764_p1 = $signed(add_ln169_702_reg_3380);

assign sext_ln169_3_fu_1271_p1 = $signed(shl_ln169_2_fu_1263_p3);

assign sext_ln169_4_fu_2647_p1 = $signed(add_ln169_676_reg_3315);

assign sext_ln169_5_fu_1359_p1 = $signed(shl_ln169_3_fu_1351_p3);

assign sext_ln169_6_fu_2656_p1 = $signed(add_ln169_678_reg_3320);

assign sext_ln169_7_fu_1447_p1 = $signed(shl_ln169_4_fu_1439_p3);

assign sext_ln169_8_fu_2665_p1 = $signed(add_ln169_680_reg_3325);

assign sext_ln169_9_fu_1535_p1 = $signed(shl_ln169_5_fu_1527_p3);

assign sext_ln169_fu_2622_p1 = $signed(shl_ln_fu_2615_p3);

assign sext_ln89_1_fu_1037_p1 = $signed(r_1_fu_1027_p4);

assign sext_ln89_2_fu_1087_p1 = $signed(r_2_fu_1077_p4);

assign sext_ln89_fu_1001_p1 = $signed(r_fu_997_p1);

assign sf_12_fu_780_p2 = (sf_fu_152 + 32'd1);

assign shl_ln169_10_fu_2055_p3 = {{select_ln89_35_fu_2047_p3}, {1'd0}};

assign shl_ln169_11_fu_2143_p3 = {{select_ln89_38_fu_2135_p3}, {1'd0}};

assign shl_ln169_12_fu_2231_p3 = {{select_ln89_41_fu_2223_p3}, {1'd0}};

assign shl_ln169_13_fu_2319_p3 = {{select_ln89_44_fu_2311_p3}, {1'd0}};

assign shl_ln169_14_fu_2407_p3 = {{select_ln89_47_fu_2399_p3}, {1'd0}};

assign shl_ln169_1_fu_1175_p3 = {{select_ln89_5_fu_1167_p3}, {1'd0}};

assign shl_ln169_2_fu_1263_p3 = {{select_ln89_8_fu_1255_p3}, {1'd0}};

assign shl_ln169_3_fu_1351_p3 = {{select_ln89_11_fu_1343_p3}, {1'd0}};

assign shl_ln169_4_fu_1439_p3 = {{select_ln89_14_fu_1431_p3}, {1'd0}};

assign shl_ln169_5_fu_1527_p3 = {{select_ln89_17_fu_1519_p3}, {1'd0}};

assign shl_ln169_6_fu_1615_p3 = {{select_ln89_20_fu_1607_p3}, {1'd0}};

assign shl_ln169_7_fu_1703_p3 = {{select_ln89_23_fu_1695_p3}, {1'd0}};

assign shl_ln169_8_fu_1791_p3 = {{select_ln89_26_fu_1783_p3}, {1'd0}};

assign shl_ln169_9_fu_1879_p3 = {{select_ln89_29_fu_1871_p3}, {1'd0}};

assign shl_ln169_s_fu_1967_p3 = {{select_ln89_32_fu_1959_p3}, {1'd0}};

assign shl_ln_fu_2615_p3 = {{select_ln89_2_reg_3305}, {1'd0}};

assign sub_ln89_1_fu_1041_p2 = ($signed(9'd0) - $signed(sext_ln89_1_fu_1037_p1));

assign sub_ln89_2_fu_1091_p2 = ($signed(9'd0) - $signed(sext_ln89_2_fu_1087_p1));

assign sub_ln89_fu_1005_p2 = ($signed(9'd0) - $signed(sext_ln89_fu_1001_p1));

assign tile_15_fu_970_p2 = (tile_fu_148 + 32'd1);

assign tile_16_fu_981_p3 = ((icmp_ln173_reg_3197[0:0] == 1'b1) ? 32'd0 : tile_15_fu_970_p2);

assign tmp10030_i_fu_1141_p2 = ($signed(select_ln89_4_cast_i_fu_1137_p1) + $signed(select_ln89_3_cast_i_fu_1133_p1));

assign tmp10228_i_fu_1229_p2 = ($signed(select_ln89_7_cast_i_fu_1225_p1) + $signed(select_ln89_6_cast_i_fu_1221_p1));

assign tmp10426_i_fu_1317_p2 = ($signed(select_ln89_10_cast_i_fu_1313_p1) + $signed(select_ln89_9_cast_i_fu_1309_p1));

assign tmp10624_i_fu_1405_p2 = ($signed(select_ln89_13_cast_i_fu_1401_p1) + $signed(select_ln89_12_cast_i_fu_1397_p1));

assign tmp10822_i_fu_1493_p2 = ($signed(select_ln89_16_cast_i_fu_1489_p1) + $signed(select_ln89_15_cast_i_fu_1485_p1));

assign tmp11020_i_fu_1581_p2 = ($signed(select_ln89_19_cast_i_fu_1577_p1) + $signed(select_ln89_18_cast_i_fu_1573_p1));

assign tmp11218_i_fu_1669_p2 = ($signed(select_ln89_22_cast_i_fu_1665_p1) + $signed(select_ln89_21_cast_i_fu_1661_p1));

assign tmp11416_i_fu_1757_p2 = ($signed(select_ln89_25_cast_i_fu_1753_p1) + $signed(select_ln89_24_cast_i_fu_1749_p1));

assign tmp11614_i_fu_1845_p2 = ($signed(select_ln89_28_cast_i_fu_1841_p1) + $signed(select_ln89_27_cast_i_fu_1837_p1));

assign tmp11812_i_fu_1933_p2 = ($signed(select_ln89_31_cast_i_fu_1929_p1) + $signed(select_ln89_30_cast_i_fu_1925_p1));

assign tmp12010_i_fu_2021_p2 = ($signed(select_ln89_34_cast_i_fu_2017_p1) + $signed(select_ln89_33_cast_i_fu_2013_p1));

assign tmp1228_i_fu_2109_p2 = ($signed(select_ln89_37_cast_i_fu_2105_p1) + $signed(select_ln89_36_cast_i_fu_2101_p1));

assign tmp1246_i_fu_2197_p2 = ($signed(select_ln89_40_cast_i_fu_2193_p1) + $signed(select_ln89_39_cast_i_fu_2189_p1));

assign tmp1264_i_fu_2285_p2 = ($signed(select_ln89_43_cast_i_fu_2281_p1) + $signed(select_ln89_42_cast_i_fu_2277_p1));

assign tmp1282_i_fu_2373_p2 = ($signed(select_ln89_46_cast_i_fu_2369_p1) + $signed(select_ln89_45_cast_i_fu_2365_p1));

assign tmp32_i_fu_1063_p2 = ($signed(select_ln89_1_cast_i_fu_1059_p1) + $signed(select_ln89_cast_i_fu_1055_p1));

assign tmp99_i_fu_2611_p1 = $signed(tmp_5_fu_2604_p3);

assign tmp_10_fu_1939_p3 = {{tmp11812_i_fu_1933_p2}, {1'd0}};

assign tmp_11_fu_2027_p3 = {{tmp12010_i_fu_2021_p2}, {1'd0}};

assign tmp_12_fu_2115_p3 = {{tmp1228_i_fu_2109_p2}, {1'd0}};

assign tmp_13_fu_2203_p3 = {{tmp1246_i_fu_2197_p2}, {1'd0}};

assign tmp_14_fu_2291_p3 = {{tmp1264_i_fu_2285_p2}, {1'd0}};

assign tmp_15_fu_2379_p3 = {{tmp1282_i_fu_2373_p2}, {1'd0}};

assign tmp_1770_fu_1069_p3 = p_ZL8weights0_0_q0[32'd2];

assign tmp_1771_fu_1117_p3 = p_ZL8weights0_1_q0[32'd1];

assign tmp_1772_fu_1159_p3 = p_ZL8weights0_1_q0[32'd2];

assign tmp_1773_fu_1205_p3 = p_ZL8weights0_2_q0[32'd1];

assign tmp_1774_fu_1247_p3 = p_ZL8weights0_2_q0[32'd2];

assign tmp_1775_fu_1293_p3 = p_ZL8weights0_3_q0[32'd1];

assign tmp_1776_fu_1335_p3 = p_ZL8weights0_3_q0[32'd2];

assign tmp_1777_fu_1381_p3 = p_ZL8weights0_4_q0[32'd1];

assign tmp_1778_fu_1423_p3 = p_ZL8weights0_4_q0[32'd2];

assign tmp_1779_fu_1469_p3 = p_ZL8weights0_5_q0[32'd1];

assign tmp_1780_fu_1511_p3 = p_ZL8weights0_5_q0[32'd2];

assign tmp_1781_fu_1557_p3 = p_ZL8weights0_6_q0[32'd1];

assign tmp_1782_fu_1599_p3 = p_ZL8weights0_6_q0[32'd2];

assign tmp_1783_fu_1645_p3 = p_ZL8weights0_7_q0[32'd1];

assign tmp_1784_fu_1687_p3 = p_ZL8weights0_7_q0[32'd2];

assign tmp_1785_fu_1733_p3 = p_ZL8weights0_8_q0[32'd1];

assign tmp_1786_fu_1775_p3 = p_ZL8weights0_8_q0[32'd2];

assign tmp_1787_fu_1821_p3 = p_ZL8weights0_9_q0[32'd1];

assign tmp_1788_fu_1863_p3 = p_ZL8weights0_9_q0[32'd2];

assign tmp_1789_fu_1909_p3 = p_ZL8weights0_10_q0[32'd1];

assign tmp_1790_fu_1951_p3 = p_ZL8weights0_10_q0[32'd2];

assign tmp_1791_fu_1997_p3 = p_ZL8weights0_11_q0[32'd1];

assign tmp_1792_fu_2039_p3 = p_ZL8weights0_11_q0[32'd2];

assign tmp_1793_fu_2085_p3 = p_ZL8weights0_12_q0[32'd1];

assign tmp_1794_fu_2127_p3 = p_ZL8weights0_12_q0[32'd2];

assign tmp_1795_fu_2173_p3 = p_ZL8weights0_13_q0[32'd1];

assign tmp_1796_fu_2215_p3 = p_ZL8weights0_13_q0[32'd2];

assign tmp_1797_fu_2261_p3 = p_ZL8weights0_14_q0[32'd1];

assign tmp_1798_fu_2303_p3 = p_ZL8weights0_14_q0[32'd2];

assign tmp_1799_fu_2349_p3 = p_ZL8weights0_15_q0[32'd1];

assign tmp_1800_fu_2391_p3 = p_ZL8weights0_15_q0[32'd2];

assign tmp_1_fu_1587_p3 = {{tmp11020_i_fu_1581_p2}, {1'd0}};

assign tmp_2_fu_1675_p3 = {{tmp11218_i_fu_1669_p2}, {1'd0}};

assign tmp_3_fu_1763_p3 = {{tmp11416_i_fu_1757_p2}, {1'd0}};

assign tmp_4_fu_1851_p3 = {{tmp11614_i_fu_1845_p2}, {1'd0}};

assign tmp_5_fu_2604_p3 = {{tmp32_i_reg_3300}, {1'd0}};

assign tmp_6_fu_1147_p3 = {{tmp10030_i_fu_1141_p2}, {1'd0}};

assign tmp_7_fu_1235_p3 = {{tmp10228_i_fu_1229_p2}, {1'd0}};

assign tmp_8_fu_1323_p3 = {{tmp10426_i_fu_1317_p2}, {1'd0}};

assign tmp_9_fu_1411_p3 = {{tmp10624_i_fu_1405_p2}, {1'd0}};

assign tmp_fu_1019_p3 = p_ZL8weights0_0_q0[32'd1];

assign tmp_i_fu_859_p19 = 'bx;

assign tmp_s_fu_1499_p3 = {{tmp10822_i_fu_1493_p2}, {1'd0}};

assign trunc_ln117_fu_764_p1 = sf_fu_152[3:0];

always @ (posedge ap_clk) begin
    add_ln169_674_reg_3310[0] <= 1'b0;
    add_ln169_676_reg_3315[0] <= 1'b0;
    add_ln169_678_reg_3320[0] <= 1'b0;
    add_ln169_680_reg_3325[0] <= 1'b0;
    add_ln169_682_reg_3330[0] <= 1'b0;
    add_ln169_684_reg_3335[0] <= 1'b0;
    add_ln169_686_reg_3340[0] <= 1'b0;
    add_ln169_688_reg_3345[0] <= 1'b0;
    add_ln169_690_reg_3350[0] <= 1'b0;
    add_ln169_692_reg_3355[0] <= 1'b0;
    add_ln169_694_reg_3360[0] <= 1'b0;
    add_ln169_696_reg_3365[0] <= 1'b0;
    add_ln169_698_reg_3370[0] <= 1'b0;
    add_ln169_700_reg_3375[0] <= 1'b0;
    add_ln169_702_reg_3380[0] <= 1'b0;
end

endmodule //BlackBoxJam_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1
