$date
	Sun Feb 11 12:02:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # carry_in $end
$var wire 4 $ sum [3:0] $end
$var wire 1 % carry_out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
b1010 $
0#
b1101 "
b1101 !
$end
#20
b1 $
b101 "
b1100 !
#40
b110 $
0%
b0 "
b110 !
#60
b11 $
b11 !
#80
b1010 $
b11 "
b111 !
#100
b1101 $
b1000 "
b101 !
#120
b1101 "
b0 !
#140
b1000 $
1%
b1011 "
b1101 !
#160
b101 $
0%
b11 "
b10 !
#180
b1000 $
b100 "
b100 !
#200
b101 $
b0 "
b101 !
#220
1%
b1100 $
b1101 "
b1111 !
#240
b101 $
b111 "
b1110 !
#260
b1010 $
b1100 "
#280
0%
b1 "
b1001 !
#300
b1001 $
1%
b1010 "
b1111 !
#320
0%
b1101 $
b101 "
b1000 !
#340
b1 $
1%
b11 "
b1110 !
#360
b1001 $
b1100 "
b1101 !
#380
b1010 $
b1110 !
#400
0%
b1110 $
b1 "
b1101 !
#420
b11 $
b10 !
#440
b1110 $
b111 "
b111 !
#460
b0 $
1%
b1001 !
#480
0%
b1100 $
b1 "
b1011 !
#500
b1111 $
b110 "
b1001 !
#520
b1000 $
b10 "
b110 !
#540
b1101 $
b1 "
b1100 !
#560
1%
b101 $
b1100 "
b1001 !
#580
b10 $
b110 !
#600
b1111 $
0%
b11 !
#620
b1100 $
b110 "
b110 !
#640
b11 $
1%
b1000 "
b1011 !
#660
0%
b1110 $
b100 "
b1010 !
#680
b111 $
b110 "
b1 !
#700
b1001 $
b10 "
b111 !
#720
1%
b10 $
b1010 "
b1000 !
#740
b1011 $
0%
b1001 "
b10 !
#760
b1 $
1%
b1000 !
#780
b11 $
b101 "
b1110 !
#801
