
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    LAPTOP-LBFCJSOP
Date:        Fri Jul 07 15:11:38 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log FPGA_SoC_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srr"

Running: synthesis in foreground



Running FPGA_SoC_syn|synthesis


Running: compile (Compile) on FPGA_SoC_syn|synthesis
# Fri Jul 07 15:11:38 2023


Running: compile_flow (Compile Process) on FPGA_SoC_syn|synthesis
# Fri Jul 07 15:11:38 2023


Running: compiler (Compile Input) on FPGA_SoC_syn|synthesis
# Fri Jul 07 15:11:38 2023

Copied D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_comp.srs to D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srs


compiler completed
# Fri Jul 07 15:11:40 2023

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on FPGA_SoC_syn|synthesis
# Fri Jul 07 15:11:40 2023


multi_srs_gen completed
# Fri Jul 07 15:11:40 2023

Return Code: 0
Run Time:00h:00m:00s

Copied D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_mult.srs to D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srs

Complete: Compile Process on FPGA_SoC_syn|synthesis


Running: premap (Pre-mapping) on FPGA_SoC_syn|synthesis
# Fri Jul 07 15:11:41 2023


premap completed with warnings
# Fri Jul 07 15:11:41 2023

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on FPGA_SoC_syn|synthesis


Running: map (Map) on FPGA_SoC_syn|synthesis
# Fri Jul 07 15:11:41 2023

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on FPGA_SoC_syn|synthesis
# Fri Jul 07 15:11:41 2023

Copied D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_m.srm to D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.srm


fpga_mapper completed with warnings
# Fri Jul 07 15:11:49 2023

Return Code: 1
Run Time:00h:00m:08s

Complete: Map on FPGA_SoC_syn|synthesis

Complete: Logic Synthesis on FPGA_SoC_syn|synthesis

TCL script complete: "FPGA_SoC_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

