Cycle23 8525000ps-8575000ps
(->2323) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_id_stage_i_g_branch_set_flop_branch_set_raw_q_reg_D (->1)
(->2818) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dcsr_csr_rdata_q_reg_2_D (->0)
(->2789) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dcsr_csr_rdata_q_reg_12_D (->1)
(->2849) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dcsr_csr_rdata_q_reg_13_D (->1)
(->2818) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_2_D (->0)
(->2694) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_3_D (->0)
(->2803) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_5_D (->0)
(->3074) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_6_D (->0)
(->2864) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_7_D (->0)
(->2789) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_12_D (->1)
(->2849) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_13_D (->1)
(->2832) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_14_D (->1)
(->3170) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch0_csr_rdata_q_reg_20_D (->0)
(->2818) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_2_D (->0)
(->2694) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_3_D (->0)
(->2803) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_5_D (->0)
(->3074) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_6_D (->0)
(->2864) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_7_D (->0)
(->2789) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_12_D (->1)
(->2849) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_13_D (->1)
(->2832) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_14_D (->1)
(->3170) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_dscratch1_csr_rdata_q_reg_20_D (->0)
(->3052) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mcause_csr_rdata_q_reg_2_D (->0)
(->2875) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mcause_csr_rdata_q_reg_3_D (->0)
(->3004) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_2_D (->0)
(->2830) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_3_D (->0)
(->2963) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_5_D (->0)
(->3230) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_6_D (->0)
(->3032) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_7_D (->0)
(->2964) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_12_D (->1)
(->3019) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_13_D (->1)
(->3050) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_14_D (->1)
(->3336) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mepc_csr_rdata_q_reg_20_D (->0)
(->3170) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mie_csr_rdata_q_reg_4_D (->0)
(->2864) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mie_csr_rdata_q_reg_16_D (->0)
(->2694) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mie_csr_rdata_q_reg_17_D (->0)
(->2818) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_2_D (->0)
(->2694) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_3_D (->0)
(->2803) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_5_D (->0)
(->3074) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_6_D (->0)
(->2864) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_7_D (->0)
(->2789) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_12_D (->1)
(->2849) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_13_D (->1)
(->2832) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_14_D (->1)
(->3170) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mscratch_csr_rdata_q_reg_20_D (->0)
(->2687) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mstatus_csr_rdata_q_reg_5_D (->0)
(->3004) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_2_D (->0)
(->2830) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_3_D (->0)
(->2963) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_5_D (->0)
(->3230) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_6_D (->0)
(->3032) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_7_D (->0)
(->2964) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_12_D (->1)
(->3019) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_13_D (->1)
(->3050) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_14_D (->1)
(->3336) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtval_csr_rdata_q_reg_20_D (->0)
(->2740) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtvec_csr_rdata_q_reg_12_D (->1)
(->2825) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtvec_csr_rdata_q_reg_13_D (->1)
(->3115) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtvec_csr_rdata_q_reg_14_D (->1)
(->3120) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_u_mtvec_csr_rdata_q_reg_20_D (->0)
(->1026->1403->2691) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_id_stage_i_id_fsm_q_reg_D (->1->0->1)
(->959) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_D (->1)
(->426) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1_D (->1)
(->389) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_6_D (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_8_D (->0)
(->389) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_11_D (->1)
(->386) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_12_D (->1)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_13_D (->1)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_15_D (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_17_D (->0)
(->406) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_18_D (->1)
(->458) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_21_D (->0)
(->411) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_24_D (->1)
(->465) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_25_D (->0)
(->457) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_27_D (->0)
(->386) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_29_D (->1)
(->406) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_32_D (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_33_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_34_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_36_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_38_D (->0)
(->458) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_39_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_41_D (->0)
(->457) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_43_D (->0)
(->457) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_44_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_45_D (->0)
(->457) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_46_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_47_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_48_D (->0)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_49_D (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_50_D (->0)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_52_D (->1)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_53_D (->1)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_54_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_56_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_58_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_60_D (->0)
(->445) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_61_D (->0)
(->385) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_62_D (->1)
(->1342) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_D (->1)
(->1461) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_is_compressed_id_o_reg_D (->1)
(->1592->1764) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_1_D (->0->1)
(->1057) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_2_D (->1)
(->1971) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_D (->1)
(->2140->2412) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_4_D (->1->0)
(->1137->1984) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_5_D (->0->1)
(->2065->2251) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_D (->0->1)
(->2144->2375) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_12_D (->0->1)
(->1135->2444) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_D (->0->1)
(->2620) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_D (->1)
(->962->2488) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_D (->0->1)
(->1509) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_D (->0)
(->1173->2123) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_29_D (->0->1)
(->491) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_31_D (->1)
(->1143->1927) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_31_D (->0->1)
(->1305) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_1_D (->0)
(->868) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_2_D (->1)
(->853) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_5_D (->0)
(->700) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_8_D (->1)
(->862) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_9_D (->0)
(->1473) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_11_D (->0)
(->988) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_13_D (->1)
(->894->2401) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_D (->1->0)
(->1108) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_D (->0)
(->2301) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_D (->0)
(->1485) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_11_D (->0)
(->2189) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_D (->1)
(->752) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_D (->1)
(->1128->2448) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_D (->0->1)
(->1452->2450) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_D (->0->1)
(->2412) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_D (->1)
(->503) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_pc_id_o_reg_2_D (->0)
(->502) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_pc_id_o_reg_3_D (->0)
(->501) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_pc_id_o_reg_4_D (->0)
(->503) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_pc_id_o_reg_5_D (->0)
(->505) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_pc_id_o_reg_6_D (->1)
(->1953->3031->3209) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_2_D (->0->1->0)
(->3028) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_3_D (->0)
(->1674->2809) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_4_D (->1->0)
(->1955->2782->3367) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_5_D (->0->1->0)
(->1765->2575->3552) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_6_D (->0->1->0)
(->3324) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_7_D (->0)
(->3166->3377) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_8_D (->0->1)
(->2561->3465) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_9_D (->1->0)
(->1605->1892) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_10_D (->0->1)
(->2674->2877) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_11_D (->1->0)
(->3032->3208->3698) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_12_D (->1->0->1)
(->3619) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_13_D (->1)
(->2688) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_14_D (->1)
(->1698->2304->2951->3519) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_16_D (->1->0->1->0)
(->1710->3689) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_17_D (->1->0)
(->1692->3905) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_18_D (->1->0)
(->1740->2544->3046->4005) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_19_D (->1->0->1->0)
(->1736->2732->3374->3805->4121) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_20_D (->0->1->0->1->0)
(->3905->4289) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_21_D (->1->0)
(->3933->4433) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_22_D (->1->0)
(->3958->4472) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_23_D (->1->0)
(->1792->2732->3842->4839) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_24_D (->1->0->1->0)
(->1825->2654->3928->4965) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_25_D (->1->0->1->0)
(->1756->2610->3805->5111) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_26_D (->1->0->1->0)
(->1792->2648->3895->5218) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_27_D (->1->0->1->0)
(->1962->2902->3857->5360) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_28_D (->1->0->1->0)
(->2041->3012->4035->5351) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_29_D (->1->0->1->0)
(->1841->3265->3766->5761) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_30_D (->1->0->1->0)
(->1467->5904) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_addr_last_q_reg_31_D (->1->0)
(->843) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_data_sign_ext_q_reg_D (->0)
(->2045->2746) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_load_store_unit_i_rdata_offset_q_reg_0_D (->1->0)
(->464) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_4_D (->1)
(->2583) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_0_D (->1)
(->2280) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_2_D (->0)
(->2280) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_3_D (->0)
(->1913->2281) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_4_D (->1->0)
(->2280) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_5_D (->0)
(->2109) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_6_D (->0)
(->2281) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_7_D (->0)
(->2287) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_8_D (->0)
(->2119) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_10_D (->0)
(->2020->2378) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_16_D (->1->0)
(->1920->2207) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_17_D (->1->0)
(->1950->2289) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_18_D (->1->0)
(->1955->2207) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_19_D (->1->0)
(->2010) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_20_D (->0)
(->1668->2277) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_31_D (->1->0)
(->2799->4322) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_wb_valid_q_reg_D (->1->0)
(->2818) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcountinhibit_q_reg_2_D (->0)
(->650) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_0_D (->0)
(->778) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_1_D (->1)
(->1448->5106) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_D (->0->1)
(->1143->1963->2504->3632) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_D (->0->1->0->1)
(->451) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_D (->1)
(->1257) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_D (->0)
(->2207->2700) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_valid_id_q_reg_D (->0->1)
(->2924->4353) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_wb_stage_i_g_writeback_stage_wb_instr_type_q_reg_1_D (->1->0)
(->2367) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_D (->1)
(->567) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_D (->1)
(->1131->2173) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_D (->0->1)
(->476) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_13_D (->0)
(->1279->1987->2227) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_13_D (->1->0->1)
(->454) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_30_D (->1)
(->1042->2207) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_30_D (->0->1)
(->491) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_D (->1)
(->1230) testbench.chip.u_ibex_demo_system_u_top.u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_D (->0)
