$date
	Wed May 23 07:28:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ICARUS_TB $end
$var wire 1 ! re $end
$var wire 1 " fe $end
$var wire 8 # counter [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % signal $end
$scope module flankentrigger $end
$var wire 1 $ CLK $end
$var wire 1 " FE $end
$var wire 1 ! RE $end
$var wire 1 % SIGNAL $end
$var reg 8 & COUNTER [7:0] $end
$var reg 1 ' hri1 $end
$var reg 1 ( hri2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
b0 &
0%
1$
b0 #
0"
0!
$end
#10
0$
#20
1$
#30
0$
#40
1$
#50
0$
#60
1$
#70
0$
#80
1$
#90
0$
#100
1!
1'
1$
1%
#110
0$
#120
0!
b1 #
b1 &
1(
1$
#130
0$
#140
1$
#150
0$
#160
1$
#170
0$
#180
1$
#190
0$
#200
1"
0'
1$
0%
#210
0$
#220
0"
0(
1$
#230
0$
#240
1$
#250
0$
#260
1$
#270
0$
#280
1$
#290
0$
#300
1!
1'
1$
1%
#310
0$
#320
0!
b10 #
b10 &
1(
1$
#330
0$
#340
1$
#350
0$
#360
1$
#370
0$
#380
1$
#390
0$
#400
1"
0'
1$
0%
#410
0$
#420
0"
0(
1$
#430
0$
#440
1$
#450
0$
#460
1$
#470
0$
#480
1$
#490
0$
#500
1$
