# Serial-input-Serial-output-Shift-register
A simple Verilog implementation of a Serial-In Serial-Out (SISO) register. Demonstrates basic shift register design, bit-wise data storage, and sequential logic. Useful for beginners in digital design, VLSI, and FPGA projects to understand sequential circuit behavior.
