# -*- MakeFile -*-

#target: dependencies
#	action

CC=gcc
SRC=main.c school.c
OBJ=$(wildcard *.o)
NAME=school

all: $(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

%.o: %.c
	$(CC) -c -o $@ $<
