

================================================================
== Vitis HLS Report for 'accel'
================================================================
* Date:           Thu Oct 20 03:40:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1668|     1668|  16.680 us|  16.680 us|  1440|  1440|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |save_variables_locally_10u_128u_U0       |save_variables_locally_10u_128u_s       |     1439|     1439|  14.390 us|  14.390 us|  1439|  1439|       no|
        |entry_proc_U0                            |entry_proc                              |        0|        0|       0 ns|       0 ns|     0|     0|       no|
        |sparce_categorical_cross_entropy_10u_U0  |sparce_categorical_cross_entropy_10u_s  |       21|       21|   0.210 us|   0.210 us|    21|    21|       no|
        |softmax_error_propagation_10u_128u_U0    |softmax_error_propagation_10u_128u_s    |      170|      170|   1.700 us|   1.700 us|   170|   170|       no|
        |write_mem_float_128u_U0                  |write_mem_float_128u_s                  |      202|      202|   2.020 us|   2.020 us|   202|   202|       no|
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|     495|     333|    -|
|Instance         |        0|    50|   10048|   14867|    0|
|Memory           |        9|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        9|    50|   10548|   15232|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     1|       1|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                 Instance                |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                          |control_s_axi                           |        0|   0|   284|   488|    0|
    |entry_proc_U0                            |entry_proc                              |        0|   0|     3|    38|    0|
    |gmem_m_axi_U                             |gmem_m_axi                              |        0|   0|  1613|  2279|    0|
    |save_variables_locally_10u_128u_U0       |save_variables_locally_10u_128u_s       |        0|   0|  2142|  6812|    0|
    |softmax_error_propagation_10u_128u_U0    |softmax_error_propagation_10u_128u_s    |        0|  48|  4965|  3728|    0|
    |sparce_categorical_cross_entropy_10u_U0  |sparce_categorical_cross_entropy_10u_s  |        0|   2|   381|   371|    0|
    |write_mem_float_128u_U0                  |write_mem_float_128u_s                  |        0|   0|   660|  1151|    0|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                    |                                        |        0|  50| 10048| 14867|    0|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |softmax_weights_U  |softmax_weights_RAM_AUTO_1R1W  |        9|  0|   0|    0|   128|  320|     1|        40960|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                               |        9|  0|   0|    0|   128|  320|     1|        40960|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name             | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |input_error_c_U                |        0|  99|   0|    -|     5|   64|      320|
    |label_r_c_U                    |        0|  99|   0|    -|     3|   32|       96|
    |softmax_f_map_stream_U         |        0|  99|   0|    -|     2|   32|       64|
    |softmax_input_error_stream_U   |        0|  99|   0|    -|     2|   32|       64|
    |softmax_output_error_stream_U  |        0|  99|   0|    -|     6|   32|      192|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                          |        0| 495|   0|    0|    18|  192|      736|
    +-------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                        |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                               |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_start_full_n                           |       and|   0|  0|   2|           1|           1|
    |save_variables_locally_10u_128u_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_save_variables_locally_10u_128u_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|  14|           7|           7|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                       |   9|          2|    1|          2|
    |ap_sync_reg_save_variables_locally_10u_128u_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    |  18|          4|    2|          4|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                             |  1|   0|    1|          0|
    |ap_rst_reg_1                                             |  1|   0|    1|          0|
    |ap_rst_reg_2                                             |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                       |  1|   0|    1|          0|
    |ap_sync_reg_save_variables_locally_10u_128u_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    |  5|   0|    5|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|         accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|         accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|         accel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

