#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec 22 20:27:15 2024
# Process ID: 9092
# Current directory: C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15348 C:\Users\hp\Desktop\btech\sem 5\verification\Dual_Port_Ram\Dual_Port_Ram.xpr
# Log file: C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/vivado.log
# Journal file: C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram\vivado.jou
# Running On        :DESKTOP-BP612DC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i5-8350U CPU @ 1.70GHz
# CPU Frequency     :1896 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :17015 MB
# Swap memory       :6979 MB
# Total Virtual     :23994 MB
# Available Virtual :16151 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/DualPortRAM.sv} w ]
add_files {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/DualPortRAM.sv}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DualPortRAM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DualPortRAM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dual_port_ram [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dual_port_ram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DualPortRAM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
synth_design -rtl -rtl_skip_mlo -name rtl_2
current_design rtl_1
current_design rtl_2
close_design
close_design
open_run synth_1 -name synth_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close [ open {C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/TEST.sv} w ]
add_files {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/TEST.sv}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dual_port_ram [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TEST [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design impl_1
refresh_design
current_design rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_2
synth_design -rtl -rtl_skip_mlo -name rtl_2
current_design rtl_1
current_design rtl_2
export_ip_user_files -of_objects  [get_files {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/TEST.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/TEST.sv}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DualPortRAM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DualPortRAM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
current_design rtl_1
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
close_design
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
export_ip_user_files -of_objects  [get_files {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/dual_port_ram.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/dual_port_ram.sv}}
close [ open {C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/packet.sv} w ]
add_files {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/packet.sv}}
update_compile_order -fileset sources_1
refresh_design
export_ip_user_files -of_objects  [get_files {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/packet.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hp/Desktop/btech/sem 5/verification/Dual_Port_Ram/Dual_Port_Ram.srcs/sources_1/new/packet.sv}}
