<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
 -->
<instruction_file>
  <I name="FADD.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FADD.H"/>
  </I>
  <I name="FCLASS.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110010000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCLASS.H"/>
  </I>
  <I name="FCVT.D.H" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100001000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.H"/>
  </I>
  <I name="FCVT.H.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100010000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.H.Q"/>
  </I>
  <I name="FCVT.H.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100010000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.H.D"/>
  </I>
  <I name="FCVT.H.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100010000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.H.S"/>
  </I>
  <I name="FCVT.H.W" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101010000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.H.W"/>
  </I>
  <I name="FCVT.H.WU" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101010000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.H.WU"/>
  </I>
  <I name="FCVT.Q.H" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100011000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.Q.H"/>
  </I>
  <I name="FCVT.S.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100000000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.H"/>
  </I>
  <I name="FCVT.W.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100010000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.W.H"/>
  </I>
  <I name="FCVT.WU.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100010000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.WU.H"/>
  </I>
  <I name="FDIV.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FDIV.H"/>
  </I>
  <I name="FEQ.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100100101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FEQ.H"/>
  </I>
  <I name="FLE.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100100001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLE.H"/>
  </I>
  <I name="FLH" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010000111"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLH"/>
  </I>
  <I name="FLT.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100100011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLT.H"/>
  </I>
  <I name="FMADD.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="101000011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMADD.H"/>
  </I>
  <I name="FMAX.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101100011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMAX.H"/>
  </I>
  <I name="FMIN.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101100001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMIN.H"/>
  </I>
  <I name="FMSUB.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="101000111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMSUB.H"/>
  </I>
  <I name="FMUL.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMUL.H"/>
  </I>
  <I name="FMV.H.X" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1111010000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.H.X"/>
  </I>
  <I name="FMV.X.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110010000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.X.H"/>
  </I>
  <I name="FNMADD.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="101001111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMADD.H"/>
  </I>
  <I name="FNMSUB.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="101001011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMSUB.H"/>
  </I>
  <I name="FSGNJ.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100100001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJ.H"/>
  </I>
  <I name="FSGNJN.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100100011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJN.H"/>
  </I>
  <I name="FSGNJX.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100100101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJX.H"/>
  </I>
  <I name="FSH" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010100111"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="FSH"/>
  </I>
  <I name="FSQRT.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101110000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSQRT.H"/>
  </I>
  <I name="FSUB.H" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSUB.H"/>
  </I>
</instruction_file>
