// Seed: 3314230632
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
module module_1;
  logic id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  logic [1 'b0 -  1 : -1] id_2;
  supply1 id_3;
  assign id_3 = 1;
  logic id_4;
  ;
  logic id_5;
  always @(posedge 1) begin : LABEL_0
    id_5 = -1;
  end
  wire [1 : -1 'b0] id_6;
  initial id_4 = -1;
  assign id_1 = 1;
endmodule
module module_2 #(
    parameter id_7 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire _id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic id_18;
  assign id_6[id_7] = -1 - id_16;
endmodule
