-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Jun 30 21:15:20 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v35
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                     323  517137     517142            0  0        ? 
    Design Total:                            323  517137     517142            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                     Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rwport(4,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(5,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(6,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(7,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                  10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,7,0,10)                                   10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,9,0,10)                                   10.000     0.000     10.000            9.000   1.035          6           2 
    mgc_add(11,0,8,0,11)                                   11.000     0.000     11.000           10.000   1.050          1           0 
    mgc_add(12,0,10,0,13)                                  12.000     0.000     12.000           11.000   1.065          0           1 
    mgc_add(12,0,9,0,12)                                   12.000     0.000     12.000           11.000   1.065          2           2 
    mgc_add(13,0,10,0,13)                                  13.000     0.000     13.000           12.000   1.080          4           0 
    mgc_add(20,0,1,1,21)                                   20.000     0.000     20.000           19.000   1.185          1           0 
    mgc_add(3,0,3,0,3)                                      3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(32,0,10,0,32)                                  32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(4,0,2,1,4)                                      4.000     0.000      4.000            3.000   0.945          1           1 
    mgc_add(64,0,1,1,65)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,10,0,64)                                  64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(64,0,2,1,64)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,64,0,64)                                  64.000     0.000     64.000           63.000   1.845         20           2 
    mgc_add(64,0,64,1,65)                                  64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(65,0,1,0,65)                                   65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(65,0,2,1,65)                                   65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(7,0,2,1,8)                                      7.000     0.000      7.000            6.000   0.990          1           0 
    mgc_add(8,0,2,1,8)                                      8.000     0.000      8.000            7.000   1.005          1           0 
    mgc_add(8,0,7,0,8)                                      8.000     0.000      8.000            7.000   1.005          1           0 
    mgc_add(9,0,2,1,9)                                      9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_and(1,2)                                            1.000     0.000      1.000            0.000   0.550          0         107 
    mgc_and(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          28 
    mgc_and(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          19 
    mgc_and(1,5)                                            1.000     0.000      1.000            0.000   0.550          0          10 
    mgc_and(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_and(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_and(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_and(1,9)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_and(12,2)                                          12.000     0.000     12.000            0.000   0.550          0           1 
    mgc_and(4,2)                                            4.000     0.000      4.000            0.000   0.550          0           1 
    mgc_and(7,2)                                            7.000     0.000      7.000            0.000   0.550          0           1 
    mgc_div(65,11,1)                                     1665.200     0.000   1665.200            0.000  89.429          1           1 
    mgc_mul(64,0,64,0,64)                                6080.000    10.000      0.000            0.000   6.680          1           2 
    mgc_mux(1,1,2)                                          1.000     0.000      1.000            0.000   0.080          0         426 
    mgc_mux(10,1,2)                                        10.000     0.000     10.000            0.000   0.080          0           2 
    mgc_mux(12,1,2)                                        12.000     0.000     12.000            0.000   0.080          0           1 
    mgc_mux(2,1,2)                                          2.000     0.000      2.000            0.000   0.080          0           2 
    mgc_mux(4,1,2)                                          4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(63,1,2)                                        63.000     0.000     63.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                        64.000     0.000     64.000            0.000   0.080         12           3 
    mgc_mux(65,1,2)                                        65.000     0.000     65.000            0.000   0.080          0           1 
    mgc_mux(7,1,2)                                          7.000     0.000      7.000            0.000   0.080          0           1 
    mgc_mux1hot(1,3)                                        1.446     0.000      1.446            0.000   0.550          0           8 
    mgc_mux1hot(1,4)                                        1.830     0.000      1.830            0.000   1.500          0           8 
    mgc_mux1hot(1,6)                                        2.598     0.000      2.598            0.000   1.500          0           1 
    mgc_mux1hot(10,3)                                      14.463     0.000     14.463            0.000   0.550          0           1 
    mgc_mux1hot(10,7)                                      29.824     0.000     29.824            0.000   1.500          0           1 
    mgc_mux1hot(12,3)                                      17.356     0.000     17.356            0.000   0.550          0           1 
    mgc_mux1hot(64,19)                                    485.804     0.000    485.804            0.000   2.850          0           1 
    mgc_mux1hot(64,3)                                      92.565     0.000     92.565            0.000   0.550          1           1 
    mgc_mux1hot(64,4)                                     117.142     0.000    117.142            0.000   1.500          8           1 
    mgc_mux1hot(64,5)                                     141.720     0.000    141.720            0.000   1.500          0           1 
    mgc_mux1hot(64,9)                                     240.030     0.000    240.030            0.000   1.500          0           1 
    mgc_mux1hot(65,3)                                      94.011     0.000     94.011            0.000   0.550          0           1 
    mgc_mux1hot(9,3)                                       13.017     0.000     13.017            0.000   0.550          0           1 
    mgc_nand(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          48 
    mgc_nand(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_nand(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_nand(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nand(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nand(1,8)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_nand(64,2)                                         64.000     0.000     64.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          49 
    mgc_nor(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          31 
    mgc_nor(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          15 
    mgc_nor(1,5)                                            1.000     0.000      1.000            0.000   0.550          0          30 
    mgc_nor(1,6)                                            1.000     0.000      1.000            0.000   0.550          0          66 
    mgc_nor(1,7)                                            2.000     0.000      2.000            0.000   1.500          0          12 
    mgc_nor(2,2)                                            2.000     0.000      2.000            0.000   0.550          0           1 
    mgc_nor(57,2)                                          57.000     0.000     57.000            0.000   0.550          0           1 
    mgc_not(1)                                              0.000     0.000      0.000            0.000   0.000          0         497 
    mgc_not(12)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(7)                                              0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(9)                                              0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_or(1,2)                                             1.000     0.000      1.000            0.000   0.550          0          76 
    mgc_or(1,3)                                             1.000     0.000      1.000            0.000   0.550          0          21 
    mgc_or(1,4)                                             1.000     0.000      1.000            0.000   0.550          0          22 
    mgc_or(1,5)                                             1.000     0.000      1.000            0.000   0.550          0          21 
    mgc_or(1,6)                                             1.000     0.000      1.000            0.000   0.550          0          13 
    mgc_or(1,7)                                             2.000     0.000      2.000            0.000   1.500          0           5 
    mgc_or(1,8)                                             2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_or(2,2)                                             2.000     0.000      2.000            0.000   0.550          0           1 
    mgc_or(4,2)                                             4.000     0.000      4.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                              0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(10,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(11,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(12,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(4,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0          19 
    mgc_reg_pos(64,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(65,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(7,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(64,64,1)                                     8104.865     0.000   8104.865            0.000 226.321          1           1 
    mgc_shift_l(1,0,4,10)                                   8.738     0.000      8.738            0.000   0.550          1           1 
    mgc_xnor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                          0.000     0.000      0.000            0.000   0.000          6           6 
                                                                                                                                       
    TOTAL AREA (After Assignment):                      25194.548    20.000  13035.000          390.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   19387.5          32768.5          25204.5        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           19387.5 (100%)   32758.5 (100%)   25194.5 (100%) 
      MUX:               1797.7   (9%)    3479.7  (11%)    2067.7   (8%) 
      FUNC:             17589.8  (91%)   28650.8  (87%)   22342.8  (89%) 
      LOGIC:                0.0            628.0   (2%)     784.0   (3%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0             10.0   (0%)      10.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0             10.0 (100%)      10.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                              Size(bits) Gated Register CG Opt Done Variables                                                               
    ------------------------------------- ---------- -------------- ----------- -----------------------------------------------------------------------
    operator_<66,true>:div:cmp.a                  65                            operator_<66,true>:div:cmp.a                                            
    COMP_LOOP-1:acc#5.mut                         64         Y           Y      COMP_LOOP-1:acc#5.mut                                                   
                                                                                COMP_LOOP-2:acc#5.mut                                                   
                                                                                COMP_LOOP-3:acc#5.mut                                                   
                                                                                COMP_LOOP-4:acc#5.mut                                                   
                                                                                modExp#1:result#1.sva                                                   
                                                                                modExp#1:result.sva                                                     
                                                                                modExp#1:result#2.sva                                                   
                                                                                modExp#1:result#3.sva                                                   
                                                                                modExp#1:result#2.sva.dfm                                               
                                                                                modExp#1:result#3.sva.dfm                                               
                                                                                modExp#1:result.sva.dfm                                                 
                                                                                modExp:exp.sva                                                          
    COMP_LOOP-1:acc#8.itm                         64         Y           Y      COMP_LOOP-1:acc#8.itm                                                   
                                                                                COMP_LOOP-2:acc#8.itm                                                   
                                                                                COMP_LOOP-3:acc#8.itm                                                   
                                                                                COMP_LOOP-4:acc#8.itm                                                   
                                                                                modExp:base#1.sva                                                       
                                                                                modExp:base#3.sva                                                       
                                                                                modExp:base#4.sva                                                       
                                                                                modExp:base#2.sva                                                       
                                                                                modExp:base.sva                                                         
                                                                                COMP_LOOP:mux1h#1.itm                                                   
                                                                                COMP_LOOP:mux1h#3.itm                                                   
                                                                                COMP_LOOP:mux1h#5.itm                                                   
                                                                                COMP_LOOP:mux1h#7.itm                                                   
                                                                                modulo#3:mux#1.itm                                                      
                                                                                modulo#3:mux#2.itm                                                      
                                                                                modulo#3:mux#3.itm                                                      
    COMP_LOOP-1:modExp#1:while:if:mul.mut         64         Y           Y      COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
    COMP_LOOP-1:modExp#1:while:mul.itm            64         Y           Y      COMP_LOOP-1:modExp#1:while:mul.itm                                      
    COMP_LOOP-1:mul.mut                           64         Y           Y      COMP_LOOP-1:mul.mut                                                     
    COMP_LOOP-2:modExp#1:while:if:mul.itm         64         Y           Y      COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
    COMP_LOOP-2:modExp#1:while:mul.mut            64         Y           Y      COMP_LOOP-2:modExp#1:while:mul.mut                                      
    COMP_LOOP-2:mul.mut                           64         Y           Y      COMP_LOOP-2:mul.mut                                                     
    COMP_LOOP-3:modExp#1:while:if:mul.itm         64         Y           Y      COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
    COMP_LOOP-3:modExp#1:while:mul.mut            64         Y           Y      COMP_LOOP-3:modExp#1:while:mul.mut                                      
    COMP_LOOP-3:mul.mut                           64         Y           Y      COMP_LOOP-3:mul.mut                                                     
    COMP_LOOP-4:modExp#1:while:if:mul.itm         64         Y           Y      COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
    COMP_LOOP-4:modExp#1:while:mul.mut            64         Y           Y      COMP_LOOP-4:modExp#1:while:mul.mut                                      
    COMP_LOOP-4:mul.mut                           64         Y           Y      COMP_LOOP-4:mul.mut                                                     
    modExp:result.sva                             64         Y           Y      modExp:result.sva                                                       
    modExp:while:if:mul.mut                       64         Y           Y      modExp:while:if:mul.mut                                                 
    modExp:while:mul.itm                          64         Y           Y      modExp:while:mul.itm                                                    
    modulo:result:rem:cmp.a                       64                            modulo:result:rem:cmp.a                                                 
    modulo:result:rem:cmp.b                       64                            modulo:result:rem:cmp.b                                                 
    operator-<64,false>:acc.mut(63:0)             64         Y           Y      operator-<64,false>:acc.mut                                             
                                                                                operator>><64,false>:slc(modExp:exp)(63-1).itm                          
                                                                                tmp#2.lpi#4.dfm                                                         
                                                                                tmp#4.lpi#4.dfm                                                         
                                                                                tmp#6.lpi#4.dfm                                                         
                                                                                tmp.lpi#4.dfm                                                           
    p.sva                                         64         Y           Y      p.sva                                                                   
    r.sva                                         64         Y           Y      r.sva                                                                   
    COMP_LOOP:acc#1.cse#2.sva                     12         Y           Y      COMP_LOOP:acc#1.cse#2.sva                                               
    COMP_LOOP:acc#1.cse.sva                       12         Y           Y      COMP_LOOP:acc#1.cse.sva                                                 
    COMP_LOOP:acc#10.cse(12:1)#1.sva              12         Y           Y      COMP_LOOP:acc#10.cse(12:1)#1.sva                                        
                                                                                COMP_LOOP:acc#10.cse(12:1)#2.sva                                        
                                                                                COMP_LOOP:acc#10.cse(12:1)#3.sva                                        
                                                                                COMP_LOOP:acc#10.cse(12:1).sva                                          
    VEC_LOOP:j.sva(11:0)                          12         Y           Y      VEC_LOOP:j.sva(11:0)                                                    
    COMP_LOOP:acc#11.psp.sva                      11         Y           Y      COMP_LOOP:acc#11.psp.sva                                                
    COMP_LOOP:acc.psp.sva                         10         Y           Y      COMP_LOOP:acc.psp.sva                                                   
    STAGE_LOOP:lshift.psp.sva                     10         Y           Y      STAGE_LOOP:lshift.psp.sva                                               
    operator_<66,true>:div:cmp.b(9:0)             10                            operator_<66,true>:div:cmp.b(9:0)                                       
    COMP_LOOP:k(9:2).sva(6:0)                      7         Y           Y      COMP_LOOP:k(9:2).sva(6:0)                                               
    STAGE_LOOP:i(3:0).sva                          4         Y           Y      STAGE_LOOP:i(3:0).sva                                                   
    COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm          1         Y           Y      COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                COMP_LOOP-3:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                operator><64,false>#1:slc(COMP_LOOP-2:operator><64,false>#1:acc)(8).itm 
                                                                                operator><64,false>#1:slc(COMP_LOOP-3:operator><64,false>#1:acc)(8).itm 
                                                                                operator><64,false>#1:slc(COMP_LOOP-4:operator><64,false>#1:acc)(8).itm 
    exit:COMP_LOOP-1:modExp#1:while.sva            1         Y           Y      exit:COMP_LOOP-1:modExp#1:while.sva                                     
                                                                                exit:modExp:while.sva                                                   
                                                                                exit:COMP_LOOP.sva                                                      
    modExp:exp#1(0)#1.sva                          1                            modExp:exp#1(0)#1.sva                                                   
                                                                                modExp:exp#1(0)#2.sva                                                   
                                                                                modExp:exp#1(0)#3.sva                                                   
                                                                                modExp:exp#1(0).sva                                                     
                                                                                operator%<64,false>:slc(modExp:exp)(0)#1.itm                            
                                                                                operator><64,false>#1:slc(operator><64,false>#1:acc)(7).itm             
                                                                                COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm                                  
    modExp:exp#1(0)#1.sva#1                        1                            modExp:exp#1(0)#1.sva#1                                                 
                                                                                modExp:exp#1(1)#2.sva                                                   
                                                                                modExp:exp#1(1)#3.sva                                                   
                                                                                modExp:exp#1(1).sva                                                     
    modExp:exp#1(1)#1.sva                          1                            modExp:exp#1(1)#1.sva                                                   
                                                                                modExp:exp#1(2)#2.sva                                                   
                                                                                modExp:exp#1(2)#3.sva                                                   
                                                                                modExp:exp#1(2).sva                                                     
                                                                                modExp:exp#1(8)#1.sva                                                   
    modExp:exp#1(2)#1.sva                          1         Y           Y      modExp:exp#1(2)#1.sva                                                   
                                                                                modExp:exp#1(3)#2.sva                                                   
                                                                                modExp:exp#1(3)#3.sva                                                   
                                                                                modExp:exp#1(3).sva                                                     
    modExp:exp#1(3)#1.sva                          1         Y           Y      modExp:exp#1(3)#1.sva                                                   
                                                                                modExp:exp#1(4)#2.sva                                                   
                                                                                modExp:exp#1(4)#3.sva                                                   
                                                                                modExp:exp#1(4).sva                                                     
    modExp:exp#1(4)#1.sva                          1         Y           Y      modExp:exp#1(4)#1.sva                                                   
                                                                                modExp:exp#1(5)#2.sva                                                   
                                                                                modExp:exp#1(5)#3.sva                                                   
                                                                                modExp:exp#1(5).sva                                                     
    modExp:exp#1(5)#1.sva                          1         Y           Y      modExp:exp#1(5)#1.sva                                                   
                                                                                modExp:exp#1(6)#2.sva                                                   
                                                                                modExp:exp#1(6)#3.sva                                                   
                                                                                modExp:exp#1(6).sva                                                     
    modExp:exp#1(5)#1.sva#1                        1         Y           Y      modExp:exp#1(5)#1.sva#1                                                 
                                                                                modExp:exp#1(6)#1.sva                                                   
                                                                                modExp:exp#1(7)#2.sva                                                   
                                                                                modExp:exp#1(7)#3.sva                                                   
                                                                                modExp:exp#1(7).sva                                                     
    modExp:exp#1(7)#1.sva                          1                            modExp:exp#1(7)#1.sva                                                   
                                                                                modExp:exp#1(8)#2.sva                                                   
                                                                                modExp:exp#1(8)#3.sva                                                   
                                                                                modExp:exp#1(8).sva                                                     
    operator-<64,false>:acc.mut(64)                1         Y           Y      operator-<64,false>:acc.mut                                             
                                                                                operator>><64,false>:slc(modExp:exp)(63-1).itm                          
                                                                                tmp#2.lpi#4.dfm                                                         
                                                                                tmp#4.lpi#4.dfm                                                         
                                                                                tmp#6.lpi#4.dfm                                                         
                                                                                tmp.lpi#4.dfm                                                           
    reg(vec:rsc.triosy(0)(3):obj.ld).cse           1                            reg(vec:rsc.triosy(0)(3):obj.ld).cse                                    
                                                                                                                                                        
    Total:                                      1586           1378        1378 (Total Gating Ratio: 0.87, CG Opt Gating Ratio: 0.87)                   
    
  Timing Report
    Critical Path
      Max Delay:  11.500205
      Slack:      -0.3902049999999999
      
      Path                                                    Startpoint                                            Endpoint                                         Delay   Slack   
      ------------------------------------------------------- ----------------------------------------------------- ------------------------------------------------ ------- -------
      1                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.5002 -0.3902 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#240                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#240.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                              mgc_nand_1_3                                                                                           0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#390                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT:core/or#665                            mgc_or_1_3                                                                                             0.5500  1.1000  
        inPlaceNTT_DIT:core/or#665.itm                                                                                                                               0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#610                           mgc_mux_1_1_2                                                                                          0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#610.itm                                                                                                                              0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#611                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#611.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.3400  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8900  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.9700  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.6502  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.5002 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.5002 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.5002 
                                                                                                                                                                                     
      2                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.5002 -0.3902 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#231                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#231.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                              mgc_nand_1_3                                                                                           0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#390                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT:core/or#665                            mgc_or_1_3                                                                                             0.5500  1.1000  
        inPlaceNTT_DIT:core/or#665.itm                                                                                                                               0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#610                           mgc_mux_1_1_2                                                                                          0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#610.itm                                                                                                                              0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#611                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#611.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.3400  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8900  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.9700  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.6502  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.5002 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.5002 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.5002 
                                                                                                                                                                                     
      3                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.5002 -0.3902 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(7)#267                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(7)#267.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                              mgc_nand_1_3                                                                                           0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#390                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT:core/or#665                            mgc_or_1_3                                                                                             0.5500  1.1000  
        inPlaceNTT_DIT:core/or#665.itm                                                                                                                               0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#610                           mgc_mux_1_1_2                                                                                          0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#610.itm                                                                                                                              0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#611                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#611.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.3400  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8900  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.9700  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.6502  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.5002 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.5002 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.5002 
                                                                                                                                                                                     
      4                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.4202 -0.3102 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#229                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#229.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1378                          mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1378.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIT:core/or#656                            mgc_or_1_4                                                                                             0.5500  0.5500  
        inPlaceNTT_DIT:core/or#656.itm                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#609                           mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#609.itm                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT:core/or#667                            mgc_or_1_3                                                                                             0.5500  1.1800  
        inPlaceNTT_DIT:core/or#667.itm                                                                                                                               0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8100  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8100  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.5702  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.4202 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.4202 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.4202 
                                                                                                                                                                                     
      5                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.4202 -0.3102 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#310                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#310.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1376                          mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1376.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIT:core/or#655                            mgc_or_1_4                                                                                             0.5500  0.5500  
        inPlaceNTT_DIT:core/or#655.itm                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#609                           mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#609.itm                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT:core/or#667                            mgc_or_1_3                                                                                             0.5500  1.1800  
        inPlaceNTT_DIT:core/or#667.itm                                                                                                                               0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8100  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8100  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.5702  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.4202 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.4202 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.4202 
                                                                                                                                                                                     
      6                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.4202 -0.3102 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#237                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#237.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1377                          mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1377.itm                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIT:core/or#655                            mgc_or_1_4                                                                                             0.5500  0.5500  
        inPlaceNTT_DIT:core/or#655.itm                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#609                           mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#609.itm                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT:core/or#667                            mgc_or_1_3                                                                                             0.5500  1.1800  
        inPlaceNTT_DIT:core/or#667.itm                                                                                                                               0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8100  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8100  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.5702  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.4202 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.4202 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.4202 
                                                                                                                                                                                     
      7                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.4202 -0.3102 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#240                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#240.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                              mgc_nand_1_3                                                                                           0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#390                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT:core/or#664                            mgc_or_1_4                                                                                             0.5500  1.1000  
        inPlaceNTT_DIT:core/or#664.itm                                                                                                                               0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#611                           mgc_mux_1_1_2                                                                                          0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#611.itm                                                                                                                              0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8100  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8100  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.5702  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.4202 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.4202 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.4202 
                                                                                                                                                                                     
      8                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.4202 -0.3102 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#311                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#311.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/or#656                            mgc_or_1_4                                                                                             0.5500  0.5500  
        inPlaceNTT_DIT:core/or#656.itm                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#609                           mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#609.itm                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT:core/or#667                            mgc_or_1_3                                                                                             0.5500  1.1800  
        inPlaceNTT_DIT:core/or#667.itm                                                                                                                               0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8100  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8100  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.5702  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.4202 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.4202 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.4202 
                                                                                                                                                                                     
      9                                                       inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.4202 -0.3102 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#238                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#238.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/or#656                            mgc_or_1_4                                                                                             0.5500  0.5500  
        inPlaceNTT_DIT:core/or#656.itm                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#609                           mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#609.itm                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT:core/or#667                            mgc_or_1_3                                                                                             0.5500  1.1800  
        inPlaceNTT_DIT:core/or#667.itm                                                                                                                               0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8100  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8100  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.5702  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.4202 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.4202 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.4202 
                                                                                                                                                                                     
      10                                                      inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) 11.4202 -0.3102 
                                                                                                                                                                                     
        Instance                                              Component                                                                                              Delta   Delay   
        --------                                              ---------                                                                                              -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#231                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#231.itm                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                              mgc_nand_1_3                                                                                           0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#390                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT:core/or#664                            mgc_or_1_4                                                                                             0.5500  1.1000  
        inPlaceNTT_DIT:core/or#664.itm                                                                                                                               0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#611                           mgc_mux_1_1_2                                                                                          0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#611.itm                                                                                                                              0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#612                           mgc_mux_1_1_2                                                                                          0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#612.itm                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT:core/nor#415                           mgc_nor_1_2                                                                                            0.5500  1.8100  
        inPlaceNTT_DIT:core/nor#415.itm                                                                                                                              0.0000  1.8100  
        inPlaceNTT_DIT:core/modExp:while:if:mux               mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                  0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mul:rg            mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIT:core/z.out#7                                                                                                                                  0.0000  8.5702  
        inPlaceNTT_DIT:core/modulo:result:mux1h#2             mgc_mux1hot_64_19                                                                                      2.8500  11.4202 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                0.0000  11.4202 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)      mgc_reg_pos_64_0_0_0_0_0_0                                                                             0.0000  11.4202 
                                                                                                                                                                                     
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 11.11
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                       Port                                             Slack (Delay) Messages                
      -------------------------------------------------------------- ---------------------------------------------- ------- ------- -----------------------
      inPlaceNTT_DIT:core/reg(p)                                     p:rsci.idat                                    11.1100  0.0000                         
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:i(3:0))                     STAGE_LOOP:i:STAGE_LOOP:i:mux.itm               8.8300  2.2800                         
      inPlaceNTT_DIT:core/reg(r)                                     r:rsci.idat                                    11.1100  0.0000                         
      inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(3):obj.ld)           and#89.itm                                      8.3650  2.7450                         
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)               modulo:result:mux1h#2.itm                      -0.3902 11.5002 (clock period exceeded) 
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)               p.sva                                           4.1700  6.9400                         
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)          operator-<64,false>:mux.itm                     2.2691  8.8409                         
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0))     STAGE_LOOP:mux.itm                              9.9300  1.1800                         
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:lshift.psp)                 STAGE_LOOP:lshift.psp.sva:mx0w0                10.1600  0.9500                         
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)           slc(operator-<64,false>:mux1h#1.rgt)(64).itm    1.7991  9.3109                         
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1         slc(operator-<64,false>:mux1h#1.rgt)(63-0).itm  1.7991  9.3109                         
      inPlaceNTT_DIT:core/reg(VEC_LOOP:j.sva(11:0))                  VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm        8.3150  2.7950                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP:k(9:2).sva(6:0))             COMP_LOOP:k:COMP_LOOP:k:and.itm                 7.0500  4.0600                         
      inPlaceNTT_DIT:core/reg(modExp:result)                         modExp:result:mux1h#1.itm                       4.2741  6.8359                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:acc#5.mut)                 COMP_LOOP:mux1h#8.itm                           1.3991  9.7109                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:acc#8)                     COMP_LOOP:mux1h#13.itm                          0.8491 10.2609                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0)#1)                     COMP_LOOP:or#4.itm                              4.6850  6.4250                         
      inPlaceNTT_DIT:core/reg(modExp:while:if:mul.mut)               z.out#7                                        -0.3902 11.5002 (clock period exceeded) 
      inPlaceNTT_DIT:core/reg(exit:COMP_LOOP-1:modExp#1:while)       modExp:while:mux1h.itm                          5.4000  5.7100                         
      inPlaceNTT_DIT:core/reg(modExp:while:mul)                      z.out#7                                        -0.3902 11.5002 (clock period exceeded) 
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc.psp)                     COMP_LOOP:acc.psp.sva#1                         8.2550  2.8550                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)                       z.out#6                                         4.6850  6.4250                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#11.psp)                  COMP_LOOP:slc(z.out#5)(10-0).itm                5.9500  5.1600                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)#1                     COMP_LOOP-4:acc#1.itm                           9.7250  1.3850                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(5)#1)                     COMP_LOOP:mux1h#25.itm                          8.7500  2.3600                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0)#1)#1                   COMP_LOOP:or#5.itm                              8.0400  3.0700                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(7)#1)                     COMP_LOOP:and#7.itm                             6.6200  4.4900                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(5)#1)#1                   COMP_LOOP:mux1h#32.itm                          8.7500  2.3600                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(4)#1)                     COMP_LOOP:mux1h#35.itm                          8.7500  2.3600                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(3)#1)                     COMP_LOOP:mux1h#38.itm                          8.7500  2.3600                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(2)#1)                     COMP_LOOP:mux1h#41.itm                          8.7500  2.3600                         
      inPlaceNTT_DIT:core/reg(modExp:exp#1(1)#1)                     COMP_LOOP:and#6.itm                             6.6200  4.4900                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:modExp#1:while:if:mul.mut) COMP_LOOP-1:modExp#1:while:if:mul.mut#1         1.2598  9.8502                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:modExp#1:while:mul)        z.out#7                                        -0.3902 11.5002 (clock period exceeded) 
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#10.cse(12:1)#1)          COMP_LOOP:slc(z.out#5)(12-0).itm                5.9500  5.1600                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-2:slc(COMP_LOOP:acc)(9))     COMP_LOOP:COMP_LOOP:mux.itm                     6.6550  4.4550                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:mul.mut)                   COMP_LOOP-1:modExp#1:while:if:mul.mut#1         1.2598  9.8502                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-2:modExp#1:while:mul.mut)    z.out#7                                        -0.3902 11.5002 (clock period exceeded) 
      inPlaceNTT_DIT:core/reg(COMP_LOOP-2:modExp#1:while:if:mul)     COMP_LOOP-1:modExp#1:while:if:mul.mut#1         1.2598  9.8502                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-2:mul.mut)                   COMP_LOOP-1:modExp#1:while:if:mul.mut#1         1.2598  9.8502                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-3:modExp#1:while:mul.mut)    z.out#7                                        -0.3902 11.5002 (clock period exceeded) 
      inPlaceNTT_DIT:core/reg(COMP_LOOP-3:modExp#1:while:if:mul)     COMP_LOOP-1:modExp#1:while:if:mul.mut#1         1.2598  9.8502                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-3:mul.mut)                   COMP_LOOP-1:modExp#1:while:if:mul.mut#1         1.2598  9.8502                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-4:modExp#1:while:mul.mut)    z.out#7                                        -0.3902 11.5002 (clock period exceeded) 
      inPlaceNTT_DIT:core/reg(COMP_LOOP-4:modExp#1:while:if:mul)     COMP_LOOP-1:modExp#1:while:if:mul.mut#1         1.2598  9.8502                         
      inPlaceNTT_DIT:core/reg(COMP_LOOP-4:mul.mut)                   COMP_LOOP-1:modExp#1:while:if:mul.mut#1         1.2598  9.8502                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(0).adra                              3.9500  7.1600                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(0).da                                4.2441  6.8659                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(0).wea                               8.0900  3.0200                         
      inPlaceNTT_DIT                                                 vec:rsc.triosy(0)(0).lz                        10.7900  0.3200                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(1).adra                              3.9500  7.1600                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(1).da                                4.2441  6.8659                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(1).wea                               8.0900  3.0200                         
      inPlaceNTT_DIT                                                 vec:rsc.triosy(0)(1).lz                        10.7900  0.3200                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(2).adra                              3.9500  7.1600                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(2).da                                4.2441  6.8659                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(2).wea                               8.0900  3.0200                         
      inPlaceNTT_DIT                                                 vec:rsc.triosy(0)(2).lz                        10.7900  0.3200                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(3).adra                              3.9500  7.1600                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(3).da                                4.2441  6.8659                         
      inPlaceNTT_DIT                                                 vec:rsc(0)(3).wea                               8.0900  3.0200                         
      inPlaceNTT_DIT                                                 vec:rsc.triosy(0)(3).lz                        10.7900  0.3200                         
      inPlaceNTT_DIT                                                 p:rsc.triosy.lz                                10.7900  0.3200                         
      inPlaceNTT_DIT                                                 r:rsc.triosy.lz                                10.7900  0.3200                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                  65     2 
    -                  64     3 
    -                   4     1 
    -                   3     1 
    -                  13     1 
    -                  12     2 
    -                  10     4 
    and                         
    -                   7     1 
    -                   4     1 
    -                  12     1 
    -                   1   178 
    div                         
    -                  65     1 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     2 
    mux                         
    -                   7     1 
    -                  65     1 
    -                  64     3 
    -                  63     1 
    -                   4     1 
    -                   2     2 
    -                  12     1 
    -                  10     2 
    -                   1   426 
    mux1h                       
    -                   9     1 
    -                  65     1 
    -                  64     5 
    -                  12     1 
    -                  10     2 
    -                   1    17 
    nand                        
    -                  64     1 
    -                   1    67 
    nor                         
    -                  57     1 
    -                   2     1 
    -                   1   203 
    not                         
    -                   9     2 
    -                   7     2 
    -                  12     1 
    -                   1   497 
    or                          
    -                   4     1 
    -                   2     1 
    -                   1   159 
    read_port                   
    -                  64     2 
    read_sync                   
    -                   0     6 
    reg                         
    -                   7     1 
    -                  65     1 
    -                  64    22 
    -                   4     1 
    -                  12     4 
    -                  11     1 
    -                  10     3 
    -                   1    13 
    rem                         
    -                  64     1 
    xnor                        
    -                   1     1 
    
  End of Report
