module clock_ex(leds, clk);

input clk;
output reg[7:0] leds;

reg[25:0] clock2;

always @(posedge clk)
begin
	leds <= {leds[6:0],leds[7]};
end

initial
begin
	leds = 8'b00000001;
end

endmodule
