
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001570                       # Number of seconds simulated
sim_ticks                                  1570162500                       # Number of ticks simulated
final_tick                                 1570162500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  20700                       # Simulator instruction rate (inst/s)
host_op_rate                                    20700                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32502282                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676652                       # Number of bytes of host memory used
host_seconds                                    48.31                       # Real time elapsed on the host
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         1577344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          328320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1905664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1577344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1577344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       199552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          199552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            24646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1004573730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          209099377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1213673107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1004573730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1004573730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       127090030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127090030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       127090030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1004573730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         209099377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1340763138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3118                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1888896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  194304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1905664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               199552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    57                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              336                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1570112000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3118                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.869301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.327478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.631762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2307     30.49%     30.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2134     28.20%     58.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1185     15.66%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          645      8.52%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          369      4.88%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          247      3.26%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          198      2.62%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          130      1.72%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          352      4.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7567                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     158.994595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.776791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.207695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             56     30.27%     30.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           48     25.95%     56.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           25     13.51%     69.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           18      9.73%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           13      7.03%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           11      5.95%     92.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      2.70%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            7      3.78%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.410811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.388729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.880891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              150     81.08%     81.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.54%     81.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     15.14%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.70%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           185                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    305980250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               859367750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  147570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10367.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29117.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1202.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       123.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1213.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22618                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2351                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      47732.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        6051500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        52260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      1507007750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   1340763138                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               26433                       # Transaction distribution
system.membus.trans_dist::ReadResp              26433                       # Transaction distribution
system.membus.trans_dist::Writeback              3118                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3343                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        49292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  62670                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      1577344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       527872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             2105216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                2105216                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            64910500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          231614995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           48120994                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                  240061                       # Number of BP lookups
system.cpu.branchPred.condPredicted            180003                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81065                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               175045                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   78426                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.803336                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   14843                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       208083                       # DTB read hits
system.cpu.dtb.read_misses                         21                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                   208104                       # DTB read accesses
system.cpu.dtb.write_hits                      144100                       # DTB write hits
system.cpu.dtb.write_misses                        29                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  144129                       # DTB write accesses
system.cpu.dtb.data_hits                       352183                       # DTB hits
system.cpu.dtb.data_misses                         50                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   352233                       # DTB accesses
system.cpu.itb.fetch_hits                      167432                       # ITB hits
system.cpu.itb.fetch_misses                       740                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  168172                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   49                       # Number of system calls
system.cpu.numCycles                          3140326                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken       110440                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken       129621                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads       842007                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites       660322                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses      1502329                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads         2034                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites         1273                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses         3307                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards         341102                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                     355002                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect        68405                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect        11970                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted          80375                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted             90782                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     46.959809                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions           614266                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies                33                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                       1287604                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                           30406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2162988                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                           977338                       # Number of cycles cpu stages are processed.
system.cpu.activity                         31.122183                       # Percentage of cycles cpu is active
system.cpu.comLoads                            208059                       # Number of Load instructions committed
system.cpu.comStores                           142763                       # Number of Store instructions committed
system.cpu.comBranches                         171152                       # Number of Branches instructions committed
system.cpu.comNops                              38481                       # Number of Nop instructions committed
system.cpu.comNonSpec                              49                       # Number of Non-Speculative instructions committed
system.cpu.comInts                             434732                       # Number of Integer instructions committed
system.cpu.comFloats                              663                       # Number of Floating Point instructions committed
system.cpu.committedInsts                     1000000                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                       1000000                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total               1000000                       # Number of Instructions committed (Total)
system.cpu.cpi                               3.140326                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         3.140326                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.318438                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.318438                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                  2438810                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                    701516                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               22.338955                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                  2598497                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                    541829                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               17.253909                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                  2574954                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                    565372                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               18.003609                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                  2902742                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                    237584                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization                7.565584                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                  2535088                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                    605238                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               19.273095                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements             24134                       # number of replacements
system.cpu.icache.tags.tagsinuse           501.061589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              134809                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.469813                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         443061250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   501.061589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.978636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            359446                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           359446                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       134809                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          134809                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        134809                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           134809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       134809                       # number of overall hits
system.cpu.icache.overall_hits::total          134809                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        32591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32591                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        32591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        32591                       # number of overall misses
system.cpu.icache.overall_misses::total         32591                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1697713989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1697713989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1697713989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1697713989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1697713989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1697713989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       167400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       167400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       167400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       167400                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       167400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       167400                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.194689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.194689                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.194689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.194689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.194689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.194689                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52091.497315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52091.497315                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52091.497315                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52091.497315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52091.497315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52091.497315                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6055                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           64                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                90                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.277778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    21.333333                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7945                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7945                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7945                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7945                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7945                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7945                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        24646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24646                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        24646                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        24646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24646                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1233766505                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1233766505                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1233766505                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1233766505                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1233766505                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1233766505                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.147228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.147228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.147228                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.147228                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.147228                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.147228                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50059.502759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50059.502759                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50059.502759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50059.502759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50059.502759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50059.502759                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements              4106                       # number of replacements
system.cpu.dcache.tags.tagsinuse           999.261317                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              333086                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.929045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         250916250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   999.261317                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.975841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          659                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            706774                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           706774                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       203104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          203104                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       124411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         124411                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2783                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2783                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2788                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2788                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        327515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           327515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       327515                       # number of overall hits
system.cpu.dcache.overall_hits::total          327515                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2167                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2167                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        15564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15564                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        17731                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17731                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        17731                       # number of overall misses
system.cpu.dcache.overall_misses::total         17731                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    121422744                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    121422744                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    851703000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    851703000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       169750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       169750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    973125744                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    973125744                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    973125744                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    973125744                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       205271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       205271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       139975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       139975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2788                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2788                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       345246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       345246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       345246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       345246                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010557                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.111191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.111191                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001793                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001793                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051358                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051358                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051358                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56032.646054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56032.646054                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54722.629144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54722.629144                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        33950                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        33950                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54882.733292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54882.733292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54882.733292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54882.733292                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        36434                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1368                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.633041                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3118                       # number of writebacks
system.cpu.dcache.writebacks::total              3118                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          355                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        12251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12251                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12606                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12606                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1812                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3313                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5125                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5125                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    100930756                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    100930756                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    181404000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    181404000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    282334756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    282334756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    282334756                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    282334756                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008827                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008827                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.001793                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001793                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014844                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55701.300221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55701.300221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54755.206761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54755.206761                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        30650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        30650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55089.708488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55089.708488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55089.708488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55089.708488                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
