Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Oct 17 16:59:18 2024
| Host         : CEAT-ENDV350-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_demo_timing_summary_routed.rpt -pb top_demo_timing_summary_routed.pb -rpx top_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : top_demo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: sysclk_125mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.577ns  (logic 5.843ns (21.986%)  route 20.733ns (78.014%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         7.784     9.216    sw_IBUF[1]
    SLICE_X39Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.340 f  sseg_ca_OBUF_inst_i_139/O
                         net (fo=1, routed)           0.000     9.340    sseg_ca_OBUF_inst_i_139_n_0
    SLICE_X39Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     9.585 f  sseg_ca_OBUF_inst_i_54/O
                         net (fo=1, routed)           0.800    10.384    sseg_ca_OBUF_inst_i_54_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.298    10.682 f  sseg_ca_OBUF_inst_i_15/O
                         net (fo=7, routed)           4.969    15.651    sseg_ca_OBUF_inst_i_15_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I2_O)        0.124    15.775 r  sseg_ce_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.800    16.576    sseg_ce_OBUF_inst_i_5_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I3_O)        0.124    16.700 r  sseg_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.380    23.080    sseg_ce_OBUF
    M20                  OBUF (Prop_obuf_I_O)         3.497    26.577 r  sseg_ce_OBUF_inst/O
                         net (fo=0)                   0.000    26.577    sseg_ce
    M20                                                               r  sseg_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.507ns  (logic 5.819ns (21.951%)  route 20.689ns (78.049%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         8.024     9.456    sw_IBUF[1]
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.580 r  led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.580    led_OBUF[7]_inst_i_6_n_0
    SLICE_X38Y101        MUXF7 (Prop_muxf7_I0_O)      0.209     9.789 r  led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.474    11.263    led_OBUF[7]_inst_i_2_n_0
    SLICE_X27Y94         LUT6 (Prop_lut6_I0_O)        0.297    11.560 r  led_OBUF[7]_inst_i_1/O
                         net (fo=10, routed)          3.960    15.520    led_OBUF[0]
    SLICE_X5Y48          LUT6 (Prop_lut6_I1_O)        0.124    15.644 r  sseg_cb_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.665    16.310    sseg_cb_OBUF_inst_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124    16.434 r  sseg_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.565    22.998    sseg_cb_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.509    26.507 r  sseg_cb_OBUF_inst/O
                         net (fo=0)                   0.000    26.507    sseg_cb
    H17                                                               r  sseg_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.922ns  (logic 5.798ns (22.369%)  route 20.123ns (77.631%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         8.024     9.456    sw_IBUF[1]
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.580 r  led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.580    led_OBUF[7]_inst_i_6_n_0
    SLICE_X38Y101        MUXF7 (Prop_muxf7_I0_O)      0.209     9.789 r  led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.474    11.263    led_OBUF[7]_inst_i_2_n_0
    SLICE_X27Y94         LUT6 (Prop_lut6_I0_O)        0.297    11.560 r  led_OBUF[7]_inst_i_1/O
                         net (fo=10, routed)          3.955    15.515    led_OBUF[0]
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.124    15.639 r  sseg_ca_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.670    16.310    sseg_ca_OBUF_inst_i_3_n_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I1_O)        0.124    16.434 r  sseg_ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.999    22.433    sseg_ca_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.489    25.922 r  sseg_ca_OBUF_inst/O
                         net (fo=0)                   0.000    25.922    sseg_ca
    H19                                                               r  sseg_ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.997ns  (logic 5.844ns (25.411%)  route 17.153ns (74.589%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         7.361     8.793    sw_IBUF[1]
    SLICE_X28Y113        LUT6 (Prop_lut6_I2_O)        0.124     8.917 r  sseg_ca_OBUF_inst_i_72/O
                         net (fo=1, routed)           0.000     8.917    sseg_ca_OBUF_inst_i_72_n_0
    SLICE_X28Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     9.155 r  sseg_ca_OBUF_inst_i_21/O
                         net (fo=1, routed)           2.251    11.406    sseg_ca_OBUF_inst_i_21_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.298    11.704 r  sseg_ca_OBUF_inst_i_6/O
                         net (fo=7, routed)           2.076    13.780    sel0[1]
    SLICE_X27Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.904 r  sseg_cf_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.289    14.194    sseg_cf_OBUF_inst_i_2_n_0
    SLICE_X27Y91         LUT4 (Prop_lut4_I0_O)        0.124    14.318 r  sseg_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.175    19.493    sseg_cf_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.504    22.997 r  sseg_cf_OBUF_inst/O
                         net (fo=0)                   0.000    22.997    sseg_cf
    H18                                                               r  sseg_cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.304ns  (logic 5.823ns (26.106%)  route 16.482ns (73.894%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         8.188     9.620    sw_IBUF[1]
    SLICE_X39Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.744 r  led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.744    led_OBUF[4]_inst_i_6_n_0
    SLICE_X39Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     9.956 r  led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.123    11.079    led_OBUF[4]_inst_i_2_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I0_O)        0.299    11.378 r  led_OBUF[4]_inst_i_1/O
                         net (fo=8, routed)           1.449    12.827    led_OBUF[4]
    SLICE_X26Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.951 r  sseg_cd_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.960    13.911    sseg_cd_OBUF_inst_i_5_n_0
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.124    14.035 r  sseg_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.761    18.796    sseg_cd_OBUF
    K21                  OBUF (Prop_obuf_I_O)         3.508    22.304 r  sseg_cd_OBUF_inst/O
                         net (fo=0)                   0.000    22.304    sseg_cd
    K21                                                               r  sseg_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.634ns  (logic 5.557ns (25.687%)  route 16.077ns (74.313%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         8.024     9.456    sw_IBUF[1]
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.580 r  led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.580    led_OBUF[7]_inst_i_6_n_0
    SLICE_X38Y101        MUXF7 (Prop_muxf7_I0_O)      0.209     9.789 r  led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.474    11.263    led_OBUF[7]_inst_i_2_n_0
    SLICE_X27Y94         LUT6 (Prop_lut6_I0_O)        0.297    11.560 r  led_OBUF[7]_inst_i_1/O
                         net (fo=10, routed)          6.578    18.138    led_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.495    21.634 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.634    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.510ns  (logic 5.850ns (27.194%)  route 15.660ns (72.806%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         7.361     8.793    sw_IBUF[1]
    SLICE_X28Y113        LUT6 (Prop_lut6_I2_O)        0.124     8.917 r  sseg_ca_OBUF_inst_i_72/O
                         net (fo=1, routed)           0.000     8.917    sseg_ca_OBUF_inst_i_72_n_0
    SLICE_X28Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     9.155 r  sseg_ca_OBUF_inst_i_21/O
                         net (fo=1, routed)           2.251    11.406    sseg_ca_OBUF_inst_i_21_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.298    11.704 r  sseg_ca_OBUF_inst_i_6/O
                         net (fo=7, routed)           1.762    13.466    sel0[1]
    SLICE_X27Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  sseg_cc_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.811    14.402    sseg_cc_OBUF_inst_i_2_n_0
    SLICE_X27Y88         LUT4 (Prop_lut4_I0_O)        0.124    14.526 r  sseg_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.475    18.000    sseg_cc_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.510    21.510 r  sseg_cc_OBUF_inst/O
                         net (fo=0)                   0.000    21.510    sseg_cc
    K18                                                               r  sseg_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.315ns  (logic 5.822ns (27.316%)  route 15.493ns (72.684%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         8.024     9.456    sw_IBUF[1]
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.580 r  led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.580    led_OBUF[7]_inst_i_6_n_0
    SLICE_X38Y101        MUXF7 (Prop_muxf7_I0_O)      0.209     9.789 r  led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.474    11.263    led_OBUF[7]_inst_i_2_n_0
    SLICE_X27Y94         LUT6 (Prop_lut6_I0_O)        0.297    11.560 r  led_OBUF[7]_inst_i_1/O
                         net (fo=10, routed)          1.904    13.464    led_OBUF[0]
    SLICE_X27Y75         LUT6 (Prop_lut6_I2_O)        0.124    13.588 r  sseg_cg_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.670    14.258    sseg_cg_OBUF_inst_i_3_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I1_O)        0.124    14.382 r  sseg_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.420    17.802    sseg_cg_OBUF
    L19                  OBUF (Prop_obuf_I_O)         3.513    21.315 r  sseg_cg_OBUF_inst/O
                         net (fo=0)                   0.000    21.315    sseg_cg
    L19                                                               r  sseg_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.207ns  (logic 5.554ns (26.187%)  route 15.653ns (73.813%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         8.346     9.778    sw_IBUF[1]
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.902 r  led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.902    led_OBUF[2]_inst_i_6_n_0
    SLICE_X36Y101        MUXF7 (Prop_muxf7_I0_O)      0.209    10.111 r  led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.500    10.611    led_OBUF[2]_inst_i_2_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.297    10.908 r  led_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           6.807    17.715    led_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         3.492    21.207 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.207    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.825ns  (logic 5.607ns (26.924%)  route 15.218ns (73.076%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=128, routed)         8.024     9.456    sw_IBUF[1]
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.580 r  led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.580    led_OBUF[7]_inst_i_6_n_0
    SLICE_X38Y101        MUXF7 (Prop_muxf7_I0_O)      0.209     9.789 r  led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.474    11.263    led_OBUF[7]_inst_i_2_n_0
    SLICE_X27Y94         LUT6 (Prop_lut6_I0_O)        0.297    11.560 r  led_OBUF[7]_inst_i_1/O
                         net (fo=10, routed)          5.720    17.280    led_OBUF[0]
    Y9                   OBUF (Prop_obuf_I_O)         3.545    20.825 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.825    led[0]
    Y9                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver/FSM_sequential_CURRENT_STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  driver/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=34, routed)          0.180     0.321    driver/CURRENT_STATE[1]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  driver/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    driver/FSM_sequential_CURRENT_STATE[1]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  driver/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[10]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CURRENT_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.126     0.290    CURRENT_COUNT_reg[10]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  CURRENT_COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    CURRENT_COUNT_reg[8]_i_1_n_5
    SLICE_X0Y42          FDRE                                         r  CURRENT_COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[14]/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CURRENT_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    CURRENT_COUNT_reg[14]
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  CURRENT_COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    CURRENT_COUNT_reg[12]_i_1_n_5
    SLICE_X0Y43          FDRE                                         r  CURRENT_COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[2]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CURRENT_COUNT_reg[2]/Q
                         net (fo=2, routed)           0.127     0.291    CURRENT_COUNT_reg[2]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  CURRENT_COUNT_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    CURRENT_COUNT_reg[0]_i_2_n_5
    SLICE_X0Y40          FDRE                                         r  CURRENT_COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[6]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CURRENT_COUNT_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    CURRENT_COUNT_reg[6]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  CURRENT_COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    CURRENT_COUNT_reg[4]_i_1_n_5
    SLICE_X0Y41          FDRE                                         r  CURRENT_COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver/FSM_sequential_CURRENT_STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  driver/FSM_sequential_CURRENT_STATE_reg[0]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  driver/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=35, routed)          0.242     0.383    driver/CURRENT_STATE[0]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.045     0.428 r  driver/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    driver/FSM_sequential_CURRENT_STATE[0]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  driver/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[10]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CURRENT_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.126     0.290    CURRENT_COUNT_reg[10]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.436 r  CURRENT_COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.436    CURRENT_COUNT_reg[8]_i_1_n_4
    SLICE_X0Y42          FDRE                                         r  CURRENT_COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[14]/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CURRENT_COUNT_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    CURRENT_COUNT_reg[14]
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  CURRENT_COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    CURRENT_COUNT_reg[12]_i_1_n_4
    SLICE_X0Y43          FDRE                                         r  CURRENT_COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[2]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CURRENT_COUNT_reg[2]/Q
                         net (fo=2, routed)           0.127     0.291    CURRENT_COUNT_reg[2]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  CURRENT_COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.437    CURRENT_COUNT_reg[0]_i_2_n_4
    SLICE_X0Y40          FDRE                                         r  CURRENT_COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[6]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CURRENT_COUNT_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    CURRENT_COUNT_reg[6]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  CURRENT_COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    CURRENT_COUNT_reg[4]_i_1_n_4
    SLICE_X0Y41          FDRE                                         r  CURRENT_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------





