# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->ALU_CLK(R)	0.051    0.049/*         0.050/*         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.062/*         0.051/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.069/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.645    0.076/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.650    0.077/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.650    0.080/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.649    0.081/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.083/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.083/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.083/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.084/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.092/*         0.062/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.092/*         0.048/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.094/*         0.061/*         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.096/*         0.052/*         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.100/*         0.062/*         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.103/*         0.060/*         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.104/*         0.056/*         U0_ref_sync/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.106/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.106/*         0.059/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.107/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.109/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.109/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.110/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.110/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.111/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.111/*         0.063/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.112/*         0.061/*         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.114/*         0.056/*         U1_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.114/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.115/*         0.049/*         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.115/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.116/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.116/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.116/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.646    0.117/*         0.056/*         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.117/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.038    0.117/*         0.066/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.118/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.118/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.119/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.119/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.119/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.119/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.119/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.120/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.121/*         0.060/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.121/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.121/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.641    0.121/*         0.057/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.121/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.121/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.646    0.121/*         0.057/*         U0_PULSE_GEN/rcv_flop_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.122/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.122/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.123/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.123/*         0.061/*         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.123/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.124/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.645    0.125/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.126/*         0.061/*         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.126/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.126/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.126/*         0.061/*         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.127/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.127/*         0.061/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.127/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.127/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.128/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.129/*         0.048/*         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.129/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.129/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.129/*         0.061/*         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.129/*         0.060/*         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.129/*         0.061/*         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.130/*         0.060/*         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.130/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.130/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.130/*         0.061/*         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.130/*         0.061/*         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.130/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.130/*         0.061/*         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.131/*         0.061/*         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.131/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.131/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.131/*         0.061/*         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.131/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.131/*         0.061/*         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.131/*         0.060/*         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.131/*         0.061/*         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.131/*         0.061/*         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.131/*         0.061/*         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.132/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.132/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.132/*         0.061/*         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.132/*         0.061/*         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.132/*         0.061/*         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.132/*         0.061/*         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.132/*         0.061/*         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.132/*         0.061/*         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.132/*         0.061/*         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.132/*         0.061/*         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.132/*         0.061/*         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.132/*         0.061/*         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.132/*         0.061/*         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.133/*         0.061/*         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.133/*         0.061/*         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.133/*         0.061/*         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.133/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.133/*         0.061/*         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.133/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.133/*         0.061/*         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.133/*         0.061/*         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.133/*         0.061/*         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.133/*         0.061/*         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.133/*         0.061/*         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.133/*         0.060/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.134/*         0.061/*         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.134/*         0.061/*         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.134/*         0.061/*         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.134/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.134/*         0.061/*         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.134/*         0.061/*         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.134/*         0.061/*         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.134/*         0.061/*         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.134/*         0.061/*         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.134/*         0.061/*         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.135/*         0.061/*         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.135/*         0.061/*         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.135/*         0.061/*         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.135/*         0.061/*         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.135/*         0.061/*         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.135/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.135/*         0.061/*         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.135/*         0.061/*         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.135/*         0.061/*         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.135/*         0.061/*         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.135/*         0.061/*         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.135/*         0.061/*         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.135/*         0.061/*         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.136/*         0.061/*         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.136/*         0.061/*         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.136/*         0.061/*         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.136/*         0.061/*         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.136/*         0.061/*         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.136/*         0.061/*         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.136/*         0.063/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.136/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.137/*         0.061/*         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.137/*         0.061/*         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.137/*         0.061/*         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.137/*         0.061/*         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.137/*         0.061/*         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.137/*         0.061/*         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.138/*         0.061/*         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.138/*         0.061/*         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.138/*         0.063/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.139/*         0.063/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.139/*         0.061/*         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.139/*         0.061/*         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.139/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.139/*         0.061/*         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.140/*         0.061/*         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.140/*         0.061/*         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.140/*         0.061/*         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.140/*         0.062/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.141/*         0.061/*         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.141/*         0.063/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.141/*         0.062/*         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.141/*         0.061/*         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.141/*         0.062/*         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.141/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.142/*         0.061/*         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.142/*         0.061/*         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.142/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.142/*         0.062/*         U1_ClkDiv/\count_reg[6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.654    0.142/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.142/*         0.061/*         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.142/*         0.051/*         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.142/*         0.061/*         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.142/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.142/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.143/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.143/*         0.062/*         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.143/*         0.061/*         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.143/*         0.062/*         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.143/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.143/*         0.062/*         U0_RegFile/\RdData_reg[5] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.143/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.143/*         0.061/*         U0_RegFile/\regArr_reg[4][7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.653    0.144/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.037    0.144/*         0.065/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.144/*         0.061/*         U0_RegFile/\regArr_reg[4][4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.144/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.144/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.653    0.144/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.144/*         0.062/*         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.144/*         0.061/*         U0_RegFile/\regArr_reg[5][6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.654    0.145/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.145/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.145/*         0.062/*         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.146/*         0.063/*         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.146/*         0.063/*         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.146/*         0.062/*         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.146/*         0.062/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.654    0.146/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.146/*         0.063/*         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.146/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.653    0.146/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.146/*         0.062/*         U0_RegFile/\regArr_reg[4][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.146/*         0.061/*         U0_ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.146/*         0.062/*         U0_RegFile/\regArr_reg[14][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.146/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.146/*         0.062/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.147/*         0.063/*         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.147/*         0.063/*         U0_ClkDiv/\count_reg[6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.148/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.148/*         0.062/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.148/*         0.062/*         U0_RegFile/\regArr_reg[4][3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.653    0.148/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.148/*         0.051/*         U0_RegFile/\regArr_reg[1][3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.149/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.649    0.149/*         0.051/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.150/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.150/*         0.063/*         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.150/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.150/*         0.052/*         U0_ref_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.150/*         0.062/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.150/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.151/*         0.061/*         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.151/*         0.061/*         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.151/*         0.055/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.151/*         0.052/*         U0_ref_sync/\sync_bus_reg[6] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.151/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.152/*         0.061/*         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.153/*         0.063/*         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.153/*         0.052/*         U0_ref_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.153/*         0.062/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.154/*         0.052/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.154/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.154/*         0.052/*         U0_ref_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.154/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.155/*         0.052/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.155/*         0.063/*         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.155/*         0.062/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.155/*         0.052/*         U0_ref_sync/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.155/*         0.063/*         U0_ClkDiv/\count_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.647    0.156/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
ALU_CLK(R)->REF_CLK(R)	0.341    0.156/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.156/*         0.063/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.157/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.157/*         0.063/*         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.157/*         0.063/*         U0_RegFile/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.157/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.338    0.157/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.158/*         0.063/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.340    0.158/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.158/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.159/*         0.052/*         U0_ref_sync/\sync_bus_reg[2] /D    1
ALU_CLK(R)->REF_CLK(R)	0.338    0.159/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.159/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.159/*         0.064/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.160/*         0.063/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.160/*         0.051/*         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.160/*         0.063/*         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.160/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.160/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.642    0.161/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.339    0.161/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.648    0.162/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.162/*         0.049/*         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.163/*         0.048/*         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.163/*         0.047/*         U0_RegFile/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.163/*         0.050/*         U0_RegFile/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.163/*         0.064/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.164/*         0.062/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.165/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.165/*         0.062/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.166/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.166/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
ALU_CLK(R)->REF_CLK(R)	0.326    0.171/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    */0.172         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.615    */0.172         */0.084         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.172/*         0.058/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
ALU_CLK(R)->REF_CLK(R)	0.326    0.173/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    */0.173         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.297    0.174/*         0.058/*         U0_ref_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.174/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.175/*         0.064/*         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.175/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.175/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.648    0.175/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.175/*         0.064/*         U0_RegFile/\regArr_reg[3][4] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.613    */0.175         */0.087         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
ALU_CLK(R)->REF_CLK(R)	0.320    0.175/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.176/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
ALU_CLK(R)->REF_CLK(R)	0.320    0.176/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.176/*         0.049/*         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.177/*         0.064/*         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.177/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.178/*         0.064/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.647    0.178/*         0.054/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.180/*         0.052/*         U0_RegFile/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.181/*         0.052/*         U0_RegFile/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.181/*         0.052/*         U0_RegFile/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.181/*         0.052/*         U0_RegFile/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.181/*         0.052/*         U0_RegFile/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.181/*         0.052/*         U0_RegFile/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.181/*         0.052/*         U0_RegFile/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.181/*         0.052/*         U0_RegFile/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.181/*         0.052/*         U0_RegFile/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    */0.181         */0.083         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.182/*         0.052/*         U0_RegFile/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.182/*         0.052/*         U0_RegFile/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.182/*         0.052/*         U0_RegFile/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.182/*         0.052/*         U0_RegFile/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.182/*         0.034/*         U0_RegFile/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.182/*         0.052/*         U0_RegFile/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.182/*         0.052/*         U0_RegFile/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.182/*         0.052/*         U0_RegFile/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.182/*         0.052/*         U0_RegFile/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    */0.182         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.646    0.183/*         0.056/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.183/*         0.052/*         U0_RegFile/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.183/*         0.065/*         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.183/*         0.052/*         U0_RegFile/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.183/*         0.052/*         U0_RegFile/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.183/*         0.053/*         U0_RegFile/\regArr_reg[10][5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.618    */0.183         */0.086         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.183/*         0.052/*         U0_RegFile/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.183/*         0.052/*         U0_RegFile/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.183/*         0.052/*         U0_RegFile/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.183/*         0.052/*         U0_RegFile/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.183/*         0.052/*         U0_RegFile/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.183/*         0.033/*         U0_RegFile/\regArr_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.184/*         0.052/*         U0_RegFile/\regArr_reg[8][6] /D    1
@(R)->SCAN_CLK(R)	0.737    0.184/*         0.071/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.184/*         0.052/*         U0_RegFile/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.184/*         0.052/*         U0_RegFile/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.184/*         0.052/*         U0_RegFile/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.184/*         0.052/*         U0_RegFile/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.184/*         0.052/*         U0_RegFile/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.184/*         0.052/*         U0_RegFile/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.184/*         0.052/*         U0_RegFile/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.185/*         0.052/*         U0_RegFile/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.184/*         0.052/*         U0_RegFile/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.185/*         0.052/*         U0_RegFile/\regArr_reg[11][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.646    0.185/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.185/*         0.052/*         U0_RegFile/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.185/*         0.052/*         U0_RegFile/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.185/*         0.052/*         U0_RegFile/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.185/*         0.052/*         U0_RegFile/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.185/*         0.052/*         U0_RegFile/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.185/*         0.052/*         U0_RegFile/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.185/*         0.052/*         U0_RegFile/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.186/*         0.052/*         U0_RegFile/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.186/*         0.052/*         U0_RegFile/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.186/*         0.052/*         U0_RegFile/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.186/*         0.052/*         U0_RegFile/\regArr_reg[9][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.612    */0.186         */0.088         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.186/*         0.052/*         U0_RegFile/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.186/*         0.052/*         U0_RegFile/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.186/*         0.052/*         U0_RegFile/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.186/*         0.052/*         U0_RegFile/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.186/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.186/*         0.052/*         U0_RegFile/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.187/*         0.052/*         U0_RegFile/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.187/*         0.052/*         U0_RegFile/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.187/*         0.052/*         U0_RegFile/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.187/*         0.052/*         U0_RegFile/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.187/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
@(R)->SCAN_CLK(R)	0.734    0.187/*         0.074/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
UART_CLK(R)->UART_CLK(R)	0.658    0.187/*         0.052/*         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.187/*         0.052/*         U0_RegFile/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.187/*         0.052/*         U0_RegFile/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.187/*         0.053/*         U0_RegFile/\regArr_reg[4][7] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.646    0.187/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.187/*         0.064/*         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.187/*         0.052/*         U0_RegFile/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.187/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.188/*         0.052/*         U0_RegFile/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.188/*         0.052/*         U0_RegFile/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.188/*         0.054/*         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.188/*         0.053/*         U0_RegFile/\regArr_reg[6][4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.652    0.188/*         0.052/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.188/*         0.052/*         U0_RegFile/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.188/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.189/*         0.052/*         U0_RegFile/\regArr_reg[11][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.646    0.189/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.646    0.189/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.189/*         0.052/*         U0_RegFile/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.189/*         0.052/*         U0_RegFile/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.189/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.189/*         0.052/*         U0_RegFile/\regArr_reg[11][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.648    0.189/*         0.052/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.189/*         0.052/*         U0_RegFile/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.189/*         0.052/*         U0_RegFile/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.189/*         0.053/*         U0_RegFile/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.189/*         0.061/*         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.189/*         0.052/*         U0_RegFile/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.190/*         0.053/*         U0_RegFile/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.190/*         0.052/*         U0_RegFile/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.190/*         0.052/*         U0_RegFile/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.190/*         0.052/*         U0_RegFile/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.190/*         0.053/*         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.190/*         0.052/*         U0_RegFile/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.190/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.190/*         0.052/*         U0_RegFile/\regArr_reg[12][1] /D    1
UART_CLK(R)->UART_CLK(R)	0.654    0.191/*         0.052/*         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.191/*         0.052/*         U0_RegFile/\regArr_reg[5][0] /D    1
UART_CLK(R)->UART_CLK(R)	0.657    0.191/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.191/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.191/*         0.065/*         U0_RegFile/\regArr_reg[3][2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.655    0.191/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
UART_CLK(R)->UART_CLK(R)	0.657    0.192/*         0.052/*         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.192/*         0.052/*         U0_RegFile/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.192/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.192/*         0.053/*         U0_RegFile/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.192/*         0.052/*         U0_RegFile/\regArr_reg[5][2] /D    1
@(R)->SCAN_CLK(R)	0.728    0.192/*         0.073/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.654    0.192/*         0.052/*         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.192/*         0.053/*         U0_RegFile/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.192/*         0.034/*         U0_RegFile/\regArr_reg[1][3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.618    */0.193         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.644    0.193/*         0.056/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.727    0.193/*         0.073/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.658    0.193/*         0.052/*         U1_ClkDiv/\count_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.658    0.193/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.193/*         0.053/*         U0_RegFile/\regArr_reg[6][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.643    0.193/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
UART_CLK(R)->UART_CLK(R)	0.655    0.194/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.647    0.194/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.195/*         0.048/*         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.195/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
UART_CLK(R)->UART_CLK(R)	0.658    0.196/*         0.052/*         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.197/*         0.066/*         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.197/*         0.052/*         U0_RegFile/\regArr_reg[4][3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.646    0.197/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.197/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.197/*         0.052/*         U0_RegFile/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.197/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.197/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.198/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.198/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.614    */0.198         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.198/*         0.052/*         U0_RegFile/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.198/*         0.052/*         U0_RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.198/*         0.052/*         U0_RegFile/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.198/*         0.052/*         U0_RegFile/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.199/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.646    0.199/*         0.056/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.658    0.199/*         0.052/*         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.199/*         0.052/*         U0_RegFile/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.199/*         0.052/*         U0_RegFile/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.199/*         0.052/*         U0_RegFile/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.200/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.201/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.645    0.201/*         0.056/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.201/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.201/*         0.052/*         U0_RegFile/\RdData_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.645    0.202/*         0.055/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.654    0.202/*         0.052/*         U0_ClkDiv/\count_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.654    0.202/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.202/*         0.034/*         U0_RegFile/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.203/*         0.053/*         U0_RegFile/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.203/*         0.052/*         U0_RegFile/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.203/*         0.052/*         U0_RegFile/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.204/*         0.053/*         U0_RegFile/\regArr_reg[7][6] /D    1
UART_CLK(R)->UART_CLK(R)	0.654    0.204/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.205/*         0.039/*         U0_RegFile/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.206/*         0.061/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.649    0.206/*         0.052/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.208/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.208/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.617    */0.208         */0.085         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.208/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.209/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.616    */0.209         */0.086         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.209/*         0.066/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.210/*         0.052/*         U0_RegFile/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.212/*         0.034/*         U0_RegFile/\regArr_reg[1][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.616    */0.213         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.214/*         0.052/*         U0_RegFile/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.214/*         0.038/*         U0_RegFile/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.215/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.218/*         0.052/*         U0_RegFile/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.219/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.220/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.220/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.220/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    */0.223         */0.080         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.223/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.224/*         0.066/*         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.227/*         0.052/*         U0_RegFile/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.227/*         0.039/*         U0_RegFile/\regArr_reg[1][7] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.650    0.229/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.230/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    */0.230         */0.082         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.231/*         0.052/*         U0_RegFile/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.231/*         0.038/*         U0_RegFile/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.232/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.233/*         0.052/*         U0_RegFile/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.233/*         0.065/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.233/*         0.053/*         U0_RegFile/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.233/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.234/*         0.052/*         U0_RegFile/\regArr_reg[3][7] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.619    */0.236         */0.083         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.237/*         0.052/*         U0_RegFile/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.237/*         0.039/*         U0_RegFile/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.237/*         0.052/*         U0_RegFile/\regArr_reg[3][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.645    0.239/*         0.062/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.243/*         0.049/*         U0_RegFile/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.246/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.247/*         0.046/*         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.248/*         0.053/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.249/*         0.053/*         U0_RegFile/\regArr_reg[2][1] /D    1
@(R)->SCAN_CLK(R)	0.876    0.250/*         -0.070/*        U0_RegFile/\regArr_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.250/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.252/*         0.062/*         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.252/*         0.063/*         U0_RegFile/\regArr_reg[0][2] /SI    1
@(R)->SCAN_CLK(R)	0.874    0.253/*         -0.070/*        U0_RegFile/\regArr_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.255/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.255/*         0.063/*         U0_RegFile/\regArr_reg[2][3] /SI    1
UART_CLK(R)->UART_CLK(R)	0.204    0.258/*         0.052/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.259/*         0.064/*         U0_RegFile/\regArr_reg[2][6] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.648    0.259/*         0.052/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.650    0.260/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.645    0.262/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.265/*         0.063/*         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.266/*         0.063/*         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.268/*         0.066/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.269/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.269/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.271/*         0.049/*         U0_RegFile/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.274/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.340    */0.275         */0.034         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.273    */0.282         */0.083         U0_SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    */0.284         */0.084         U0_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.318    0.285/*         0.058/*         U0_ALU/\ALU_OUT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    */0.287         */0.087         U0_ref_sync/enable_pulse_d_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.614    */0.289         */0.088         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.618    */0.291         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.292/*         0.040/*         U0_RegFile/\regArr_reg[0][6] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.618    */0.294         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.647    0.294/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.203    0.297/*         0.052/*         U1_ClkDiv/div_clk_reg/D    1
@(R)->SCAN_CLK(R)	0.754    0.301/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.302/*         0.061/*         U0_RegFile/\regArr_reg[2][4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.647    0.303/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.303/*         0.047/*         U0_RegFile/\regArr_reg[0][5] /SI    1
REF_CLK(R)->ALU_CLK(R)	0.323    0.307/*         0.054/*         U0_ALU/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.307/*         0.052/*         U0_RegFile/\regArr_reg[2][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.618    */0.307         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.650    0.309/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.310/*         0.052/*         U0_RegFile/\regArr_reg[2][6] /D    1
@(R)->SCAN_CLK(R)	0.746    0.311/*         0.061/*         U0_RegFile/\regArr_reg[5][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.324    0.311/*         0.054/*         U0_ALU/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.313/*         0.052/*         U0_RegFile/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.313/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.316/*         0.052/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.317/*         0.053/*         U0_RegFile/\regArr_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.317/*         0.053/*         U0_RegFile/\regArr_reg[2][4] /D    1
@(R)->SCAN_CLK(R)	0.746    0.318/*         0.061/*         U0_RegFile/\regArr_reg[5][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.318/*         0.052/*         U0_RegFile/\regArr_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.746    0.320/*         0.061/*         U0_RegFile/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.324/*         0.061/*         U0_RegFile/\regArr_reg[6][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.330/*         0.062/*         U0_RegFile/\regArr_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	0.748    0.330/*         0.061/*         U0_RegFile/\regArr_reg[5][0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    0.330/*         0.054/*         U0_ALU/\ALU_OUT_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.758    0.330/*         0.060/*         U0_RegFile/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.331/*         0.061/*         U0_RegFile/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.332/*         0.060/*         U0_RegFile/\regArr_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.332/*         0.061/*         U0_RegFile/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.332/*         0.061/*         U0_RegFile/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.332/*         0.061/*         U0_RegFile/\regArr_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.332/*         0.061/*         U0_RegFile/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.860    0.332/*         -0.058/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
REF_CLK(R)->ALU_CLK(R)	0.322    0.332/*         0.055/*         U0_ALU/\ALU_OUT_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.748    0.334/*         0.060/*         U0_RegFile/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.336/*         0.060/*         U0_RegFile/\regArr_reg[7][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.336/*         0.062/*         U0_RegFile/\regArr_reg[0][4] /SI    1
@(R)->SCAN_CLK(R)	0.715    0.337/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
@(R)->SCAN_CLK(R)	0.748    0.337/*         0.060/*         U0_RegFile/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.338/*         0.060/*         U0_RegFile/\regArr_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.342/*         0.059/*         U0_RegFile/\regArr_reg[6][6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.287    */0.342         */0.087         U0_ALU/OUT_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.344/*         0.061/*         U0_RegFile/\regArr_reg[3][0] /SI    1
@(R)->SCAN_CLK(R)	0.758    0.345/*         0.059/*         U0_RegFile/\regArr_reg[7][6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.295    */0.346         */0.082         U0_ALU/\ALU_OUT_reg[8] /D    1
@(R)->SCAN_CLK(R)	0.758    0.350/*         0.059/*         U0_RegFile/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.352/*         0.059/*         U0_RegFile/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.352/*         0.059/*         U0_RegFile/\regArr_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.352/*         0.059/*         U0_RegFile/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.352/*         0.059/*         U0_RegFile/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.352/*         0.059/*         U0_RegFile/\regArr_reg[11][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.353/*         0.053/*         U0_RegFile/\regArr_reg[2][3] /D    1
@(R)->SCAN_CLK(R)	0.758    0.353/*         0.059/*         U0_RegFile/\regArr_reg[7][5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    0.356/*         0.054/*         U0_ALU/\ALU_OUT_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.757    0.357/*         0.059/*         U0_RegFile/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.358/*         0.062/*         U0_RegFile/\regArr_reg[6][4] /SI    1
@(R)->SCAN_CLK(R)	0.756    0.359/*         0.059/*         U0_RegFile/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.361/*         0.059/*         U0_RegFile/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.364/*         0.059/*         U0_RegFile/\regArr_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.365/*         0.059/*         U0_RegFile/\regArr_reg[5][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.367/*         0.052/*         U0_RegFile/\regArr_reg[0][4] /D    1
@(R)->SCAN_CLK(R)	0.752    0.368/*         0.059/*         U0_RegFile/\regArr_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.370/*         0.059/*         U0_RegFile/\regArr_reg[7][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.371/*         0.055/*         U0_RegFile/\regArr_reg[0][5] /D    1
@(R)->SCAN_CLK(R)	0.748    0.375/*         0.059/*         U0_RegFile/\regArr_reg[6][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.375/*         0.048/*         U0_RegFile/\regArr_reg[2][7] /D    1
REF_CLK(R)->ALU_CLK(R)	0.316    0.375/*         0.058/*         U0_ALU/\ALU_OUT_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.748    0.376/*         0.059/*         U0_RegFile/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.378/*         0.059/*         U0_RegFile/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.378/*         0.059/*         U0_RegFile/\regArr_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.378/*         0.059/*         U0_RegFile/\regArr_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.378/*         0.059/*         U0_RegFile/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.378/*         0.059/*         U0_RegFile/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.379/*         0.059/*         U0_RegFile/\regArr_reg[4][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.379/*         0.052/*         U0_RegFile/\regArr_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.746    0.380/*         0.059/*         U0_RegFile/\regArr_reg[2][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.380/*         0.052/*         U0_RegFile/\regArr_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.746    0.381/*         0.059/*         U0_RegFile/\regArr_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.745    0.382/*         0.059/*         U0_RegFile/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.385/*         0.059/*         U0_RegFile/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.385/*         0.059/*         U0_RegFile/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.386/*         0.059/*         U0_RegFile/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.386/*         0.059/*         U0_RegFile/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.741    0.386/*         0.059/*         U0_RegFile/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.292    */0.413         */-0.047        U0_CLK_GATE/U0_TLATNCAX12M/E    1
@(R)->SCAN_CLK(R)	0.743    0.454/*         0.060/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.456/*         0.060/*         U1_ClkDiv/\count_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.456         */0.081         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.456         */0.081         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.457         */0.081         U0_ALU/\ALU_OUT_reg[12] /D    1
@(R)->SCAN_CLK(R)	0.743    0.458/*         0.060/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.458/*         0.060/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.459/*         0.060/*         U1_ClkDiv/\count_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.296    */0.459         */0.082         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.459         */0.082         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.296    */0.459         */0.082         U0_ALU/\ALU_OUT_reg[11] /D    1
@(R)->SCAN_CLK(R)	0.744    0.460/*         0.060/*         U1_ClkDiv/\count_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.296    */0.461         */0.082         U0_ALU/\ALU_OUT_reg[9] /D    1
@(R)->SCAN_CLK(R)	0.744    0.462/*         0.060/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.509/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.509/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.511/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.513/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.514/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.515/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.516/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.516/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.519/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.519/*         0.059/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.523/*         0.067/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.286    0.593/*         0.063/*         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.285    0.599/*         0.063/*         U1_ClkDiv/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.854    0.754/*         -0.055/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	0.763    0.840/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.841/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.844/*         0.061/*         U0_RegFile/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.740    0.844/*         0.061/*         U0_RegFile/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.844/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.847/*         0.061/*         U0_RegFile/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.848/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.852/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.853/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.853/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.854/*         0.061/*         U0_RegFile/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.854/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.854/*         0.061/*         U0_RegFile/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.855/*         0.061/*         U0_RegFile/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.855/*         0.060/*         U0_RegFile/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.855/*         0.060/*         U0_RegFile/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.855/*         0.061/*         U0_RegFile/\regArr_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.855/*         0.060/*         U0_RegFile/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.855/*         0.061/*         U0_RegFile/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.856/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.856/*         0.060/*         U0_RegFile/\regArr_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.741    0.856/*         0.061/*         U0_RegFile/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.856/*         0.060/*         U0_RegFile/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.857/*         0.060/*         U0_RegFile/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.857/*         0.060/*         U0_RegFile/\regArr_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.857/*         0.060/*         U0_RegFile/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.857/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.857/*         0.060/*         U0_RegFile/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.857/*         0.060/*         U0_RegFile/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.858/*         0.060/*         U0_RegFile/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.860/*         0.060/*         U0_RegFile/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.860/*         0.060/*         U0_RegFile/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.744    0.860/*         0.060/*         U0_RegFile/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.744    0.860/*         0.060/*         U0_RegFile/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.860/*         0.060/*         U0_RegFile/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.861/*         0.060/*         U0_RegFile/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.861/*         0.060/*         U0_RegFile/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.861/*         0.060/*         U0_RegFile/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.861/*         0.060/*         U0_RegFile/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.863/*         0.060/*         U0_RegFile/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.863/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.863/*         0.060/*         U0_RegFile/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.863/*         0.060/*         U0_RegFile/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.865/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.865/*         0.060/*         U0_RegFile/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.865/*         0.060/*         U0_RegFile/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.867/*         0.060/*         U0_RegFile/\regArr_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.867/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.868/*         0.060/*         U0_RegFile/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.868/*         0.061/*         U0_RegFile/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.743    0.869/*         0.060/*         U0_RegFile/\regArr_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.870/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.870/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.870/*         0.066/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.871/*         0.060/*         U0_RegFile/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.871/*         0.062/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.871/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.871/*         0.062/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.871/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.871/*         0.062/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.871/*         0.059/*         U0_RegFile/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.871/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.872/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.730    0.872/*         0.061/*         U0_RegFile/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.731    0.872/*         0.061/*         U0_RegFile/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	0.737    0.872/*         0.062/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.730    0.872/*         0.061/*         U0_RegFile/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.872/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.872/*         0.062/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.872/*         0.062/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.872/*         0.062/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.730    0.872/*         0.061/*         U0_RegFile/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.874/*         0.060/*         U0_RegFile/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.874/*         0.060/*         U0_RegFile/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.874/*         0.060/*         U0_RegFile/\regArr_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.874/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.874/*         0.062/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.874/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.874/*         0.060/*         U0_RegFile/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.875/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.876/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.876/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.877/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.878/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.879/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.880/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.881/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.881/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.882/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.772    0.882/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.772    0.882/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.772    0.882/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.717    0.883/*         0.062/*         U0_RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.883/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.718    0.884/*         0.061/*         U0_RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.717    0.884/*         0.061/*         U0_RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.885/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.886/*         0.062/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.770    0.887/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.887/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.887/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.888/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.888/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.889/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.889/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.889/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.889/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.744    0.890/*         0.060/*         U0_RegFile/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.744    0.890/*         0.060/*         U0_RegFile/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.890/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.890/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.890/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.890/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.890/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.745    0.891/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.891/*         0.061/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.892/*         0.060/*         U0_RegFile/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.712    0.892/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.703    0.893/*         0.070/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.894/*         0.060/*         U0_RegFile/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.894/*         0.060/*         U0_RegFile/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.741    0.894/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.741    0.894/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.894/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.895/*         0.060/*         U0_RegFile/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.895/*         0.060/*         U0_RegFile/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.895/*         0.063/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.740    0.896/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.897/*         0.059/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.898/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.898/*         0.061/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.722    0.898/*         0.060/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.723    0.898/*         0.060/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.723    0.899/*         0.060/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.723    0.899/*         0.060/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.723    0.900/*         0.060/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.723    0.900/*         0.060/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.900/*         0.060/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.901/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.901/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.901/*         0.060/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.901/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.725    0.901/*         0.060/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.901/*         0.060/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.722    0.902/*         0.060/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.902/*         0.060/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.291    0.904/*         0.056/*         U1_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.726    0.904/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.905/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.905/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.905/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.905/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.905/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.731    0.906/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.907/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.907/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.909/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.910/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.911/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.691    0.912/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.912/*         0.061/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.912/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.912/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.913/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.914/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.915/*         0.061/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.693    0.915/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.916/*         0.061/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.692    0.917/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.919/*         0.061/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.693    0.919/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.920/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.921/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.921/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.921/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.923/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.925/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.925/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	0.693    0.926/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.926/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.926/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.926/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.927/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.929/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.935/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.935/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.941/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.941/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.941/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.942/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.943/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.943/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.944/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.944/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.945/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.946/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.947/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.947/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.947/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.947/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.695    0.948/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.949/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.951/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.952/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.952/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.952/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.953/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.954/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.699    0.954/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.699    0.954/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.699    0.954/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.955/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.699    0.955/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.956/*         0.061/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.871    1.029/*         -0.073/*        U0_RegFile/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.871    1.030/*         -0.073/*        U0_RegFile/\regArr_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.868    1.031/*         -0.073/*        U0_RegFile/\regArr_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.869    1.031/*         -0.073/*        U0_RegFile/\regArr_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.874    1.032/*         -0.076/*        U0_RegFile/\regArr_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.858    1.036/*         -0.066/*        U0_RegFile/\regArr_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.862    1.039/*         -0.065/*        U0_RegFile/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.863    1.041/*         -0.065/*        U0_RegFile/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.863    1.041/*         -0.066/*        U0_RegFile/\regArr_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.851    1.049/*         -0.071/*        U0_RegFile/\regArr_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.844    1.056/*         -0.064/*        U0_RegFile/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.844    1.056/*         -0.064/*        U0_RegFile/\regArr_reg[1][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.319    1.119/*         0.059/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.317    1.136/*         0.059/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.315    1.138/*         0.059/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.312    1.141/*         0.063/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.311    1.142/*         0.063/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.736    1.149/*         0.061/*         U0_RegFile/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.156/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.157/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.157/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.157/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.731    1.157/*         0.062/*         U0_RegFile/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.158/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.158/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.763    1.158/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.158/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.158/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.769    1.158/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.159/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.159/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.159/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.159/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.758    1.162/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.755    1.166/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.740    1.167/*         0.061/*         U0_RegFile/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.739    1.168/*         0.061/*         U0_RegFile/\regArr_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.739    1.168/*         0.061/*         U0_RegFile/\regArr_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.735    1.168/*         0.061/*         U0_RegFile/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.756    1.168/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.737    1.168/*         0.061/*         U0_RegFile/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.737    1.169/*         0.061/*         U0_RegFile/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.736    1.169/*         0.061/*         U0_RegFile/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.756    1.169/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.735    1.170/*         0.061/*         U0_RegFile/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.757    1.170/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.751    1.171/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.747    1.174/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.748    1.176/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.747    1.176/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.179/*         0.062/*         U0_RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.182/*         0.062/*         U0_RegFile/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.183/*         0.062/*         U0_RegFile/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.739    1.184/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.186/*         0.062/*         U0_RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.187/*         0.062/*         U0_RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.187/*         0.062/*         U0_RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.187/*         0.062/*         U0_RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.711    1.191/*         0.070/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.710    1.191/*         0.070/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.707    1.194/*         0.070/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.199/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.449    1.267/*         -0.075/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.290    1.318/*         0.059/*         U0_ClkDiv/div_clk_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.312    1.405/*         0.062/*         U0_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.317    1.421/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.318    1.421/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.317    1.421/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.317    1.421/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.318    1.423/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.318    1.423/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.319    1.423/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.319    1.424/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.319    1.424/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.319    1.424/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-53.739  54.898/*        54.253/*        UART_TX_O    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  54.929/*        54.253/*        parity_error    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  54.931/*        54.253/*        framing_error    1
