#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x564076acdf10 .scope module, "test_tpu" "test_tpu" 2 6;
 .timescale -9 -10;
P_0x5640769ce810 .param/l "ARRAY_SIZE" 1 2 12, +C4<00000000000000000000000000001000>;
P_0x5640769ce850 .param/l "DATA_WIDTH" 1 2 8, +C4<00000000000000000000000000001000>;
P_0x5640769ce890 .param/l "OUT_DATA_WIDTH" 1 2 9, +C4<00000000000000000000000000010000>;
P_0x5640769ce8d0 .param/l "SRAM_DATA_WIDTH" 1 2 10, +C4<00000000000000000000000000100000>;
P_0x5640769ce910 .param/l "WEIGHT_NUM" 1 2 11, +C4<00000000000000000000000000011001>;
P_0x5640769ce950 .param/l "WEIGHT_WIDTH" 1 2 11, +C4<00000000000000000000000000000100>;
v0x564076b6fd20_0 .var "clk", 0 0;
v0x564076b6fde0_0 .var/i "cycle_cnt", 31 0;
v0x564076b6fec0 .array "golden1", 7 0, 127 0;
v0x564076b6ff60 .array "golden2", 7 0, 127 0;
v0x564076b70020 .array "golden3", 7 0, 127 0;
v0x564076b70130_0 .var/i "i", 31 0;
v0x564076b70210_0 .var/i "j", 31 0;
v0x564076b702f0 .array "mat1", 23 0, 63 0;
v0x564076b703b0 .array "mat2", 23 0, 63 0;
o0x7f2823af8578 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564076b70500_0 .net "sram_bytemask_a", 3 0, o0x7f2823af8578;  0 drivers
o0x7f2823af8d28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564076b705c0_0 .net "sram_bytemask_b", 3 0, o0x7f2823af8d28;  0 drivers
v0x564076b706d0_0 .net "sram_raddr_a0", 9 0, v0x564076b5c740_0;  1 drivers
v0x564076b70790_0 .net "sram_raddr_a1", 9 0, v0x564076b5c900_0;  1 drivers
v0x564076b70850_0 .net "sram_raddr_b0", 9 0, v0x564076b5c3c0_0;  1 drivers
v0x564076b70910_0 .net "sram_raddr_b1", 9 0, v0x564076b5c580_0;  1 drivers
o0x7f2823af9448 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x564076b709d0_0 .net "sram_raddr_c0", 5 0, o0x7f2823af9448;  0 drivers
o0x7f2823af96e8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x564076b70a90_0 .net "sram_raddr_c1", 5 0, o0x7f2823af96e8;  0 drivers
o0x7f2823af9988 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x564076b70c40_0 .net "sram_raddr_c2", 5 0, o0x7f2823af9988;  0 drivers
v0x564076b70ce0_0 .net "sram_rdata_a0", 31 0, v0x564076b67660_0;  1 drivers
v0x564076b70d80_0 .net "sram_rdata_a1", 31 0, v0x564076b68d90_0;  1 drivers
v0x564076b70e40_0 .net "sram_rdata_b0", 31 0, v0x564076b6a500_0;  1 drivers
v0x564076b70f00_0 .net "sram_rdata_b1", 31 0, v0x564076b6bd40_0;  1 drivers
v0x564076b70fc0_0 .net "sram_rdata_c0", 127 0, v0x564076b6cf60_0;  1 drivers
v0x564076b71080_0 .net "sram_rdata_c1", 127 0, v0x564076b6e3e0_0;  1 drivers
v0x564076b71120_0 .net "sram_rdata_c2", 127 0, v0x564076b6f860_0;  1 drivers
v0x564076b711c0_0 .net "sram_waddr_c0", 5 0, v0x564076b63480_0;  1 drivers
v0x564076b71260_0 .net "sram_waddr_c1", 5 0, v0x564076b63620_0;  1 drivers
v0x564076b71320_0 .net "sram_waddr_c2", 5 0, v0x564076b637e0_0;  1 drivers
v0x564076b713e0_0 .net "sram_wdata_c0", 127 0, v0x564076b639a0_0;  1 drivers
v0x564076b714a0_0 .net "sram_wdata_c1", 127 0, v0x564076b63b60_0;  1 drivers
v0x564076b71560_0 .net "sram_wdata_c2", 127 0, v0x564076b63d20_0;  1 drivers
o0x7f2823af8638 .functor BUFZ 1, C4<z>; HiZ drive
v0x564076b71620_0 .net "sram_write_enable_a0", 0 0, o0x7f2823af8638;  0 drivers
o0x7f2823af89f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564076b716c0_0 .net "sram_write_enable_a1", 0 0, o0x7f2823af89f8;  0 drivers
o0x7f2823af8de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564076b71970_0 .net "sram_write_enable_b0", 0 0, o0x7f2823af8de8;  0 drivers
o0x7f2823af91a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564076b71a10_0 .net "sram_write_enable_b1", 0 0, o0x7f2823af91a8;  0 drivers
v0x564076b71ab0_0 .net "sram_write_enable_c0", 0 0, v0x564076b64090_0;  1 drivers
v0x564076b71b50_0 .net "sram_write_enable_c1", 0 0, v0x564076b641f0_0;  1 drivers
v0x564076b71bf0_0 .net "sram_write_enable_c2", 0 0, v0x564076b64370_0;  1 drivers
v0x564076b71c90_0 .var "srstn", 0 0;
v0x564076b71d30 .array "tmp_c_mat1", 7 0, 191 0;
v0x564076b71dd0 .array "tmp_c_mat2", 7 0, 191 0;
v0x564076b71e70 .array "tmp_mat1", 7 0, 215 0;
v0x564076b71f10 .array "tmp_mat2", 7 0, 215 0;
v0x564076b71fb0_0 .net "tpu_finish", 0 0, v0x564076b62770_0;  1 drivers
v0x564076b72050_0 .var "tpu_start", 0 0;
v0x564076b72140 .array "trans_golden1", 14 0, 127 0;
v0x564076b72200 .array "trans_golden2", 14 0, 127 0;
v0x564076b722c0 .array "trans_golden3", 14 0, 127 0;
E_0x564076a921a0 .event negedge, v0x564076b5c300_0;
S_0x5640769ce9f0 .scope task, "data2sram" "data2sram" 2 321, 2 321 0, S_0x564076acdf10;
 .timescale -9 -10;
TD_test_tpu.data2sram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 192;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71d30, 4, 0;
    %pushi/vec4 0, 0, 192;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71dd0, 4, 0;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71e70, 4, 0;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71f10, 4, 0;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70210_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x564076b70210_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x564076b70130_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %load/vec4 v0x564076b70210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b702f0, 4;
    %ix/getv/s 4, v0x564076b70210_0;
    %load/vec4a v0x564076b71d30, 4;
    %parti/s 128, 64, 8;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x564076b70210_0;
    %store/vec4a v0x564076b71d30, 4, 0;
    %load/vec4 v0x564076b70130_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %load/vec4 v0x564076b70210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b703b0, 4;
    %ix/getv/s 4, v0x564076b70210_0;
    %load/vec4a v0x564076b71dd0, 4;
    %parti/s 128, 64, 8;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x564076b70210_0;
    %store/vec4a v0x564076b71dd0, 4, 0;
    %load/vec4 v0x564076b70210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70210_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x564076b70130_0;
    %pad/s 64;
    %muli 8, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b702f0, 4;
    %vpi_call 2 336 "$write", "%b\012%b\012", &A<v0x564076b71d30, 0>, S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 338 "$write", "\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v0x564076b70130_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71e70, 4, 0;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71f10, 4, 0;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b71d30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71e70, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b71dd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71f10, 4, 0;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b71d30, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71e70, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b71dd0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71f10, 4, 0;
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b71d30, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71e70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b71dd0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71f10, 4, 0;
    %jmp T_0.13;
T_0.11 ;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b71d30, 4;
    %concati/vec4 0, 0, 24;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71e70, 4, 0;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b71dd0, 4;
    %concati/vec4 0, 0, 24;
    %ix/getv/s 4, v0x564076b70130_0;
    %store/vec4a v0x564076b71f10, 4, 0;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %vpi_call 2 363 "$write", "%b\012", &A<v0x564076b71e70, 0> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.15, 5;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v0x564076b70130_0;
    %store/vec4 v0x564076b669b0_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71e70, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71e70, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71e70, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71e70, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564076b668b0_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_a0.char2sram, S_0x564076b666b0;
    %join;
    %load/vec4 v0x564076b70130_0;
    %store/vec4 v0x564076b68120_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71e70, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71e70, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71e70, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71e70, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564076b68020_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_a1.char2sram, S_0x564076b67e20;
    %join;
    %load/vec4 v0x564076b70130_0;
    %store/vec4 v0x564076b69850_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71f10, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71f10, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71f10, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71f10, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564076b69750_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_b0.char2sram, S_0x564076b69550;
    %join;
    %load/vec4 v0x564076b70130_0;
    %store/vec4 v0x564076b6afc0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71f10, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71f10, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71f10, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564076b71f10, 4;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564076b6aec0_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_b1.char2sram, S_0x564076b6acc0;
    %join;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x564076b70130_0;
    %store/vec4 v0x564076b669b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b668b0_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_a0.char2sram, S_0x564076b666b0;
    %join;
    %load/vec4 v0x564076b70130_0;
    %store/vec4 v0x564076b68120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b68020_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_a1.char2sram, S_0x564076b67e20;
    %join;
    %load/vec4 v0x564076b70130_0;
    %store/vec4 v0x564076b69850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b69750_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_b0.char2sram, S_0x564076b69550;
    %join;
    %load/vec4 v0x564076b70130_0;
    %store/vec4 v0x564076b6afc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b6aec0_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_b1.char2sram, S_0x564076b6acc0;
    %join;
T_0.17 ;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %vpi_call 2 382 "$write", "SRAM a0!!!!\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_0.18 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_0.19, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b67440, 4;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b67440, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b67440, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b67440, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 384 "$write", "SRAM at address %d is \012%d %d %d %d", &PV<v0x564076b70130_0, 0, 8>, S<3,vec4,s8>, S<2,vec4,s8>, S<1,vec4,s8>, S<0,vec4,s8> {4 0 0};
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b68b90, 4;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b68b90, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b68b90, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b68b90, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 385 "$write", " %d %d %d %d  \012", S<3,vec4,s8>, S<2,vec4,s8>, S<1,vec4,s8>, S<0,vec4,s8> {4 0 0};
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_0.18;
T_0.19 ;
    %vpi_call 2 387 "$write", "SRAM b0!!!!\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_0.20 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_0.21, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 389 "$write", "SRAM at address %d is \012%d %d %d %d", &PV<v0x564076b70130_0, 0, 8>, S<3,vec4,s8>, S<2,vec4,s8>, S<1,vec4,s8>, S<0,vec4,s8> {4 0 0};
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6bb40, 4;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6bb40, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6bb40, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6bb40, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 390 "$write", " %d %d %d %d  \012", S<3,vec4,s8>, S<2,vec4,s8>, S<1,vec4,s8>, S<0,vec4,s8> {4 0 0};
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_0.20;
T_0.21 ;
    %end;
S_0x5640769cf230 .scope task, "display_data" "display_data" 2 397, 2 397 0, S_0x564076acdf10;
 .timescale -9 -10;
v0x564076b12380_0 .var/i "this_i", 31 0;
v0x564076b16b50_0 .var/i "this_j", 31 0;
v0x564076b1cc40_0 .var/i "this_k", 31 0;
TD_test_tpu.display_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b1cc40_0, 0, 32;
T_1.22 ;
    %load/vec4 v0x564076b1cc40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_1.23, 5;
    %vpi_call 2 401 "$write", "------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b12380_0, 0, 32;
T_1.24 ;
    %load/vec4 v0x564076b12380_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.25, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b16b50_0, 0, 32;
T_1.26 ;
    %load/vec4 v0x564076b16b50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.27, 5;
    %ix/getv/s 4, v0x564076b12380_0;
    %load/vec4a v0x564076b702f0, 4;
    %load/vec4 v0x564076b16b50_0;
    %part/s 1;
    %vpi_call 2 404 "$write", "%d", S<0,vec4,u1> {1 0 0};
    %vpi_call 2 405 "$write", " " {0 0 0};
    %load/vec4 v0x564076b16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b16b50_0, 0, 32;
    %jmp T_1.26;
T_1.27 ;
    %vpi_call 2 407 "$write", "\012" {0 0 0};
    %load/vec4 v0x564076b12380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b12380_0, 0, 32;
    %jmp T_1.24;
T_1.25 ;
    %vpi_call 2 409 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b12380_0, 0, 32;
T_1.28 ;
    %load/vec4 v0x564076b12380_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.29, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b16b50_0, 0, 32;
T_1.30 ;
    %load/vec4 v0x564076b16b50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.31, 5;
    %ix/getv/s 4, v0x564076b12380_0;
    %load/vec4a v0x564076b703b0, 4;
    %load/vec4 v0x564076b16b50_0;
    %part/s 1;
    %vpi_call 2 412 "$write", "%d", S<0,vec4,u1> {1 0 0};
    %vpi_call 2 413 "$write", " " {0 0 0};
    %load/vec4 v0x564076b16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b16b50_0, 0, 32;
    %jmp T_1.30;
T_1.31 ;
    %vpi_call 2 415 "$write", "\012" {0 0 0};
    %load/vec4 v0x564076b12380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b12380_0, 0, 32;
    %jmp T_1.28;
T_1.29 ;
    %vpi_call 2 417 "$write", "------------------------\012" {0 0 0};
    %vpi_call 2 418 "$write", "\012" {0 0 0};
    %load/vec4 v0x564076b1cc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b1cc40_0, 0, 32;
    %jmp T_1.22;
T_1.23 ;
    %end;
S_0x564076b59230 .scope task, "golden_transform" "golden_transform" 2 423, 2 423 0, S_0x564076acdf10;
 .timescale -9 -10;
v0x564076b0afa0_0 .var/i "this_i", 31 0;
v0x564076aea9e0_0 .var/i "this_j", 31 0;
v0x564076af2440_0 .var/i "this_k", 31 0;
TD_test_tpu.golden_transform ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076af2440_0, 0, 32;
T_2.32 ;
    %load/vec4 v0x564076af2440_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.33, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x564076af2440_0;
    %store/vec4a v0x564076b72140, 4, 0;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x564076af2440_0;
    %store/vec4a v0x564076b72200, 4, 0;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x564076af2440_0;
    %store/vec4a v0x564076b722c0, 4, 0;
    %load/vec4 v0x564076af2440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076af2440_0, 0, 32;
    %jmp T_2.32;
T_2.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076af2440_0, 0, 32;
T_2.34 ;
    %load/vec4 v0x564076af2440_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.35, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b0afa0_0, 0, 32;
T_2.36 ;
    %load/vec4 v0x564076b0afa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.37, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076aea9e0_0, 0, 32;
T_2.38 ;
    %load/vec4 v0x564076aea9e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.39, 5;
    %load/vec4 v0x564076b0afa0_0;
    %load/vec4 v0x564076aea9e0_0;
    %add;
    %load/vec4 v0x564076af2440_0;
    %cmp/e;
    %jmp/0xz  T_2.40, 4;
    %ix/getv/s 4, v0x564076b0afa0_0;
    %load/vec4a v0x564076b6fec0, 4;
    %load/vec4 v0x564076aea9e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x564076af2440_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x564076af2440_0;
    %store/vec4a v0x564076b72140, 4, 0;
    %ix/getv/s 4, v0x564076b0afa0_0;
    %load/vec4a v0x564076b6ff60, 4;
    %load/vec4 v0x564076aea9e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x564076af2440_0;
    %load/vec4a v0x564076b72200, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x564076af2440_0;
    %store/vec4a v0x564076b72200, 4, 0;
    %ix/getv/s 4, v0x564076b0afa0_0;
    %load/vec4a v0x564076b70020, 4;
    %load/vec4 v0x564076aea9e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x564076af2440_0;
    %load/vec4a v0x564076b722c0, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x564076af2440_0;
    %store/vec4a v0x564076b722c0, 4, 0;
T_2.40 ;
    %load/vec4 v0x564076aea9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076aea9e0_0, 0, 32;
    %jmp T_2.38;
T_2.39 ;
    %load/vec4 v0x564076b0afa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b0afa0_0, 0, 32;
    %jmp T_2.36;
T_2.37 ;
    %load/vec4 v0x564076af2440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076af2440_0, 0, 32;
    %jmp T_2.34;
T_2.35 ;
    %vpi_call 2 442 "$write", "Here shows the trans_golden1!!!\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076af2440_0, 0, 32;
T_2.42 ;
    %load/vec4 v0x564076af2440_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.43, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x564076b0afa0_0, 0, 32;
T_2.44 ;
    %load/vec4 v0x564076b0afa0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.45, 5;
    %ix/getv/s 4, v0x564076af2440_0;
    %load/vec4a v0x564076b72140, 4;
    %load/vec4 v0x564076b0afa0_0;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 445 "$write", "%d ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x564076b0afa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x564076b0afa0_0, 0, 32;
    %jmp T_2.44;
T_2.45 ;
    %vpi_call 2 447 "$write", "\012\012" {0 0 0};
    %load/vec4 v0x564076af2440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076af2440_0, 0, 32;
    %jmp T_2.42;
T_2.43 ;
    %end;
S_0x564076b594b0 .scope module, "my_tpu_top" "tpu_top" 2 86, 3 1 0, S_0x564076acdf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "tpu_start";
    .port_info 3 /INPUT 32 "sram_rdata_w0";
    .port_info 4 /INPUT 32 "sram_rdata_w1";
    .port_info 5 /INPUT 32 "sram_rdata_d0";
    .port_info 6 /INPUT 32 "sram_rdata_d1";
    .port_info 7 /OUTPUT 10 "sram_raddr_w0";
    .port_info 8 /OUTPUT 10 "sram_raddr_w1";
    .port_info 9 /OUTPUT 10 "sram_raddr_d0";
    .port_info 10 /OUTPUT 10 "sram_raddr_d1";
    .port_info 11 /OUTPUT 1 "sram_write_enable_a0";
    .port_info 12 /OUTPUT 128 "sram_wdata_a";
    .port_info 13 /OUTPUT 6 "sram_waddr_a";
    .port_info 14 /OUTPUT 1 "sram_write_enable_b0";
    .port_info 15 /OUTPUT 128 "sram_wdata_b";
    .port_info 16 /OUTPUT 6 "sram_waddr_b";
    .port_info 17 /OUTPUT 1 "sram_write_enable_c0";
    .port_info 18 /OUTPUT 128 "sram_wdata_c";
    .port_info 19 /OUTPUT 6 "sram_waddr_c";
    .port_info 20 /OUTPUT 1 "tpu_done";
P_0x564076b59690 .param/l "ARRAY_SIZE" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x564076b596d0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x564076b59710 .param/l "ORI_WIDTH" 1 3 41, +C4<0000000000000000000000000000010101>;
P_0x564076b59750 .param/l "OUTPUT_DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x564076b59790 .param/l "SRAM_DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
v0x564076b64770_0 .net "addr_serial_num", 6 0, v0x564076b61bb0_0;  1 drivers
v0x564076b648a0_0 .net "alu_start", 0 0, v0x564076b61d80_0;  1 drivers
v0x564076b649b0_0 .net "clk", 0 0, v0x564076b6fd20_0;  1 drivers
v0x564076b64a50_0 .net "cycle_num", 8 0, v0x564076b61f70_0;  1 drivers
v0x564076b64af0_0 .net "data_set", 1 0, v0x564076b62100_0;  1 drivers
v0x564076b64c30_0 .var/i "i", 31 0;
v0x564076b64d10_0 .net "matrix_index", 5 0, v0x564076b622c0_0;  1 drivers
v0x564076b64dd0_0 .net/s "ori_data", 167 0, v0x564076b60180_0;  1 drivers
v0x564076b64ee0_0 .net/s "quantized_data", 127 0, v0x564076b5d390_0;  1 drivers
v0x564076b64fa0_0 .net "sram_raddr_d0", 9 0, v0x564076b5c3c0_0;  alias, 1 drivers
v0x564076b65060_0 .net "sram_raddr_d1", 9 0, v0x564076b5c580_0;  alias, 1 drivers
v0x564076b65100_0 .net "sram_raddr_w0", 9 0, v0x564076b5c740_0;  alias, 1 drivers
v0x564076b651a0_0 .net "sram_raddr_w1", 9 0, v0x564076b5c900_0;  alias, 1 drivers
v0x564076b65240_0 .net "sram_rdata_d0", 31 0, v0x564076b6a500_0;  alias, 1 drivers
v0x564076b652e0_0 .net "sram_rdata_d1", 31 0, v0x564076b6bd40_0;  alias, 1 drivers
v0x564076b65380_0 .net "sram_rdata_w0", 31 0, v0x564076b67660_0;  alias, 1 drivers
v0x564076b65420_0 .net "sram_rdata_w1", 31 0, v0x564076b68d90_0;  alias, 1 drivers
v0x564076b65600_0 .net "sram_waddr_a", 5 0, v0x564076b63480_0;  alias, 1 drivers
v0x564076b656d0_0 .net "sram_waddr_b", 5 0, v0x564076b63620_0;  alias, 1 drivers
v0x564076b657a0_0 .net "sram_waddr_c", 5 0, v0x564076b637e0_0;  alias, 1 drivers
v0x564076b65870_0 .net "sram_wdata_a", 127 0, v0x564076b639a0_0;  alias, 1 drivers
v0x564076b65940_0 .net "sram_wdata_b", 127 0, v0x564076b63b60_0;  alias, 1 drivers
v0x564076b65a10_0 .net "sram_wdata_c", 127 0, v0x564076b63d20_0;  alias, 1 drivers
v0x564076b65ae0_0 .net "sram_write_enable", 0 0, v0x564076b62440_0;  1 drivers
v0x564076b65bd0_0 .net "sram_write_enable_a0", 0 0, v0x564076b64090_0;  alias, 1 drivers
v0x564076b65c70_0 .net "sram_write_enable_b0", 0 0, v0x564076b641f0_0;  alias, 1 drivers
v0x564076b65d40_0 .net "sram_write_enable_c0", 0 0, v0x564076b64370_0;  alias, 1 drivers
v0x564076b65e10_0 .net "srstn", 0 0, v0x564076b71c90_0;  1 drivers
v0x564076b65eb0_0 .net "tpu_done", 0 0, v0x564076b62770_0;  alias, 1 drivers
v0x564076b65f80_0 .net "tpu_start", 0 0, v0x564076b72050_0;  1 drivers
S_0x564076b59ba0 .scope module, "addr_sel" "addr_sel" 3 65, 4 4 0, S_0x564076b594b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr_serial_num";
    .port_info 2 /OUTPUT 10 "sram_raddr_w0";
    .port_info 3 /OUTPUT 10 "sram_raddr_w1";
    .port_info 4 /OUTPUT 10 "sram_raddr_d0";
    .port_info 5 /OUTPUT 10 "sram_raddr_d1";
L_0x564076b1c930 .functor AND 1, L_0x564076b82a70, L_0x564076b82ce0, C4<1>, C4<1>;
L_0x564076b833c0 .functor AND 1, L_0x564076b83b50, L_0x564076b83e20, C4<1>, C4<1>;
v0x564076b59de0_0 .net *"_ivl_0", 31 0, L_0x564076b72380;  1 drivers
v0x564076b59ee0_0 .net *"_ivl_10", 9 0, L_0x564076b825e0;  1 drivers
L_0x7f2823aab0f0 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x564076b59fc0_0 .net/2u *"_ivl_12", 9 0, L_0x7f2823aab0f0;  1 drivers
v0x564076b5a0b0_0 .net *"_ivl_16", 31 0, L_0x564076b82930;  1 drivers
L_0x7f2823aab138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564076b5a190_0 .net *"_ivl_19", 24 0, L_0x7f2823aab138;  1 drivers
L_0x7f2823aab180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564076b5a2c0_0 .net/2u *"_ivl_20", 31 0, L_0x7f2823aab180;  1 drivers
v0x564076b5a3a0_0 .net *"_ivl_22", 0 0, L_0x564076b82a70;  1 drivers
v0x564076b5a460_0 .net *"_ivl_24", 31 0, L_0x564076b82bf0;  1 drivers
L_0x7f2823aab1c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564076b5a540_0 .net *"_ivl_27", 24 0, L_0x7f2823aab1c8;  1 drivers
L_0x7f2823aab210 .functor BUFT 1, C4<00000000000000000000000001100110>, C4<0>, C4<0>, C4<0>;
v0x564076b5a620_0 .net/2u *"_ivl_28", 31 0, L_0x7f2823aab210;  1 drivers
L_0x7f2823aab018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564076b5a700_0 .net *"_ivl_3", 24 0, L_0x7f2823aab018;  1 drivers
v0x564076b5a7e0_0 .net *"_ivl_30", 0 0, L_0x564076b82ce0;  1 drivers
v0x564076b5a8a0_0 .net *"_ivl_33", 0 0, L_0x564076b1c930;  1 drivers
L_0x7f2823aab258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564076b5a960_0 .net/2u *"_ivl_34", 2 0, L_0x7f2823aab258;  1 drivers
L_0x7f2823aab2a0 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x564076b5aa40_0 .net/2u *"_ivl_36", 6 0, L_0x7f2823aab2a0;  1 drivers
v0x564076b5ab20_0 .net *"_ivl_38", 6 0, L_0x564076b82fa0;  1 drivers
L_0x7f2823aab060 .functor BUFT 1, C4<00000000000000000000000001100010>, C4<0>, C4<0>, C4<0>;
v0x564076b5ac00_0 .net/2u *"_ivl_4", 31 0, L_0x7f2823aab060;  1 drivers
v0x564076b5ace0_0 .net *"_ivl_40", 9 0, L_0x564076b83040;  1 drivers
L_0x7f2823aab2e8 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x564076b5adc0_0 .net/2u *"_ivl_42", 9 0, L_0x7f2823aab2e8;  1 drivers
v0x564076b5aea0_0 .net *"_ivl_46", 31 0, L_0x564076b83320;  1 drivers
L_0x7f2823aab330 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564076b5af80_0 .net *"_ivl_49", 24 0, L_0x7f2823aab330;  1 drivers
L_0x7f2823aab378 .functor BUFT 1, C4<00000000000000000000000001100010>, C4<0>, C4<0>, C4<0>;
v0x564076b5b060_0 .net/2u *"_ivl_50", 31 0, L_0x7f2823aab378;  1 drivers
v0x564076b5b140_0 .net *"_ivl_52", 0 0, L_0x564076b83480;  1 drivers
L_0x7f2823aab3c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564076b5b200_0 .net/2u *"_ivl_54", 2 0, L_0x7f2823aab3c0;  1 drivers
v0x564076b5b2e0_0 .net *"_ivl_56", 9 0, L_0x564076b835c0;  1 drivers
L_0x7f2823aab408 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x564076b5b3c0_0 .net/2u *"_ivl_58", 9 0, L_0x7f2823aab408;  1 drivers
v0x564076b5b4a0_0 .net *"_ivl_6", 0 0, L_0x564076b824a0;  1 drivers
v0x564076b5b560_0 .net *"_ivl_62", 31 0, L_0x564076b838c0;  1 drivers
L_0x7f2823aab450 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564076b5b640_0 .net *"_ivl_65", 24 0, L_0x7f2823aab450;  1 drivers
L_0x7f2823aab498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564076b5b720_0 .net/2u *"_ivl_66", 31 0, L_0x7f2823aab498;  1 drivers
v0x564076b5b800_0 .net *"_ivl_68", 0 0, L_0x564076b83b50;  1 drivers
v0x564076b5b8c0_0 .net *"_ivl_70", 31 0, L_0x564076b83c90;  1 drivers
L_0x7f2823aab4e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564076b5b9a0_0 .net *"_ivl_73", 24 0, L_0x7f2823aab4e0;  1 drivers
L_0x7f2823aab528 .functor BUFT 1, C4<00000000000000000000000001100110>, C4<0>, C4<0>, C4<0>;
v0x564076b5ba80_0 .net/2u *"_ivl_74", 31 0, L_0x7f2823aab528;  1 drivers
v0x564076b5bb60_0 .net *"_ivl_76", 0 0, L_0x564076b83e20;  1 drivers
v0x564076b5bc20_0 .net *"_ivl_79", 0 0, L_0x564076b833c0;  1 drivers
L_0x7f2823aab0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564076b5bce0_0 .net/2u *"_ivl_8", 2 0, L_0x7f2823aab0a8;  1 drivers
L_0x7f2823aab570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564076b5bdc0_0 .net/2u *"_ivl_80", 2 0, L_0x7f2823aab570;  1 drivers
L_0x7f2823aab5b8 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x564076b5bea0_0 .net/2u *"_ivl_82", 6 0, L_0x7f2823aab5b8;  1 drivers
v0x564076b5bf80_0 .net *"_ivl_84", 6 0, L_0x564076b84030;  1 drivers
v0x564076b5c060_0 .net *"_ivl_86", 9 0, L_0x564076b83d30;  1 drivers
L_0x7f2823aab600 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x564076b5c140_0 .net/2u *"_ivl_88", 9 0, L_0x7f2823aab600;  1 drivers
v0x564076b5c220_0 .net "addr_serial_num", 6 0, v0x564076b61bb0_0;  alias, 1 drivers
v0x564076b5c300_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
v0x564076b5c3c0_0 .var "sram_raddr_d0", 9 0;
v0x564076b5c4a0_0 .net "sram_raddr_d0_nx", 9 0, L_0x564076b83730;  1 drivers
v0x564076b5c580_0 .var "sram_raddr_d1", 9 0;
v0x564076b5c660_0 .net "sram_raddr_d1_nx", 9 0, L_0x564076b84270;  1 drivers
v0x564076b5c740_0 .var "sram_raddr_w0", 9 0;
v0x564076b5c820_0 .net "sram_raddr_w0_nx", 9 0, L_0x564076b82740;  1 drivers
v0x564076b5c900_0 .var "sram_raddr_w1", 9 0;
v0x564076b5c9e0_0 .net "sram_raddr_w1_nx", 9 0, L_0x564076b831e0;  1 drivers
E_0x564076b429d0 .event posedge, v0x564076b5c300_0;
L_0x564076b72380 .concat [ 7 25 0 0], v0x564076b61bb0_0, L_0x7f2823aab018;
L_0x564076b824a0 .cmp/ge 32, L_0x7f2823aab060, L_0x564076b72380;
L_0x564076b825e0 .concat [ 7 3 0 0], v0x564076b61bb0_0, L_0x7f2823aab0a8;
L_0x564076b82740 .functor MUXZ 10, L_0x7f2823aab0f0, L_0x564076b825e0, L_0x564076b824a0, C4<>;
L_0x564076b82930 .concat [ 7 25 0 0], v0x564076b61bb0_0, L_0x7f2823aab138;
L_0x564076b82a70 .cmp/ge 32, L_0x564076b82930, L_0x7f2823aab180;
L_0x564076b82bf0 .concat [ 7 25 0 0], v0x564076b61bb0_0, L_0x7f2823aab1c8;
L_0x564076b82ce0 .cmp/ge 32, L_0x7f2823aab210, L_0x564076b82bf0;
L_0x564076b82fa0 .arith/sub 7, v0x564076b61bb0_0, L_0x7f2823aab2a0;
L_0x564076b83040 .concat [ 7 3 0 0], L_0x564076b82fa0, L_0x7f2823aab258;
L_0x564076b831e0 .functor MUXZ 10, L_0x7f2823aab2e8, L_0x564076b83040, L_0x564076b1c930, C4<>;
L_0x564076b83320 .concat [ 7 25 0 0], v0x564076b61bb0_0, L_0x7f2823aab330;
L_0x564076b83480 .cmp/ge 32, L_0x7f2823aab378, L_0x564076b83320;
L_0x564076b835c0 .concat [ 7 3 0 0], v0x564076b61bb0_0, L_0x7f2823aab3c0;
L_0x564076b83730 .functor MUXZ 10, L_0x7f2823aab408, L_0x564076b835c0, L_0x564076b83480, C4<>;
L_0x564076b838c0 .concat [ 7 25 0 0], v0x564076b61bb0_0, L_0x7f2823aab450;
L_0x564076b83b50 .cmp/ge 32, L_0x564076b838c0, L_0x7f2823aab498;
L_0x564076b83c90 .concat [ 7 25 0 0], v0x564076b61bb0_0, L_0x7f2823aab4e0;
L_0x564076b83e20 .cmp/ge 32, L_0x7f2823aab528, L_0x564076b83c90;
L_0x564076b84030 .arith/sub 7, v0x564076b61bb0_0, L_0x7f2823aab5b8;
L_0x564076b83d30 .concat [ 7 3 0 0], L_0x564076b84030, L_0x7f2823aab570;
L_0x564076b84270 .functor MUXZ 10, L_0x7f2823aab600, L_0x564076b83d30, L_0x564076b833c0, C4<>;
S_0x564076b5cb80 .scope module, "quantize" "quantize" 3 85, 5 3 0, S_0x564076b594b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 168 "ori_data";
    .port_info 1 /OUTPUT 128 "quantized_data";
P_0x56407699ec40 .param/l "ARRAY_SIZE" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x56407699ec80 .param/l "DATA_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x56407699ecc0 .param/l "ORI_WIDTH" 1 5 15, +C4<0000000000000000000000000000010101>;
P_0x56407699ed00 .param/l "OUTPUT_DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x56407699ed40 .param/l "SRAM_DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x56407699ed80 .param/l "max_val" 1 5 14, +C4<00000000000000000111111111111111>;
P_0x56407699edc0 .param/l "min_val" 1 5 14, +C4<11111111111111111000000000000000>;
v0x564076b5d0c0_0 .var/i "i", 31 0;
v0x564076b5d1c0_0 .net/s "ori_data", 167 0, v0x564076b60180_0;  alias, 1 drivers
v0x564076b5d2a0_0 .var/s "ori_shifted_data", 20 0;
v0x564076b5d390_0 .var/s "quantized_data", 127 0;
E_0x564076b42a60 .event edge, v0x564076b5d1c0_0, v0x564076b5d2a0_0;
S_0x564076b5d4d0 .scope module, "systolic" "systolic" 3 99, 6 4 0, S_0x564076b594b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "alu_start";
    .port_info 3 /INPUT 9 "cycle_num";
    .port_info 4 /INPUT 32 "sram_rdata_w0";
    .port_info 5 /INPUT 32 "sram_rdata_w1";
    .port_info 6 /INPUT 32 "sram_rdata_d0";
    .port_info 7 /INPUT 32 "sram_rdata_d1";
    .port_info 8 /INPUT 6 "matrix_index";
    .port_info 9 /OUTPUT 168 "mul_outcome";
P_0x564076b5d6e0 .param/l "ARRAY_SIZE" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x564076b5d720 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000001000>;
P_0x564076b5d760 .param/l "FIRST_OUT" 1 6 26, +C4<000000000000000000000000000001001>;
P_0x564076b5d7a0 .param/l "OUTCOME_WIDTH" 1 6 28, +C4<0000000000000000000000000000010101>;
P_0x564076b5d7e0 .param/l "PARALLEL_START" 1 6 27, +C4<0000000000000000000000000000010001>;
P_0x564076b5d820 .param/l "SRAM_DATA_WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
v0x564076b5e4f0_0 .net "alu_start", 0 0, v0x564076b61d80_0;  alias, 1 drivers
v0x564076b5e5b0_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
v0x564076b5e6a0_0 .net "cycle_num", 8 0, v0x564076b61f70_0;  alias, 1 drivers
v0x564076b5e770 .array/s "data_queue", 63 0, 7 0;
v0x564076b5f220_0 .var/i "i", 31 0;
v0x564076b5f350_0 .var/i "j", 31 0;
v0x564076b5f430_0 .var "lower_bound", 5 0;
v0x564076b5f510_0 .net "matrix_index", 5 0, v0x564076b622c0_0;  alias, 1 drivers
v0x564076b5f5f0 .array/s "matrix_mul_2D", 63 0, 20 0;
v0x564076b600c0 .array/s "matrix_mul_2D_nx", 63 0, 20 0;
v0x564076b60180_0 .var/s "mul_outcome", 167 0;
v0x564076b60240_0 .var/s "mul_result", 15 0;
v0x564076b60300_0 .net "sram_rdata_d0", 31 0, v0x564076b6a500_0;  alias, 1 drivers
v0x564076b603e0_0 .net "sram_rdata_d1", 31 0, v0x564076b6bd40_0;  alias, 1 drivers
v0x564076b604c0_0 .net "sram_rdata_w0", 31 0, v0x564076b67660_0;  alias, 1 drivers
v0x564076b605a0_0 .net "sram_rdata_w1", 31 0, v0x564076b68d90_0;  alias, 1 drivers
v0x564076b60680_0 .net "srstn", 0 0, v0x564076b71c90_0;  alias, 1 drivers
v0x564076b60740_0 .var "upper_bound", 5 0;
v0x564076b60820 .array/s "weight_queue", 63 0, 7 0;
v0x564076b5f5f0_0 .array/port v0x564076b5f5f0, 0;
v0x564076b5f5f0_1 .array/port v0x564076b5f5f0, 1;
E_0x564076b42900/0 .event edge, v0x564076b5f510_0, v0x564076b60740_0, v0x564076b5f5f0_0, v0x564076b5f5f0_1;
v0x564076b5f5f0_2 .array/port v0x564076b5f5f0, 2;
v0x564076b5f5f0_3 .array/port v0x564076b5f5f0, 3;
v0x564076b5f5f0_4 .array/port v0x564076b5f5f0, 4;
v0x564076b5f5f0_5 .array/port v0x564076b5f5f0, 5;
E_0x564076b42900/1 .event edge, v0x564076b5f5f0_2, v0x564076b5f5f0_3, v0x564076b5f5f0_4, v0x564076b5f5f0_5;
v0x564076b5f5f0_6 .array/port v0x564076b5f5f0, 6;
v0x564076b5f5f0_7 .array/port v0x564076b5f5f0, 7;
v0x564076b5f5f0_8 .array/port v0x564076b5f5f0, 8;
v0x564076b5f5f0_9 .array/port v0x564076b5f5f0, 9;
E_0x564076b42900/2 .event edge, v0x564076b5f5f0_6, v0x564076b5f5f0_7, v0x564076b5f5f0_8, v0x564076b5f5f0_9;
v0x564076b5f5f0_10 .array/port v0x564076b5f5f0, 10;
v0x564076b5f5f0_11 .array/port v0x564076b5f5f0, 11;
v0x564076b5f5f0_12 .array/port v0x564076b5f5f0, 12;
v0x564076b5f5f0_13 .array/port v0x564076b5f5f0, 13;
E_0x564076b42900/3 .event edge, v0x564076b5f5f0_10, v0x564076b5f5f0_11, v0x564076b5f5f0_12, v0x564076b5f5f0_13;
v0x564076b5f5f0_14 .array/port v0x564076b5f5f0, 14;
v0x564076b5f5f0_15 .array/port v0x564076b5f5f0, 15;
v0x564076b5f5f0_16 .array/port v0x564076b5f5f0, 16;
v0x564076b5f5f0_17 .array/port v0x564076b5f5f0, 17;
E_0x564076b42900/4 .event edge, v0x564076b5f5f0_14, v0x564076b5f5f0_15, v0x564076b5f5f0_16, v0x564076b5f5f0_17;
v0x564076b5f5f0_18 .array/port v0x564076b5f5f0, 18;
v0x564076b5f5f0_19 .array/port v0x564076b5f5f0, 19;
v0x564076b5f5f0_20 .array/port v0x564076b5f5f0, 20;
v0x564076b5f5f0_21 .array/port v0x564076b5f5f0, 21;
E_0x564076b42900/5 .event edge, v0x564076b5f5f0_18, v0x564076b5f5f0_19, v0x564076b5f5f0_20, v0x564076b5f5f0_21;
v0x564076b5f5f0_22 .array/port v0x564076b5f5f0, 22;
v0x564076b5f5f0_23 .array/port v0x564076b5f5f0, 23;
v0x564076b5f5f0_24 .array/port v0x564076b5f5f0, 24;
v0x564076b5f5f0_25 .array/port v0x564076b5f5f0, 25;
E_0x564076b42900/6 .event edge, v0x564076b5f5f0_22, v0x564076b5f5f0_23, v0x564076b5f5f0_24, v0x564076b5f5f0_25;
v0x564076b5f5f0_26 .array/port v0x564076b5f5f0, 26;
v0x564076b5f5f0_27 .array/port v0x564076b5f5f0, 27;
v0x564076b5f5f0_28 .array/port v0x564076b5f5f0, 28;
v0x564076b5f5f0_29 .array/port v0x564076b5f5f0, 29;
E_0x564076b42900/7 .event edge, v0x564076b5f5f0_26, v0x564076b5f5f0_27, v0x564076b5f5f0_28, v0x564076b5f5f0_29;
v0x564076b5f5f0_30 .array/port v0x564076b5f5f0, 30;
v0x564076b5f5f0_31 .array/port v0x564076b5f5f0, 31;
v0x564076b5f5f0_32 .array/port v0x564076b5f5f0, 32;
v0x564076b5f5f0_33 .array/port v0x564076b5f5f0, 33;
E_0x564076b42900/8 .event edge, v0x564076b5f5f0_30, v0x564076b5f5f0_31, v0x564076b5f5f0_32, v0x564076b5f5f0_33;
v0x564076b5f5f0_34 .array/port v0x564076b5f5f0, 34;
v0x564076b5f5f0_35 .array/port v0x564076b5f5f0, 35;
v0x564076b5f5f0_36 .array/port v0x564076b5f5f0, 36;
v0x564076b5f5f0_37 .array/port v0x564076b5f5f0, 37;
E_0x564076b42900/9 .event edge, v0x564076b5f5f0_34, v0x564076b5f5f0_35, v0x564076b5f5f0_36, v0x564076b5f5f0_37;
v0x564076b5f5f0_38 .array/port v0x564076b5f5f0, 38;
v0x564076b5f5f0_39 .array/port v0x564076b5f5f0, 39;
v0x564076b5f5f0_40 .array/port v0x564076b5f5f0, 40;
v0x564076b5f5f0_41 .array/port v0x564076b5f5f0, 41;
E_0x564076b42900/10 .event edge, v0x564076b5f5f0_38, v0x564076b5f5f0_39, v0x564076b5f5f0_40, v0x564076b5f5f0_41;
v0x564076b5f5f0_42 .array/port v0x564076b5f5f0, 42;
v0x564076b5f5f0_43 .array/port v0x564076b5f5f0, 43;
v0x564076b5f5f0_44 .array/port v0x564076b5f5f0, 44;
v0x564076b5f5f0_45 .array/port v0x564076b5f5f0, 45;
E_0x564076b42900/11 .event edge, v0x564076b5f5f0_42, v0x564076b5f5f0_43, v0x564076b5f5f0_44, v0x564076b5f5f0_45;
v0x564076b5f5f0_46 .array/port v0x564076b5f5f0, 46;
v0x564076b5f5f0_47 .array/port v0x564076b5f5f0, 47;
v0x564076b5f5f0_48 .array/port v0x564076b5f5f0, 48;
v0x564076b5f5f0_49 .array/port v0x564076b5f5f0, 49;
E_0x564076b42900/12 .event edge, v0x564076b5f5f0_46, v0x564076b5f5f0_47, v0x564076b5f5f0_48, v0x564076b5f5f0_49;
v0x564076b5f5f0_50 .array/port v0x564076b5f5f0, 50;
v0x564076b5f5f0_51 .array/port v0x564076b5f5f0, 51;
v0x564076b5f5f0_52 .array/port v0x564076b5f5f0, 52;
v0x564076b5f5f0_53 .array/port v0x564076b5f5f0, 53;
E_0x564076b42900/13 .event edge, v0x564076b5f5f0_50, v0x564076b5f5f0_51, v0x564076b5f5f0_52, v0x564076b5f5f0_53;
v0x564076b5f5f0_54 .array/port v0x564076b5f5f0, 54;
v0x564076b5f5f0_55 .array/port v0x564076b5f5f0, 55;
v0x564076b5f5f0_56 .array/port v0x564076b5f5f0, 56;
v0x564076b5f5f0_57 .array/port v0x564076b5f5f0, 57;
E_0x564076b42900/14 .event edge, v0x564076b5f5f0_54, v0x564076b5f5f0_55, v0x564076b5f5f0_56, v0x564076b5f5f0_57;
v0x564076b5f5f0_58 .array/port v0x564076b5f5f0, 58;
v0x564076b5f5f0_59 .array/port v0x564076b5f5f0, 59;
v0x564076b5f5f0_60 .array/port v0x564076b5f5f0, 60;
v0x564076b5f5f0_61 .array/port v0x564076b5f5f0, 61;
E_0x564076b42900/15 .event edge, v0x564076b5f5f0_58, v0x564076b5f5f0_59, v0x564076b5f5f0_60, v0x564076b5f5f0_61;
v0x564076b5f5f0_62 .array/port v0x564076b5f5f0, 62;
v0x564076b5f5f0_63 .array/port v0x564076b5f5f0, 63;
E_0x564076b42900/16 .event edge, v0x564076b5f5f0_62, v0x564076b5f5f0_63, v0x564076b5f430_0;
E_0x564076b42900 .event/or E_0x564076b42900/0, E_0x564076b42900/1, E_0x564076b42900/2, E_0x564076b42900/3, E_0x564076b42900/4, E_0x564076b42900/5, E_0x564076b42900/6, E_0x564076b42900/7, E_0x564076b42900/8, E_0x564076b42900/9, E_0x564076b42900/10, E_0x564076b42900/11, E_0x564076b42900/12, E_0x564076b42900/13, E_0x564076b42900/14, E_0x564076b42900/15, E_0x564076b42900/16;
v0x564076b60820_0 .array/port v0x564076b60820, 0;
v0x564076b60820_1 .array/port v0x564076b60820, 1;
E_0x564076b5de90/0 .event edge, v0x564076b5e4f0_0, v0x564076b5e6a0_0, v0x564076b60820_0, v0x564076b60820_1;
v0x564076b60820_2 .array/port v0x564076b60820, 2;
v0x564076b60820_3 .array/port v0x564076b60820, 3;
v0x564076b60820_4 .array/port v0x564076b60820, 4;
v0x564076b60820_5 .array/port v0x564076b60820, 5;
E_0x564076b5de90/1 .event edge, v0x564076b60820_2, v0x564076b60820_3, v0x564076b60820_4, v0x564076b60820_5;
v0x564076b60820_6 .array/port v0x564076b60820, 6;
v0x564076b60820_7 .array/port v0x564076b60820, 7;
v0x564076b60820_8 .array/port v0x564076b60820, 8;
v0x564076b60820_9 .array/port v0x564076b60820, 9;
E_0x564076b5de90/2 .event edge, v0x564076b60820_6, v0x564076b60820_7, v0x564076b60820_8, v0x564076b60820_9;
v0x564076b60820_10 .array/port v0x564076b60820, 10;
v0x564076b60820_11 .array/port v0x564076b60820, 11;
v0x564076b60820_12 .array/port v0x564076b60820, 12;
v0x564076b60820_13 .array/port v0x564076b60820, 13;
E_0x564076b5de90/3 .event edge, v0x564076b60820_10, v0x564076b60820_11, v0x564076b60820_12, v0x564076b60820_13;
v0x564076b60820_14 .array/port v0x564076b60820, 14;
v0x564076b60820_15 .array/port v0x564076b60820, 15;
v0x564076b60820_16 .array/port v0x564076b60820, 16;
v0x564076b60820_17 .array/port v0x564076b60820, 17;
E_0x564076b5de90/4 .event edge, v0x564076b60820_14, v0x564076b60820_15, v0x564076b60820_16, v0x564076b60820_17;
v0x564076b60820_18 .array/port v0x564076b60820, 18;
v0x564076b60820_19 .array/port v0x564076b60820, 19;
v0x564076b60820_20 .array/port v0x564076b60820, 20;
v0x564076b60820_21 .array/port v0x564076b60820, 21;
E_0x564076b5de90/5 .event edge, v0x564076b60820_18, v0x564076b60820_19, v0x564076b60820_20, v0x564076b60820_21;
v0x564076b60820_22 .array/port v0x564076b60820, 22;
v0x564076b60820_23 .array/port v0x564076b60820, 23;
v0x564076b60820_24 .array/port v0x564076b60820, 24;
v0x564076b60820_25 .array/port v0x564076b60820, 25;
E_0x564076b5de90/6 .event edge, v0x564076b60820_22, v0x564076b60820_23, v0x564076b60820_24, v0x564076b60820_25;
v0x564076b60820_26 .array/port v0x564076b60820, 26;
v0x564076b60820_27 .array/port v0x564076b60820, 27;
v0x564076b60820_28 .array/port v0x564076b60820, 28;
v0x564076b60820_29 .array/port v0x564076b60820, 29;
E_0x564076b5de90/7 .event edge, v0x564076b60820_26, v0x564076b60820_27, v0x564076b60820_28, v0x564076b60820_29;
v0x564076b60820_30 .array/port v0x564076b60820, 30;
v0x564076b60820_31 .array/port v0x564076b60820, 31;
v0x564076b60820_32 .array/port v0x564076b60820, 32;
v0x564076b60820_33 .array/port v0x564076b60820, 33;
E_0x564076b5de90/8 .event edge, v0x564076b60820_30, v0x564076b60820_31, v0x564076b60820_32, v0x564076b60820_33;
v0x564076b60820_34 .array/port v0x564076b60820, 34;
v0x564076b60820_35 .array/port v0x564076b60820, 35;
v0x564076b60820_36 .array/port v0x564076b60820, 36;
v0x564076b60820_37 .array/port v0x564076b60820, 37;
E_0x564076b5de90/9 .event edge, v0x564076b60820_34, v0x564076b60820_35, v0x564076b60820_36, v0x564076b60820_37;
v0x564076b60820_38 .array/port v0x564076b60820, 38;
v0x564076b60820_39 .array/port v0x564076b60820, 39;
v0x564076b60820_40 .array/port v0x564076b60820, 40;
v0x564076b60820_41 .array/port v0x564076b60820, 41;
E_0x564076b5de90/10 .event edge, v0x564076b60820_38, v0x564076b60820_39, v0x564076b60820_40, v0x564076b60820_41;
v0x564076b60820_42 .array/port v0x564076b60820, 42;
v0x564076b60820_43 .array/port v0x564076b60820, 43;
v0x564076b60820_44 .array/port v0x564076b60820, 44;
v0x564076b60820_45 .array/port v0x564076b60820, 45;
E_0x564076b5de90/11 .event edge, v0x564076b60820_42, v0x564076b60820_43, v0x564076b60820_44, v0x564076b60820_45;
v0x564076b60820_46 .array/port v0x564076b60820, 46;
v0x564076b60820_47 .array/port v0x564076b60820, 47;
v0x564076b60820_48 .array/port v0x564076b60820, 48;
v0x564076b60820_49 .array/port v0x564076b60820, 49;
E_0x564076b5de90/12 .event edge, v0x564076b60820_46, v0x564076b60820_47, v0x564076b60820_48, v0x564076b60820_49;
v0x564076b60820_50 .array/port v0x564076b60820, 50;
v0x564076b60820_51 .array/port v0x564076b60820, 51;
v0x564076b60820_52 .array/port v0x564076b60820, 52;
v0x564076b60820_53 .array/port v0x564076b60820, 53;
E_0x564076b5de90/13 .event edge, v0x564076b60820_50, v0x564076b60820_51, v0x564076b60820_52, v0x564076b60820_53;
v0x564076b60820_54 .array/port v0x564076b60820, 54;
v0x564076b60820_55 .array/port v0x564076b60820, 55;
v0x564076b60820_56 .array/port v0x564076b60820, 56;
v0x564076b60820_57 .array/port v0x564076b60820, 57;
E_0x564076b5de90/14 .event edge, v0x564076b60820_54, v0x564076b60820_55, v0x564076b60820_56, v0x564076b60820_57;
v0x564076b60820_58 .array/port v0x564076b60820, 58;
v0x564076b60820_59 .array/port v0x564076b60820, 59;
v0x564076b60820_60 .array/port v0x564076b60820, 60;
v0x564076b60820_61 .array/port v0x564076b60820, 61;
E_0x564076b5de90/15 .event edge, v0x564076b60820_58, v0x564076b60820_59, v0x564076b60820_60, v0x564076b60820_61;
v0x564076b60820_62 .array/port v0x564076b60820, 62;
v0x564076b60820_63 .array/port v0x564076b60820, 63;
v0x564076b5e770_0 .array/port v0x564076b5e770, 0;
v0x564076b5e770_1 .array/port v0x564076b5e770, 1;
E_0x564076b5de90/16 .event edge, v0x564076b60820_62, v0x564076b60820_63, v0x564076b5e770_0, v0x564076b5e770_1;
v0x564076b5e770_2 .array/port v0x564076b5e770, 2;
v0x564076b5e770_3 .array/port v0x564076b5e770, 3;
v0x564076b5e770_4 .array/port v0x564076b5e770, 4;
v0x564076b5e770_5 .array/port v0x564076b5e770, 5;
E_0x564076b5de90/17 .event edge, v0x564076b5e770_2, v0x564076b5e770_3, v0x564076b5e770_4, v0x564076b5e770_5;
v0x564076b5e770_6 .array/port v0x564076b5e770, 6;
v0x564076b5e770_7 .array/port v0x564076b5e770, 7;
v0x564076b5e770_8 .array/port v0x564076b5e770, 8;
v0x564076b5e770_9 .array/port v0x564076b5e770, 9;
E_0x564076b5de90/18 .event edge, v0x564076b5e770_6, v0x564076b5e770_7, v0x564076b5e770_8, v0x564076b5e770_9;
v0x564076b5e770_10 .array/port v0x564076b5e770, 10;
v0x564076b5e770_11 .array/port v0x564076b5e770, 11;
v0x564076b5e770_12 .array/port v0x564076b5e770, 12;
v0x564076b5e770_13 .array/port v0x564076b5e770, 13;
E_0x564076b5de90/19 .event edge, v0x564076b5e770_10, v0x564076b5e770_11, v0x564076b5e770_12, v0x564076b5e770_13;
v0x564076b5e770_14 .array/port v0x564076b5e770, 14;
v0x564076b5e770_15 .array/port v0x564076b5e770, 15;
v0x564076b5e770_16 .array/port v0x564076b5e770, 16;
v0x564076b5e770_17 .array/port v0x564076b5e770, 17;
E_0x564076b5de90/20 .event edge, v0x564076b5e770_14, v0x564076b5e770_15, v0x564076b5e770_16, v0x564076b5e770_17;
v0x564076b5e770_18 .array/port v0x564076b5e770, 18;
v0x564076b5e770_19 .array/port v0x564076b5e770, 19;
v0x564076b5e770_20 .array/port v0x564076b5e770, 20;
v0x564076b5e770_21 .array/port v0x564076b5e770, 21;
E_0x564076b5de90/21 .event edge, v0x564076b5e770_18, v0x564076b5e770_19, v0x564076b5e770_20, v0x564076b5e770_21;
v0x564076b5e770_22 .array/port v0x564076b5e770, 22;
v0x564076b5e770_23 .array/port v0x564076b5e770, 23;
v0x564076b5e770_24 .array/port v0x564076b5e770, 24;
v0x564076b5e770_25 .array/port v0x564076b5e770, 25;
E_0x564076b5de90/22 .event edge, v0x564076b5e770_22, v0x564076b5e770_23, v0x564076b5e770_24, v0x564076b5e770_25;
v0x564076b5e770_26 .array/port v0x564076b5e770, 26;
v0x564076b5e770_27 .array/port v0x564076b5e770, 27;
v0x564076b5e770_28 .array/port v0x564076b5e770, 28;
v0x564076b5e770_29 .array/port v0x564076b5e770, 29;
E_0x564076b5de90/23 .event edge, v0x564076b5e770_26, v0x564076b5e770_27, v0x564076b5e770_28, v0x564076b5e770_29;
v0x564076b5e770_30 .array/port v0x564076b5e770, 30;
v0x564076b5e770_31 .array/port v0x564076b5e770, 31;
v0x564076b5e770_32 .array/port v0x564076b5e770, 32;
v0x564076b5e770_33 .array/port v0x564076b5e770, 33;
E_0x564076b5de90/24 .event edge, v0x564076b5e770_30, v0x564076b5e770_31, v0x564076b5e770_32, v0x564076b5e770_33;
v0x564076b5e770_34 .array/port v0x564076b5e770, 34;
v0x564076b5e770_35 .array/port v0x564076b5e770, 35;
v0x564076b5e770_36 .array/port v0x564076b5e770, 36;
v0x564076b5e770_37 .array/port v0x564076b5e770, 37;
E_0x564076b5de90/25 .event edge, v0x564076b5e770_34, v0x564076b5e770_35, v0x564076b5e770_36, v0x564076b5e770_37;
v0x564076b5e770_38 .array/port v0x564076b5e770, 38;
v0x564076b5e770_39 .array/port v0x564076b5e770, 39;
v0x564076b5e770_40 .array/port v0x564076b5e770, 40;
v0x564076b5e770_41 .array/port v0x564076b5e770, 41;
E_0x564076b5de90/26 .event edge, v0x564076b5e770_38, v0x564076b5e770_39, v0x564076b5e770_40, v0x564076b5e770_41;
v0x564076b5e770_42 .array/port v0x564076b5e770, 42;
v0x564076b5e770_43 .array/port v0x564076b5e770, 43;
v0x564076b5e770_44 .array/port v0x564076b5e770, 44;
v0x564076b5e770_45 .array/port v0x564076b5e770, 45;
E_0x564076b5de90/27 .event edge, v0x564076b5e770_42, v0x564076b5e770_43, v0x564076b5e770_44, v0x564076b5e770_45;
v0x564076b5e770_46 .array/port v0x564076b5e770, 46;
v0x564076b5e770_47 .array/port v0x564076b5e770, 47;
v0x564076b5e770_48 .array/port v0x564076b5e770, 48;
v0x564076b5e770_49 .array/port v0x564076b5e770, 49;
E_0x564076b5de90/28 .event edge, v0x564076b5e770_46, v0x564076b5e770_47, v0x564076b5e770_48, v0x564076b5e770_49;
v0x564076b5e770_50 .array/port v0x564076b5e770, 50;
v0x564076b5e770_51 .array/port v0x564076b5e770, 51;
v0x564076b5e770_52 .array/port v0x564076b5e770, 52;
v0x564076b5e770_53 .array/port v0x564076b5e770, 53;
E_0x564076b5de90/29 .event edge, v0x564076b5e770_50, v0x564076b5e770_51, v0x564076b5e770_52, v0x564076b5e770_53;
v0x564076b5e770_54 .array/port v0x564076b5e770, 54;
v0x564076b5e770_55 .array/port v0x564076b5e770, 55;
v0x564076b5e770_56 .array/port v0x564076b5e770, 56;
v0x564076b5e770_57 .array/port v0x564076b5e770, 57;
E_0x564076b5de90/30 .event edge, v0x564076b5e770_54, v0x564076b5e770_55, v0x564076b5e770_56, v0x564076b5e770_57;
v0x564076b5e770_58 .array/port v0x564076b5e770, 58;
v0x564076b5e770_59 .array/port v0x564076b5e770, 59;
v0x564076b5e770_60 .array/port v0x564076b5e770, 60;
v0x564076b5e770_61 .array/port v0x564076b5e770, 61;
E_0x564076b5de90/31 .event edge, v0x564076b5e770_58, v0x564076b5e770_59, v0x564076b5e770_60, v0x564076b5e770_61;
v0x564076b5e770_62 .array/port v0x564076b5e770, 62;
v0x564076b5e770_63 .array/port v0x564076b5e770, 63;
E_0x564076b5de90/32 .event edge, v0x564076b5e770_62, v0x564076b5e770_63, v0x564076b60240_0, v0x564076b5f5f0_0;
E_0x564076b5de90/33 .event edge, v0x564076b5f5f0_1, v0x564076b5f5f0_2, v0x564076b5f5f0_3, v0x564076b5f5f0_4;
E_0x564076b5de90/34 .event edge, v0x564076b5f5f0_5, v0x564076b5f5f0_6, v0x564076b5f5f0_7, v0x564076b5f5f0_8;
E_0x564076b5de90/35 .event edge, v0x564076b5f5f0_9, v0x564076b5f5f0_10, v0x564076b5f5f0_11, v0x564076b5f5f0_12;
E_0x564076b5de90/36 .event edge, v0x564076b5f5f0_13, v0x564076b5f5f0_14, v0x564076b5f5f0_15, v0x564076b5f5f0_16;
E_0x564076b5de90/37 .event edge, v0x564076b5f5f0_17, v0x564076b5f5f0_18, v0x564076b5f5f0_19, v0x564076b5f5f0_20;
E_0x564076b5de90/38 .event edge, v0x564076b5f5f0_21, v0x564076b5f5f0_22, v0x564076b5f5f0_23, v0x564076b5f5f0_24;
E_0x564076b5de90/39 .event edge, v0x564076b5f5f0_25, v0x564076b5f5f0_26, v0x564076b5f5f0_27, v0x564076b5f5f0_28;
E_0x564076b5de90/40 .event edge, v0x564076b5f5f0_29, v0x564076b5f5f0_30, v0x564076b5f5f0_31, v0x564076b5f5f0_32;
E_0x564076b5de90/41 .event edge, v0x564076b5f5f0_33, v0x564076b5f5f0_34, v0x564076b5f5f0_35, v0x564076b5f5f0_36;
E_0x564076b5de90/42 .event edge, v0x564076b5f5f0_37, v0x564076b5f5f0_38, v0x564076b5f5f0_39, v0x564076b5f5f0_40;
E_0x564076b5de90/43 .event edge, v0x564076b5f5f0_41, v0x564076b5f5f0_42, v0x564076b5f5f0_43, v0x564076b5f5f0_44;
E_0x564076b5de90/44 .event edge, v0x564076b5f5f0_45, v0x564076b5f5f0_46, v0x564076b5f5f0_47, v0x564076b5f5f0_48;
E_0x564076b5de90/45 .event edge, v0x564076b5f5f0_49, v0x564076b5f5f0_50, v0x564076b5f5f0_51, v0x564076b5f5f0_52;
E_0x564076b5de90/46 .event edge, v0x564076b5f5f0_53, v0x564076b5f5f0_54, v0x564076b5f5f0_55, v0x564076b5f5f0_56;
E_0x564076b5de90/47 .event edge, v0x564076b5f5f0_57, v0x564076b5f5f0_58, v0x564076b5f5f0_59, v0x564076b5f5f0_60;
E_0x564076b5de90/48 .event edge, v0x564076b5f5f0_61, v0x564076b5f5f0_62, v0x564076b5f5f0_63;
E_0x564076b5de90 .event/or E_0x564076b5de90/0, E_0x564076b5de90/1, E_0x564076b5de90/2, E_0x564076b5de90/3, E_0x564076b5de90/4, E_0x564076b5de90/5, E_0x564076b5de90/6, E_0x564076b5de90/7, E_0x564076b5de90/8, E_0x564076b5de90/9, E_0x564076b5de90/10, E_0x564076b5de90/11, E_0x564076b5de90/12, E_0x564076b5de90/13, E_0x564076b5de90/14, E_0x564076b5de90/15, E_0x564076b5de90/16, E_0x564076b5de90/17, E_0x564076b5de90/18, E_0x564076b5de90/19, E_0x564076b5de90/20, E_0x564076b5de90/21, E_0x564076b5de90/22, E_0x564076b5de90/23, E_0x564076b5de90/24, E_0x564076b5de90/25, E_0x564076b5de90/26, E_0x564076b5de90/27, E_0x564076b5de90/28, E_0x564076b5de90/29, E_0x564076b5de90/30, E_0x564076b5de90/31, E_0x564076b5de90/32, E_0x564076b5de90/33, E_0x564076b5de90/34, E_0x564076b5de90/35, E_0x564076b5de90/36, E_0x564076b5de90/37, E_0x564076b5de90/38, E_0x564076b5de90/39, E_0x564076b5de90/40, E_0x564076b5de90/41, E_0x564076b5de90/42, E_0x564076b5de90/43, E_0x564076b5de90/44, E_0x564076b5de90/45, E_0x564076b5de90/46, E_0x564076b5de90/47, E_0x564076b5de90/48;
S_0x564076b61430 .scope module, "systolic_controll" "systolic_controll" 3 122, 7 3 0, S_0x564076b594b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "tpu_start";
    .port_info 3 /OUTPUT 1 "sram_write_enable";
    .port_info 4 /OUTPUT 7 "addr_serial_num";
    .port_info 5 /OUTPUT 1 "alu_start";
    .port_info 6 /OUTPUT 9 "cycle_num";
    .port_info 7 /OUTPUT 6 "matrix_index";
    .port_info 8 /OUTPUT 2 "data_set";
    .port_info 9 /OUTPUT 1 "tpu_done";
P_0x564076b615c0 .param/l "ARRAY_SIZE" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x564076b61600 .param/l "IDLE" 1 7 25, C4<000>;
P_0x564076b61640 .param/l "LOAD_DATA" 1 7 25, C4<001>;
P_0x564076b61680 .param/l "ROLLING" 1 7 25, C4<011>;
P_0x564076b616c0 .param/l "WAIT1" 1 7 25, C4<010>;
v0x564076b61bb0_0 .var "addr_serial_num", 6 0;
v0x564076b61cc0_0 .var "addr_serial_num_nx", 6 0;
v0x564076b61d80_0 .var "alu_start", 0 0;
v0x564076b61e80_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
v0x564076b61f70_0 .var "cycle_num", 8 0;
v0x564076b62060_0 .var "cycle_num_nx", 8 0;
v0x564076b62100_0 .var "data_set", 1 0;
v0x564076b621e0_0 .var "data_set_nx", 1 0;
v0x564076b622c0_0 .var "matrix_index", 5 0;
v0x564076b62380_0 .var "matrix_index_nx", 5 0;
v0x564076b62440_0 .var "sram_write_enable", 0 0;
v0x564076b62500_0 .net "srstn", 0 0, v0x564076b71c90_0;  alias, 1 drivers
v0x564076b625d0_0 .var "state", 2 0;
v0x564076b62690_0 .var "state_nx", 2 0;
v0x564076b62770_0 .var "tpu_done", 0 0;
v0x564076b62830_0 .var "tpu_done_nx", 0 0;
v0x564076b628f0_0 .net "tpu_start", 0 0, v0x564076b72050_0;  alias, 1 drivers
E_0x564076b61a70 .event edge, v0x564076b625d0_0, v0x564076b5e6a0_0, v0x564076b5f510_0, v0x564076b62100_0;
E_0x564076b61ae0 .event edge, v0x564076b625d0_0, v0x564076b628f0_0, v0x564076b5c220_0;
E_0x564076b61b40 .event edge, v0x564076b625d0_0, v0x564076b628f0_0, v0x564076b5f510_0, v0x564076b62100_0;
S_0x564076b62b50 .scope module, "write_out" "write_out" 3 143, 8 3 0, S_0x564076b594b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "sram_write_enable";
    .port_info 3 /INPUT 2 "data_set";
    .port_info 4 /INPUT 6 "matrix_index";
    .port_info 5 /INPUT 128 "quantized_data";
    .port_info 6 /OUTPUT 1 "sram_write_enable_a0";
    .port_info 7 /OUTPUT 128 "sram_wdata_a";
    .port_info 8 /OUTPUT 6 "sram_waddr_a";
    .port_info 9 /OUTPUT 1 "sram_write_enable_b0";
    .port_info 10 /OUTPUT 128 "sram_wdata_b";
    .port_info 11 /OUTPUT 6 "sram_waddr_b";
    .port_info 12 /OUTPUT 1 "sram_write_enable_c0";
    .port_info 13 /OUTPUT 128 "sram_wdata_c";
    .port_info 14 /OUTPUT 6 "sram_waddr_c";
P_0x564076b62d30 .param/l "ARRAY_SIZE" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x564076b62d70 .param/l "MAX_INDEX" 1 8 31, +C4<000000000000000000000000000000111>;
P_0x564076b62db0 .param/l "OUTPUT_DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000010000>;
v0x564076b62fe0_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
v0x564076b630a0_0 .net "data_set", 1 0, v0x564076b62100_0;  alias, 1 drivers
v0x564076b63190_0 .var/i "i", 31 0;
v0x564076b63260_0 .net "matrix_index", 5 0, v0x564076b622c0_0;  alias, 1 drivers
v0x564076b63370_0 .net/s "quantized_data", 127 0, v0x564076b5d390_0;  alias, 1 drivers
v0x564076b63480_0 .var "sram_waddr_a", 5 0;
v0x564076b63540_0 .var "sram_waddr_a_nx", 5 0;
v0x564076b63620_0 .var "sram_waddr_b", 5 0;
v0x564076b63700_0 .var "sram_waddr_b_nx", 5 0;
v0x564076b637e0_0 .var "sram_waddr_c", 5 0;
v0x564076b638c0_0 .var "sram_waddr_c_nx", 5 0;
v0x564076b639a0_0 .var "sram_wdata_a", 127 0;
v0x564076b63a80_0 .var "sram_wdata_a_nx", 127 0;
v0x564076b63b60_0 .var "sram_wdata_b", 127 0;
v0x564076b63c40_0 .var "sram_wdata_b_nx", 127 0;
v0x564076b63d20_0 .var "sram_wdata_c", 127 0;
v0x564076b63e00_0 .var "sram_wdata_c_nx", 127 0;
v0x564076b63ff0_0 .net "sram_write_enable", 0 0, v0x564076b62440_0;  alias, 1 drivers
v0x564076b64090_0 .var "sram_write_enable_a0", 0 0;
v0x564076b64130_0 .var "sram_write_enable_a0_nx", 0 0;
v0x564076b641f0_0 .var "sram_write_enable_b0", 0 0;
v0x564076b642b0_0 .var "sram_write_enable_b0_nx", 0 0;
v0x564076b64370_0 .var "sram_write_enable_c0", 0 0;
v0x564076b64430_0 .var "sram_write_enable_c0_nx", 0 0;
v0x564076b644f0_0 .net "srstn", 0 0, v0x564076b71c90_0;  alias, 1 drivers
E_0x564076b62f50 .event edge, v0x564076b62440_0, v0x564076b62100_0, v0x564076b5f510_0, v0x564076b5d390_0;
S_0x564076b662e0 .scope module, "sram_128x32b_a0" "sram_128x32b" 2 121, 9 2 0, S_0x564076acdf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x564076b67120_0 .var "_rdata", 31 0;
v0x564076b67220_0 .net "bytemask", 3 0, o0x7f2823af8578;  alias, 0 drivers
v0x564076b67300_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
L_0x7f2823aab648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564076b673a0_0 .net "csb", 0 0, L_0x7f2823aab648;  1 drivers
v0x564076b67440 .array "mem", 255 0, 31 0;
v0x564076b67550_0 .net "raddr", 9 0, v0x564076b5c740_0;  alias, 1 drivers
v0x564076b67660_0 .var "rdata", 31 0;
o0x7f2823af85d8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x564076b67770_0 .net "waddr", 9 0, o0x7f2823af85d8;  0 drivers
o0x7f2823af8608 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x564076b67850_0 .net "wdata", 7 0, o0x7f2823af8608;  0 drivers
v0x564076b67930_0 .net "wsb", 0 0, o0x7f2823af8638;  alias, 0 drivers
E_0x564076b66630 .event edge, v0x564076b67120_0;
S_0x564076b666b0 .scope task, "char2sram" "char2sram" 9 45, 9 45 0, S_0x564076b662e0;
 .timescale -9 -10;
v0x564076b668b0_0 .var "char_in", 31 0;
v0x564076b669b0_0 .var "index", 31 0;
TD_test_tpu.sram_128x32b_a0.char2sram ;
    %load/vec4 v0x564076b668b0_0;
    %ix/getv 4, v0x564076b669b0_0;
    %store/vec4a v0x564076b67440, 4, 0;
    %end;
S_0x564076b66a90 .scope task, "display" "display" 9 55, 9 55 0, S_0x564076b662e0;
 .timescale -9 -10;
v0x564076b66c90_0 .var/s "index_0", 7 0;
v0x564076b66d70_0 .var/s "index_1", 7 0;
v0x564076b66e50_0 .var/s "index_2", 7 0;
v0x564076b66f10_0 .var/s "index_3", 7 0;
v0x564076b66ff0_0 .var/i "this_i", 31 0;
TD_test_tpu.sram_128x32b_a0.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b66ff0_0, 0, 32;
T_4.46 ;
    %load/vec4 v0x564076b66ff0_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_4.47, 5;
    %ix/getv/s 4, v0x564076b66ff0_0;
    %load/vec4a v0x564076b67440, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x564076b66c90_0, 0, 8;
    %ix/getv/s 4, v0x564076b66ff0_0;
    %load/vec4a v0x564076b67440, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x564076b66d70_0, 0, 8;
    %ix/getv/s 4, v0x564076b66ff0_0;
    %load/vec4a v0x564076b67440, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x564076b66e50_0, 0, 8;
    %ix/getv/s 4, v0x564076b66ff0_0;
    %load/vec4a v0x564076b67440, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564076b66f10_0, 0, 8;
    %vpi_call 9 65 "$write", "%d %d %d %d \012", v0x564076b66c90_0, v0x564076b66d70_0, v0x564076b66e50_0, v0x564076b66f10_0 {0 0 0};
    %load/vec4 v0x564076b66ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b66ff0_0, 0, 32;
    %jmp T_4.46;
T_4.47 ;
    %end;
S_0x564076b67af0 .scope module, "sram_128x32b_a1" "sram_128x32b" 2 132, 9 2 0, S_0x564076acdf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x564076b68890_0 .var "_rdata", 31 0;
v0x564076b68990_0 .net "bytemask", 3 0, o0x7f2823af8578;  alias, 0 drivers
v0x564076b68a50_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
L_0x7f2823aab690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564076b68af0_0 .net "csb", 0 0, L_0x7f2823aab690;  1 drivers
v0x564076b68b90 .array "mem", 255 0, 31 0;
v0x564076b68c80_0 .net "raddr", 9 0, v0x564076b5c900_0;  alias, 1 drivers
v0x564076b68d90_0 .var "rdata", 31 0;
o0x7f2823af8998 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x564076b68ea0_0 .net "waddr", 9 0, o0x7f2823af8998;  0 drivers
o0x7f2823af89c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x564076b68f80_0 .net "wdata", 7 0, o0x7f2823af89c8;  0 drivers
v0x564076b69060_0 .net "wsb", 0 0, o0x7f2823af89f8;  alias, 0 drivers
E_0x564076b67da0 .event edge, v0x564076b68890_0;
S_0x564076b67e20 .scope task, "char2sram" "char2sram" 9 45, 9 45 0, S_0x564076b67af0;
 .timescale -9 -10;
v0x564076b68020_0 .var "char_in", 31 0;
v0x564076b68120_0 .var "index", 31 0;
TD_test_tpu.sram_128x32b_a1.char2sram ;
    %load/vec4 v0x564076b68020_0;
    %ix/getv 4, v0x564076b68120_0;
    %store/vec4a v0x564076b68b90, 4, 0;
    %end;
S_0x564076b68200 .scope task, "display" "display" 9 55, 9 55 0, S_0x564076b67af0;
 .timescale -9 -10;
v0x564076b68400_0 .var/s "index_0", 7 0;
v0x564076b684e0_0 .var/s "index_1", 7 0;
v0x564076b685c0_0 .var/s "index_2", 7 0;
v0x564076b68680_0 .var/s "index_3", 7 0;
v0x564076b68760_0 .var/i "this_i", 31 0;
TD_test_tpu.sram_128x32b_a1.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b68760_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x564076b68760_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_6.49, 5;
    %ix/getv/s 4, v0x564076b68760_0;
    %load/vec4a v0x564076b68b90, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x564076b68400_0, 0, 8;
    %ix/getv/s 4, v0x564076b68760_0;
    %load/vec4a v0x564076b68b90, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x564076b684e0_0, 0, 8;
    %ix/getv/s 4, v0x564076b68760_0;
    %load/vec4a v0x564076b68b90, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x564076b685c0_0, 0, 8;
    %ix/getv/s 4, v0x564076b68760_0;
    %load/vec4a v0x564076b68b90, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564076b68680_0, 0, 8;
    %vpi_call 9 65 "$write", "%d %d %d %d \012", v0x564076b68400_0, v0x564076b684e0_0, v0x564076b685c0_0, v0x564076b68680_0 {0 0 0};
    %load/vec4 v0x564076b68760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b68760_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x564076b69220 .scope module, "sram_128x32b_b0" "sram_128x32b" 2 145, 9 2 0, S_0x564076acdf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x564076b69fc0_0 .var "_rdata", 31 0;
v0x564076b6a0c0_0 .net "bytemask", 3 0, o0x7f2823af8d28;  alias, 0 drivers
v0x564076b6a1a0_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
L_0x7f2823aab6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564076b6a240_0 .net "csb", 0 0, L_0x7f2823aab6d8;  1 drivers
v0x564076b6a2e0 .array "mem", 255 0, 31 0;
v0x564076b6a3f0_0 .net "raddr", 9 0, v0x564076b5c3c0_0;  alias, 1 drivers
v0x564076b6a500_0 .var "rdata", 31 0;
o0x7f2823af8d88 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x564076b6a610_0 .net "waddr", 9 0, o0x7f2823af8d88;  0 drivers
o0x7f2823af8db8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x564076b6a6f0_0 .net "wdata", 7 0, o0x7f2823af8db8;  0 drivers
v0x564076b6a7d0_0 .net "wsb", 0 0, o0x7f2823af8de8;  alias, 0 drivers
E_0x564076b694d0 .event edge, v0x564076b69fc0_0;
S_0x564076b69550 .scope task, "char2sram" "char2sram" 9 45, 9 45 0, S_0x564076b69220;
 .timescale -9 -10;
v0x564076b69750_0 .var "char_in", 31 0;
v0x564076b69850_0 .var "index", 31 0;
TD_test_tpu.sram_128x32b_b0.char2sram ;
    %load/vec4 v0x564076b69750_0;
    %ix/getv 4, v0x564076b69850_0;
    %store/vec4a v0x564076b6a2e0, 4, 0;
    %end;
S_0x564076b69930 .scope task, "display" "display" 9 55, 9 55 0, S_0x564076b69220;
 .timescale -9 -10;
v0x564076b69b30_0 .var/s "index_0", 7 0;
v0x564076b69c10_0 .var/s "index_1", 7 0;
v0x564076b69cf0_0 .var/s "index_2", 7 0;
v0x564076b69db0_0 .var/s "index_3", 7 0;
v0x564076b69e90_0 .var/i "this_i", 31 0;
TD_test_tpu.sram_128x32b_b0.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b69e90_0, 0, 32;
T_8.50 ;
    %load/vec4 v0x564076b69e90_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_8.51, 5;
    %ix/getv/s 4, v0x564076b69e90_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x564076b69b30_0, 0, 8;
    %ix/getv/s 4, v0x564076b69e90_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x564076b69c10_0, 0, 8;
    %ix/getv/s 4, v0x564076b69e90_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x564076b69cf0_0, 0, 8;
    %ix/getv/s 4, v0x564076b69e90_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564076b69db0_0, 0, 8;
    %vpi_call 9 65 "$write", "%d %d %d %d \012", v0x564076b69b30_0, v0x564076b69c10_0, v0x564076b69cf0_0, v0x564076b69db0_0 {0 0 0};
    %load/vec4 v0x564076b69e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b69e90_0, 0, 32;
    %jmp T_8.50;
T_8.51 ;
    %end;
S_0x564076b6a990 .scope module, "sram_128x32b_b1" "sram_128x32b" 2 156, 9 2 0, S_0x564076acdf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x564076b6b730_0 .var "_rdata", 31 0;
v0x564076b6b830_0 .net "bytemask", 3 0, o0x7f2823af8d28;  alias, 0 drivers
v0x564076b6b8f0_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
L_0x7f2823aab720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564076b6baa0_0 .net "csb", 0 0, L_0x7f2823aab720;  1 drivers
v0x564076b6bb40 .array "mem", 255 0, 31 0;
v0x564076b6bc30_0 .net "raddr", 9 0, v0x564076b5c580_0;  alias, 1 drivers
v0x564076b6bd40_0 .var "rdata", 31 0;
o0x7f2823af9148 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x564076b6be50_0 .net "waddr", 9 0, o0x7f2823af9148;  0 drivers
o0x7f2823af9178 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x564076b6bf30_0 .net "wdata", 7 0, o0x7f2823af9178;  0 drivers
v0x564076b6c010_0 .net "wsb", 0 0, o0x7f2823af91a8;  alias, 0 drivers
E_0x564076b6ac40 .event edge, v0x564076b6b730_0;
S_0x564076b6acc0 .scope task, "char2sram" "char2sram" 9 45, 9 45 0, S_0x564076b6a990;
 .timescale -9 -10;
v0x564076b6aec0_0 .var "char_in", 31 0;
v0x564076b6afc0_0 .var "index", 31 0;
TD_test_tpu.sram_128x32b_b1.char2sram ;
    %load/vec4 v0x564076b6aec0_0;
    %ix/getv 4, v0x564076b6afc0_0;
    %store/vec4a v0x564076b6bb40, 4, 0;
    %end;
S_0x564076b6b0a0 .scope task, "display" "display" 9 55, 9 55 0, S_0x564076b6a990;
 .timescale -9 -10;
v0x564076b6b2a0_0 .var/s "index_0", 7 0;
v0x564076b6b380_0 .var/s "index_1", 7 0;
v0x564076b6b460_0 .var/s "index_2", 7 0;
v0x564076b6b520_0 .var/s "index_3", 7 0;
v0x564076b6b600_0 .var/i "this_i", 31 0;
TD_test_tpu.sram_128x32b_b1.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b6b600_0, 0, 32;
T_10.52 ;
    %load/vec4 v0x564076b6b600_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_10.53, 5;
    %ix/getv/s 4, v0x564076b6b600_0;
    %load/vec4a v0x564076b6bb40, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x564076b6b2a0_0, 0, 8;
    %ix/getv/s 4, v0x564076b6b600_0;
    %load/vec4a v0x564076b6bb40, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x564076b6b380_0, 0, 8;
    %ix/getv/s 4, v0x564076b6b600_0;
    %load/vec4a v0x564076b6bb40, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x564076b6b460_0, 0, 8;
    %ix/getv/s 4, v0x564076b6b600_0;
    %load/vec4a v0x564076b6bb40, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564076b6b520_0, 0, 8;
    %vpi_call 9 65 "$write", "%d %d %d %d \012", v0x564076b6b2a0_0, v0x564076b6b380_0, v0x564076b6b460_0, v0x564076b6b520_0 {0 0 0};
    %load/vec4 v0x564076b6b600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b6b600_0, 0, 32;
    %jmp T_10.52;
T_10.53 ;
    %end;
S_0x564076b6c1d0 .scope module, "sram_16x128b_c0" "sram_16x128b" 2 169, 10 3 0, S_0x564076acdf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "csb";
    .port_info 2 /INPUT 1 "wsb";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 6 "raddr";
    .port_info 6 /OUTPUT 128 "rdata";
P_0x564076b44800 .param/l "WEIGHT_PIXEL_NUM" 1 10 15, +C4<00000000000000000000000000001000>;
P_0x564076b44840 .param/l "WEIGHT_WIDTH" 1 10 14, +C4<00000000000000000000000000010000>;
v0x564076b6cb30_0 .var "_rdata", 127 0;
v0x564076b6cc30_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
L_0x7f2823aab768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564076b6ccf0_0 .net "csb", 0 0, L_0x7f2823aab768;  1 drivers
v0x564076b6cd90 .array "mem", 15 0, 127 0;
v0x564076b6ce30_0 .net "raddr", 5 0, o0x7f2823af9448;  alias, 0 drivers
v0x564076b6cf60_0 .var "rdata", 127 0;
v0x564076b6d040_0 .net "waddr", 5 0, v0x564076b63480_0;  alias, 1 drivers
v0x564076b6d150_0 .net "wdata", 127 0, v0x564076b639a0_0;  alias, 1 drivers
v0x564076b6d260_0 .net "wsb", 0 0, v0x564076b64090_0;  alias, 1 drivers
E_0x564076b6c440 .event edge, v0x564076b6cb30_0;
S_0x564076b6c4c0 .scope task, "dis" "dis" 10 56, 10 56 0, S_0x564076b6c1d0;
 .timescale -9 -10;
v0x564076b6c670_0 .var/i "i", 31 0;
TD_test_tpu.sram_16x128b_c0.dis ;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x564076b6c670_0, 0, 32;
T_11.54 ;
    %load/vec4 v0x564076b6c670_0;
    %cmpi/s 41, 0, 32;
    %jmp/0xz T_11.55, 5;
    %vpi_call 10 59 "$display", "%b", &A<v0x564076b6cd90, v0x564076b6c670_0 > {0 0 0};
    %load/vec4 v0x564076b6c670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b6c670_0, 0, 32;
    %jmp T_11.54;
T_11.55 ;
    %end;
S_0x564076b6c770 .scope task, "load_w" "load_w" 10 49, 10 49 0, S_0x564076b6c1d0;
 .timescale -9 -10;
v0x564076b6c970_0 .var/i "index", 31 0;
v0x564076b6ca50_0 .var "weight_input", 127 0;
TD_test_tpu.sram_16x128b_c0.load_w ;
    %load/vec4 v0x564076b6ca50_0;
    %ix/getv/s 4, v0x564076b6c970_0;
    %store/vec4a v0x564076b6cd90, 4, 0;
    %end;
S_0x564076b6d420 .scope module, "sram_16x128b_c1" "sram_16x128b" 2 178, 10 3 0, S_0x564076acdf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "csb";
    .port_info 2 /INPUT 1 "wsb";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 6 "raddr";
    .port_info 6 /OUTPUT 128 "rdata";
P_0x564076b6d600 .param/l "WEIGHT_PIXEL_NUM" 1 10 15, +C4<00000000000000000000000000001000>;
P_0x564076b6d640 .param/l "WEIGHT_WIDTH" 1 10 14, +C4<00000000000000000000000000010000>;
v0x564076b6dfb0_0 .var "_rdata", 127 0;
v0x564076b6e0b0_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
L_0x7f2823aab7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564076b6e170_0 .net "csb", 0 0, L_0x7f2823aab7b0;  1 drivers
v0x564076b6e210 .array "mem", 15 0, 127 0;
v0x564076b6e2b0_0 .net "raddr", 5 0, o0x7f2823af96e8;  alias, 0 drivers
v0x564076b6e3e0_0 .var "rdata", 127 0;
v0x564076b6e4c0_0 .net "waddr", 5 0, v0x564076b63620_0;  alias, 1 drivers
v0x564076b6e5d0_0 .net "wdata", 127 0, v0x564076b63b60_0;  alias, 1 drivers
v0x564076b6e6e0_0 .net "wsb", 0 0, v0x564076b641f0_0;  alias, 1 drivers
E_0x564076b6d870 .event edge, v0x564076b6dfb0_0;
S_0x564076b6d8f0 .scope task, "dis" "dis" 10 56, 10 56 0, S_0x564076b6d420;
 .timescale -9 -10;
v0x564076b6daf0_0 .var/i "i", 31 0;
TD_test_tpu.sram_16x128b_c1.dis ;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x564076b6daf0_0, 0, 32;
T_13.56 ;
    %load/vec4 v0x564076b6daf0_0;
    %cmpi/s 41, 0, 32;
    %jmp/0xz T_13.57, 5;
    %vpi_call 10 59 "$display", "%b", &A<v0x564076b6e210, v0x564076b6daf0_0 > {0 0 0};
    %load/vec4 v0x564076b6daf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b6daf0_0, 0, 32;
    %jmp T_13.56;
T_13.57 ;
    %end;
S_0x564076b6dbf0 .scope task, "load_w" "load_w" 10 49, 10 49 0, S_0x564076b6d420;
 .timescale -9 -10;
v0x564076b6ddf0_0 .var/i "index", 31 0;
v0x564076b6ded0_0 .var "weight_input", 127 0;
TD_test_tpu.sram_16x128b_c1.load_w ;
    %load/vec4 v0x564076b6ded0_0;
    %ix/getv/s 4, v0x564076b6ddf0_0;
    %store/vec4a v0x564076b6e210, 4, 0;
    %end;
S_0x564076b6e8a0 .scope module, "sram_16x128b_c2" "sram_16x128b" 2 187, 10 3 0, S_0x564076acdf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "csb";
    .port_info 2 /INPUT 1 "wsb";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 6 "raddr";
    .port_info 6 /OUTPUT 128 "rdata";
P_0x564076b6ea80 .param/l "WEIGHT_PIXEL_NUM" 1 10 15, +C4<00000000000000000000000000001000>;
P_0x564076b6eac0 .param/l "WEIGHT_WIDTH" 1 10 14, +C4<00000000000000000000000000010000>;
v0x564076b6f430_0 .var "_rdata", 127 0;
v0x564076b6f530_0 .net "clk", 0 0, v0x564076b6fd20_0;  alias, 1 drivers
L_0x7f2823aab7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564076b6f5f0_0 .net "csb", 0 0, L_0x7f2823aab7f8;  1 drivers
v0x564076b6f690 .array "mem", 15 0, 127 0;
v0x564076b6f730_0 .net "raddr", 5 0, o0x7f2823af9988;  alias, 0 drivers
v0x564076b6f860_0 .var "rdata", 127 0;
v0x564076b6f940_0 .net "waddr", 5 0, v0x564076b637e0_0;  alias, 1 drivers
v0x564076b6fa50_0 .net "wdata", 127 0, v0x564076b63d20_0;  alias, 1 drivers
v0x564076b6fb60_0 .net "wsb", 0 0, v0x564076b64370_0;  alias, 1 drivers
E_0x564076b6ecf0 .event edge, v0x564076b6f430_0;
S_0x564076b6ed70 .scope task, "dis" "dis" 10 56, 10 56 0, S_0x564076b6e8a0;
 .timescale -9 -10;
v0x564076b6ef70_0 .var/i "i", 31 0;
TD_test_tpu.sram_16x128b_c2.dis ;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x564076b6ef70_0, 0, 32;
T_15.58 ;
    %load/vec4 v0x564076b6ef70_0;
    %cmpi/s 41, 0, 32;
    %jmp/0xz T_15.59, 5;
    %vpi_call 10 59 "$display", "%b", &A<v0x564076b6f690, v0x564076b6ef70_0 > {0 0 0};
    %load/vec4 v0x564076b6ef70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b6ef70_0, 0, 32;
    %jmp T_15.58;
T_15.59 ;
    %end;
S_0x564076b6f070 .scope task, "load_w" "load_w" 10 49, 10 49 0, S_0x564076b6e8a0;
 .timescale -9 -10;
v0x564076b6f270_0 .var/i "index", 31 0;
v0x564076b6f350_0 .var "weight_input", 127 0;
TD_test_tpu.sram_16x128b_c2.load_w ;
    %load/vec4 v0x564076b6f350_0;
    %ix/getv/s 4, v0x564076b6f270_0;
    %store/vec4a v0x564076b6f690, 4, 0;
    %end;
    .scope S_0x564076b59ba0;
T_17 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b5c820_0;
    %assign/vec4 v0x564076b5c740_0, 0;
    %load/vec4 v0x564076b5c9e0_0;
    %assign/vec4 v0x564076b5c900_0, 0;
    %load/vec4 v0x564076b5c4a0_0;
    %assign/vec4 v0x564076b5c3c0_0, 0;
    %load/vec4 v0x564076b5c660_0;
    %assign/vec4 v0x564076b5c580_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x564076b5cb80;
T_18 ;
    %wait E_0x564076b42a60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5d0c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x564076b5d0c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v0x564076b5d1c0_0;
    %load/vec4 v0x564076b5d0c0_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %part/s 21;
    %store/vec4 v0x564076b5d2a0_0, 0, 21;
    %load/vec4 v0x564076b5d2a0_0;
    %pad/s 32;
    %cmpi/s 32767, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.2, 5;
    %pushi/vec4 32767, 0, 16;
    %load/vec4 v0x564076b5d0c0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b5d390_0, 4, 16;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x564076b5d2a0_0;
    %pad/s 32;
    %cmpi/s 4294934528, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 32768, 0, 16;
    %load/vec4 v0x564076b5d0c0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b5d390_0, 4, 16;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x564076b5d2a0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x564076b5d0c0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b5d390_0, 4, 16;
T_18.5 ;
T_18.3 ;
    %load/vec4 v0x564076b5d0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5d0c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x564076b5d4d0;
T_19 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b60680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b60820, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b5e770, 0, 4;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x564076b5e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.9, 5;
    %load/vec4 v0x564076b604c0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x564076b5f220_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/getv/s 3, v0x564076b5f220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b60820, 0, 4;
    %load/vec4 v0x564076b605a0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x564076b5f220_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b60820, 0, 4;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_19.10 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_19.12 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.13, 5;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %pad/s 37;
    %pad/s 40;
    %muli 8, 0, 40;
    %pad/s 41;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b60820, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b60820, 0, 4;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_19.12;
T_19.13 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_19.10;
T_19.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_19.14 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.15, 5;
    %load/vec4 v0x564076b60300_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x564076b5f220_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b5e770, 0, 4;
    %load/vec4 v0x564076b603e0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x564076b5f220_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %pad/s 37;
    %pad/s 40;
    %muli 8, 0, 40;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b5e770, 0, 4;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_19.14;
T_19.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_19.16 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_19.18 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.19, 5;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5e770, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b5e770, 0, 4;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_19.18;
T_19.19 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_19.16;
T_19.17 ;
T_19.6 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x564076b5d4d0;
T_20 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b60680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b5f5f0, 0, 4;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_20.6 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_20.8 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.9, 5;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b600c0, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b5f5f0, 0, 4;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_20.8;
T_20.9 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_20.6;
T_20.7 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x564076b5d4d0;
T_21 ;
    %wait E_0x564076b5de90;
    %load/vec4 v0x564076b5e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.5, 5;
    %pushi/vec4 9, 0, 33;
    %load/vec4 v0x564076b5e6a0_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564076b5f220_0;
    %pad/u 33;
    %load/vec4 v0x564076b5f350_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x564076b5e6a0_0;
    %pad/u 33;
    %subi 9, 0, 33;
    %pushi/vec4 16, 0, 33;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 17, 0, 34;
    %load/vec4 v0x564076b5e6a0_0;
    %pad/u 34;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564076b5f220_0;
    %pad/u 34;
    %load/vec4 v0x564076b5f350_0;
    %pad/u 34;
    %add;
    %load/vec4 v0x564076b5e6a0_0;
    %pad/u 34;
    %subi 17, 0, 34;
    %pushi/vec4 16, 0, 34;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.6, 9;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b60820, 4;
    %pad/s 16;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5e770, 4;
    %pad/s 16;
    %mul;
    %store/vec4 v0x564076b60240_0, 0, 16;
    %load/vec4 v0x564076b60240_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x564076b60240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x564076b600c0, 4, 0;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x564076b5e6a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564076b5f220_0;
    %load/vec4 v0x564076b5f350_0;
    %add;
    %load/vec4 v0x564076b5e6a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b60820, 4;
    %pad/s 16;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5e770, 4;
    %pad/s 16;
    %mul;
    %store/vec4 v0x564076b60240_0, 0, 16;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5f5f0, 4;
    %load/vec4 v0x564076b60240_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x564076b60240_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x564076b600c0, 4, 0;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564076b60240_0, 0, 16;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5f5f0, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x564076b600c0, 4, 0;
T_21.9 ;
T_21.7 ;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564076b60240_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_21.10 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_21.12 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.13, 5;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5f5f0, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x564076b600c0, 4, 0;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_21.12;
T_21.13 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_21.10;
T_21.11 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x564076b5d4d0;
T_22 ;
    %wait E_0x564076b42900;
    %load/vec4 v0x564076b5f510_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_22.0, 5;
    %load/vec4 v0x564076b5f510_0;
    %store/vec4 v0x564076b60740_0, 0, 6;
    %load/vec4 v0x564076b5f510_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x564076b5f430_0, 0, 6;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x564076b5f510_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x564076b60740_0, 0, 6;
    %load/vec4 v0x564076b5f510_0;
    %store/vec4 v0x564076b5f430_0, 0, 6;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 34;
    %cmpi/s 168, 0, 34;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b5f220_0;
    %store/vec4 v0x564076b60180_0, 4, 1;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x564076b5f350_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564076b5f220_0;
    %sub;
    %cmp/s;
    %jmp/0xz T_22.7, 5;
    %load/vec4 v0x564076b5f220_0;
    %load/vec4 v0x564076b5f350_0;
    %add;
    %load/vec4 v0x564076b60740_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_22.8, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5f5f0, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b60180_0, 4, 21;
T_22.8 ;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_22.10 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.11, 5;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564076b5f220_0;
    %sub;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_22.12 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.13, 5;
    %load/vec4 v0x564076b5f220_0;
    %load/vec4 v0x564076b5f350_0;
    %add;
    %load/vec4 v0x564076b5f430_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_22.14, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5f5f0, 4;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b60180_0, 4, 21;
T_22.14 ;
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_22.12;
T_22.13 ;
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_22.10;
T_22.11 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x564076b5d4d0;
T_23 ;
    %wait E_0x564076b429d0;
    %pushi/vec4 8, 0, 33;
    %load/vec4 v0x564076b5e6a0_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564076b5e6a0_0;
    %pad/u 34;
    %cmpi/u 18, 0, 34;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call 6 162 "$write", "systolic: %d\012", v0x564076b5e6a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.3, 5;
    %load/vec4 v0x564076b604c0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x564076b5f220_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %vpi_call 6 164 "$write", "%d", S<0,vec4,s8> {1 0 0};
    %vpi_call 6 165 "$write", " " {0 0 0};
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %vpi_call 6 167 "$write", "\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_23.6 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.7, 5;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b60820, 4;
    %vpi_call 6 179 "$write", "%d", S<0,vec4,s8> {1 0 0};
    %vpi_call 6 180 "$write", " " {0 0 0};
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_23.6;
T_23.7 ;
    %vpi_call 6 182 "$write", "\012" {0 0 0};
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %vpi_call 6 184 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_23.8 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_23.10 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.11, 5;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b5e770, 4;
    %vpi_call 6 187 "$write", "%d", S<0,vec4,s8> {1 0 0};
    %vpi_call 6 188 "$write", " " {0 0 0};
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_23.10;
T_23.11 ;
    %vpi_call 6 190 "$write", "\012" {0 0 0};
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_23.8;
T_23.9 ;
    %vpi_call 6 192 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
T_23.12 ;
    %load/vec4 v0x564076b5f220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
T_23.14 ;
    %load/vec4 v0x564076b5f350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.15, 5;
    %load/vec4 v0x564076b5f220_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x564076b5f350_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x564076b600c0, 4;
    %vpi_call 6 195 "$write", "%d", S<0,vec4,s21> {1 0 0};
    %vpi_call 6 196 "$write", " " {0 0 0};
    %load/vec4 v0x564076b5f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f350_0, 0, 32;
    %jmp T_23.14;
T_23.15 ;
    %vpi_call 6 198 "$write", "\012" {0 0 0};
    %load/vec4 v0x564076b5f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b5f220_0, 0, 32;
    %jmp T_23.12;
T_23.13 ;
    %vpi_call 6 200 "$write", "\012" {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x564076b61430;
T_24 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b62500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564076b625d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564076b62100_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x564076b61f70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564076b622c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x564076b61bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564076b62770_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x564076b62690_0;
    %assign/vec4 v0x564076b625d0_0, 0;
    %load/vec4 v0x564076b621e0_0;
    %assign/vec4 v0x564076b62100_0, 0;
    %load/vec4 v0x564076b62060_0;
    %assign/vec4 v0x564076b61f70_0, 0;
    %load/vec4 v0x564076b62380_0;
    %assign/vec4 v0x564076b622c0_0, 0;
    %load/vec4 v0x564076b61cc0_0;
    %assign/vec4 v0x564076b61bb0_0, 0;
    %load/vec4 v0x564076b62830_0;
    %assign/vec4 v0x564076b62770_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x564076b61430;
T_25 ;
    %wait E_0x564076b61b40;
    %load/vec4 v0x564076b625d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564076b62690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62830_0, 0, 1;
    %jmp T_25.5;
T_25.0 ;
    %load/vec4 v0x564076b628f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564076b62690_0, 0, 3;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564076b62690_0, 0, 3;
T_25.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62830_0, 0, 1;
    %jmp T_25.5;
T_25.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564076b62690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62830_0, 0, 1;
    %jmp T_25.5;
T_25.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564076b62690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62830_0, 0, 1;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v0x564076b622c0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564076b62100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564076b62690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b62830_0, 0, 1;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564076b62690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62830_0, 0, 1;
T_25.9 ;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x564076b61430;
T_26 ;
    %wait E_0x564076b61ae0;
    %load/vec4 v0x564076b625d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x564076b61cc0_0, 0, 7;
    %jmp T_26.5;
T_26.0 ;
    %load/vec4 v0x564076b628f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x564076b61cc0_0, 0, 7;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x564076b61bb0_0;
    %store/vec4 v0x564076b61cc0_0, 0, 7;
T_26.7 ;
    %jmp T_26.5;
T_26.1 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x564076b61cc0_0, 0, 7;
    %jmp T_26.5;
T_26.2 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x564076b61cc0_0, 0, 7;
    %jmp T_26.5;
T_26.3 ;
    %load/vec4 v0x564076b61bb0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_26.8, 4;
    %load/vec4 v0x564076b61bb0_0;
    %store/vec4 v0x564076b61cc0_0, 0, 7;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x564076b61bb0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x564076b61cc0_0, 0, 7;
T_26.9 ;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x564076b61430;
T_27 ;
    %wait E_0x564076b61a70;
    %load/vec4 v0x564076b625d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b61d80_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564076b62060_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b62380_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564076b621e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62440_0, 0, 1;
    %jmp T_27.5;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b61d80_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564076b62060_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b62380_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564076b621e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62440_0, 0, 1;
    %jmp T_27.5;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b61d80_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564076b62060_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b62380_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564076b621e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62440_0, 0, 1;
    %jmp T_27.5;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b61d80_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564076b62060_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b62380_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564076b621e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62440_0, 0, 1;
    %jmp T_27.5;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b61d80_0, 0, 1;
    %load/vec4 v0x564076b61f70_0;
    %addi 1, 0, 9;
    %store/vec4 v0x564076b62060_0, 0, 9;
    %load/vec4 v0x564076b61f70_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.6, 5;
    %load/vec4 v0x564076b622c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b62380_0, 0, 6;
    %load/vec4 v0x564076b62100_0;
    %addi 1, 0, 2;
    %store/vec4 v0x564076b621e0_0, 0, 2;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x564076b622c0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x564076b62380_0, 0, 6;
    %load/vec4 v0x564076b62100_0;
    %store/vec4 v0x564076b621e0_0, 0, 2;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b62440_0, 0, 1;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b62380_0, 0, 6;
    %load/vec4 v0x564076b62100_0;
    %store/vec4 v0x564076b621e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b62440_0, 0, 1;
T_27.7 ;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x564076b62b50;
T_28 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b644f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564076b64090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564076b641f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564076b64370_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x564076b639a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x564076b63b60_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x564076b63d20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564076b63480_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564076b63620_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564076b637e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x564076b64130_0;
    %assign/vec4 v0x564076b64090_0, 0;
    %load/vec4 v0x564076b642b0_0;
    %assign/vec4 v0x564076b641f0_0, 0;
    %load/vec4 v0x564076b64430_0;
    %assign/vec4 v0x564076b64370_0, 0;
    %load/vec4 v0x564076b63a80_0;
    %assign/vec4 v0x564076b639a0_0, 0;
    %load/vec4 v0x564076b63c40_0;
    %assign/vec4 v0x564076b63b60_0, 0;
    %load/vec4 v0x564076b63e00_0;
    %assign/vec4 v0x564076b63d20_0, 0;
    %load/vec4 v0x564076b63540_0;
    %assign/vec4 v0x564076b63480_0, 0;
    %load/vec4 v0x564076b63700_0;
    %assign/vec4 v0x564076b63620_0, 0;
    %load/vec4 v0x564076b638c0_0;
    %assign/vec4 v0x564076b637e0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x564076b62b50;
T_29 ;
    %wait E_0x564076b62f50;
    %load/vec4 v0x564076b63ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x564076b630a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b64130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_29.5 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_29.6, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b63190_0;
    %store/vec4 v0x564076b63a80_0, 4, 1;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_29.5;
T_29.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b63540_0, 0, 6;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_29.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b64130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_29.9 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.10, 5;
    %load/vec4 v0x564076b63190_0;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_29.11, 5;
    %load/vec4 v0x564076b63370_0;
    %load/vec4 v0x564076b63190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63a80_0, 4, 16;
    %jmp T_29.12;
T_29.11 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63a80_0, 4, 16;
T_29.12 ;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_29.9;
T_29.10 ;
    %load/vec4 v0x564076b63260_0;
    %store/vec4 v0x564076b63540_0, 0, 6;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b64130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_29.13 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.14, 5;
    %load/vec4 v0x564076b63190_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_29.15, 5;
    %load/vec4 v0x564076b63370_0;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63a80_0, 4, 16;
    %jmp T_29.16;
T_29.15 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63a80_0, 4, 16;
T_29.16 ;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_29.13;
T_29.14 ;
    %load/vec4 v0x564076b63260_0;
    %store/vec4 v0x564076b63540_0, 0, 6;
T_29.8 ;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b64130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_29.17 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_29.18, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b63190_0;
    %store/vec4 v0x564076b63a80_0, 4, 1;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_29.17;
T_29.18 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b63540_0, 0, 6;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x564076b62b50;
T_30 ;
    %wait E_0x564076b62f50;
    %load/vec4 v0x564076b63ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x564076b630a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b642b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b63190_0;
    %store/vec4 v0x564076b63c40_0, 4, 1;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b63700_0, 0, 6;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_30.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b642b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_30.10 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_30.11, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b63190_0;
    %store/vec4 v0x564076b63c40_0, 4, 1;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_30.10;
T_30.11 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b63700_0, 0, 6;
    %jmp T_30.9;
T_30.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b642b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_30.12 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.13, 5;
    %load/vec4 v0x564076b63190_0;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.14, 5;
    %load/vec4 v0x564076b63370_0;
    %load/vec4 v0x564076b63190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63c40_0, 4, 16;
    %jmp T_30.15;
T_30.14 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63c40_0, 4, 16;
T_30.15 ;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_30.12;
T_30.13 ;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x564076b63700_0, 0, 6;
T_30.9 ;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b642b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_30.18 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.19, 5;
    %load/vec4 v0x564076b63190_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_30.20, 5;
    %load/vec4 v0x564076b63370_0;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63c40_0, 4, 16;
    %jmp T_30.21;
T_30.20 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63c40_0, 4, 16;
T_30.21 ;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_30.18;
T_30.19 ;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x564076b63700_0, 0, 6;
    %jmp T_30.17;
T_30.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b642b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_30.22 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_30.23, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b63190_0;
    %store/vec4 v0x564076b63c40_0, 4, 1;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_30.22;
T_30.23 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b63700_0, 0, 6;
T_30.17 ;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b642b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_30.24 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_30.25, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b63190_0;
    %store/vec4 v0x564076b63c40_0, 4, 1;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_30.24;
T_30.25 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b63700_0, 0, 6;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x564076b62b50;
T_31 ;
    %wait E_0x564076b62f50;
    %load/vec4 v0x564076b63ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x564076b630a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b64430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_31.5 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_31.6, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b63190_0;
    %store/vec4 v0x564076b63e00_0, 4, 1;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_31.5;
T_31.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b638c0_0, 0, 6;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_31.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b64430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_31.9 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.10, 5;
    %load/vec4 v0x564076b63190_0;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.11, 5;
    %load/vec4 v0x564076b63370_0;
    %load/vec4 v0x564076b63190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63e00_0, 4, 16;
    %jmp T_31.12;
T_31.11 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63e00_0, 4, 16;
T_31.12 ;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_31.9;
T_31.10 ;
    %load/vec4 v0x564076b63260_0;
    %store/vec4 v0x564076b638c0_0, 0, 6;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b64430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_31.13 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.14, 5;
    %load/vec4 v0x564076b63190_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_31.15, 5;
    %load/vec4 v0x564076b63370_0;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %load/vec4 v0x564076b63260_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63e00_0, 4, 16;
    %jmp T_31.16;
T_31.15 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x564076b63190_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x564076b63e00_0, 4, 16;
T_31.16 ;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_31.13;
T_31.14 ;
    %load/vec4 v0x564076b63260_0;
    %store/vec4 v0x564076b638c0_0, 0, 6;
T_31.8 ;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b64430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
T_31.17 ;
    %load/vec4 v0x564076b63190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_31.18, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564076b63190_0;
    %store/vec4 v0x564076b63e00_0, 4, 1;
    %load/vec4 v0x564076b63190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b63190_0, 0, 32;
    %jmp T_31.17;
T_31.18 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564076b638c0_0, 0, 6;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x564076b594b0;
T_32 ;
    %wait E_0x564076b429d0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564076b64a50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564076b64a50_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %vpi_call 3 170 "$write", "top: %d\012", v0x564076b64a50_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x564076b64c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %load/vec4 v0x564076b64dd0_0;
    %pushi/vec4 8, 0, 34;
    %load/vec4 v0x564076b64c30_0;
    %pad/s 34;
    %sub;
    %muli 21, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 20, 0, 36;
    %part/s 21;
    %vpi_call 3 171 "$write", "%d", S<0,vec4,s21> {1 0 0};
    %load/vec4 v0x564076b64c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %vpi_call 3 172 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
T_32.4 ;
    %load/vec4 v0x564076b64c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.5, 5;
    %load/vec4 v0x564076b64ee0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564076b64c30_0;
    %sub;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 3 173 "$write", "%d", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x564076b64c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
    %jmp T_32.4;
T_32.5 ;
    %vpi_call 3 174 "$write", "\012" {0 0 0};
    %vpi_call 3 175 "$write", "%b %d", v0x564076b65bd0_0, v0x564076b65600_0 {0 0 0};
    %vpi_call 3 176 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
T_32.6 ;
    %load/vec4 v0x564076b64c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.7, 5;
    %load/vec4 v0x564076b65870_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564076b64c30_0;
    %sub;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 3 177 "$write", "%d", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x564076b64c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
    %jmp T_32.6;
T_32.7 ;
    %vpi_call 3 178 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
T_32.8 ;
    %load/vec4 v0x564076b64c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.9, 5;
    %load/vec4 v0x564076b65940_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564076b64c30_0;
    %sub;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 3 179 "$write", "%d", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x564076b64c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
    %jmp T_32.8;
T_32.9 ;
    %vpi_call 3 180 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
T_32.10 ;
    %load/vec4 v0x564076b64c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.11, 5;
    %load/vec4 v0x564076b65a10_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564076b64c30_0;
    %sub;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 3 181 "$write", "%d", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x564076b64c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b64c30_0, 0, 32;
    %jmp T_32.10;
T_32.11 ;
    %vpi_call 3 182 "$write", "\012" {0 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x564076b662e0;
T_33 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b673a0_0;
    %inv;
    %load/vec4 v0x564076b67930_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x564076b67220_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x564076b67770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b67440, 0, 4;
    %jmp T_33.7;
T_33.2 ;
    %load/vec4 v0x564076b67850_0;
    %ix/getv 3, v0x564076b67770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b67440, 0, 4;
    %jmp T_33.7;
T_33.3 ;
    %load/vec4 v0x564076b67850_0;
    %ix/getv 3, v0x564076b67770_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b67440, 4, 5;
    %jmp T_33.7;
T_33.4 ;
    %load/vec4 v0x564076b67850_0;
    %ix/getv 3, v0x564076b67770_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b67440, 4, 5;
    %jmp T_33.7;
T_33.5 ;
    %load/vec4 v0x564076b67850_0;
    %ix/getv 3, v0x564076b67770_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b67440, 4, 5;
    %jmp T_33.7;
T_33.7 ;
    %pop/vec4 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x564076b662e0;
T_34 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b673a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %ix/getv 4, v0x564076b67550_0;
    %load/vec4a v0x564076b67440, 4;
    %assign/vec4 v0x564076b67120_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x564076b662e0;
T_35 ;
    %wait E_0x564076b66630;
    %load/vec4 v0x564076b67120_0;
    %store/vec4 v0x564076b67660_0, 0, 32;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x564076b67af0;
T_36 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b68af0_0;
    %inv;
    %load/vec4 v0x564076b69060_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x564076b68990_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x564076b68ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b68b90, 0, 4;
    %jmp T_36.7;
T_36.2 ;
    %load/vec4 v0x564076b68f80_0;
    %ix/getv 3, v0x564076b68ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b68b90, 0, 4;
    %jmp T_36.7;
T_36.3 ;
    %load/vec4 v0x564076b68f80_0;
    %ix/getv 3, v0x564076b68ea0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b68b90, 4, 5;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v0x564076b68f80_0;
    %ix/getv 3, v0x564076b68ea0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b68b90, 4, 5;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v0x564076b68f80_0;
    %ix/getv 3, v0x564076b68ea0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b68b90, 4, 5;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x564076b67af0;
T_37 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b68af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %ix/getv 4, v0x564076b68c80_0;
    %load/vec4a v0x564076b68b90, 4;
    %assign/vec4 v0x564076b68890_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x564076b67af0;
T_38 ;
    %wait E_0x564076b67da0;
    %load/vec4 v0x564076b68890_0;
    %store/vec4 v0x564076b68d90_0, 0, 32;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x564076b69220;
T_39 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6a240_0;
    %inv;
    %load/vec4 v0x564076b6a7d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x564076b6a0c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x564076b6a610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6a2e0, 0, 4;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v0x564076b6a6f0_0;
    %ix/getv 3, v0x564076b6a610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6a2e0, 0, 4;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v0x564076b6a6f0_0;
    %ix/getv 3, v0x564076b6a610_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6a2e0, 4, 5;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v0x564076b6a6f0_0;
    %ix/getv 3, v0x564076b6a610_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6a2e0, 4, 5;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v0x564076b6a6f0_0;
    %ix/getv 3, v0x564076b6a610_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6a2e0, 4, 5;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x564076b69220;
T_40 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6a240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %ix/getv 4, v0x564076b6a3f0_0;
    %load/vec4a v0x564076b6a2e0, 4;
    %assign/vec4 v0x564076b69fc0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x564076b69220;
T_41 ;
    %wait E_0x564076b694d0;
    %load/vec4 v0x564076b69fc0_0;
    %store/vec4 v0x564076b6a500_0, 0, 32;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x564076b6a990;
T_42 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6baa0_0;
    %inv;
    %load/vec4 v0x564076b6c010_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x564076b6b830_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x564076b6be50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6bb40, 0, 4;
    %jmp T_42.7;
T_42.2 ;
    %load/vec4 v0x564076b6bf30_0;
    %ix/getv 3, v0x564076b6be50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6bb40, 0, 4;
    %jmp T_42.7;
T_42.3 ;
    %load/vec4 v0x564076b6bf30_0;
    %ix/getv 3, v0x564076b6be50_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6bb40, 4, 5;
    %jmp T_42.7;
T_42.4 ;
    %load/vec4 v0x564076b6bf30_0;
    %ix/getv 3, v0x564076b6be50_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6bb40, 4, 5;
    %jmp T_42.7;
T_42.5 ;
    %load/vec4 v0x564076b6bf30_0;
    %ix/getv 3, v0x564076b6be50_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6bb40, 4, 5;
    %jmp T_42.7;
T_42.7 ;
    %pop/vec4 1;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x564076b6a990;
T_43 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6baa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %ix/getv 4, v0x564076b6bc30_0;
    %load/vec4a v0x564076b6bb40, 4;
    %assign/vec4 v0x564076b6b730_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x564076b6a990;
T_44 ;
    %wait E_0x564076b6ac40;
    %load/vec4 v0x564076b6b730_0;
    %store/vec4 v0x564076b6bd40_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x564076b6c1d0;
T_45 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6ccf0_0;
    %inv;
    %load/vec4 v0x564076b6d260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x564076b6d150_0;
    %ix/getv 3, v0x564076b6d040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6cd90, 0, 4;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x564076b6c1d0;
T_46 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6ccf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %ix/getv 4, v0x564076b6ce30_0;
    %load/vec4a v0x564076b6cd90, 4;
    %assign/vec4 v0x564076b6cb30_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x564076b6c1d0;
T_47 ;
    %wait E_0x564076b6c440;
    %load/vec4 v0x564076b6cb30_0;
    %store/vec4 v0x564076b6cf60_0, 0, 128;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x564076b6d420;
T_48 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6e170_0;
    %inv;
    %load/vec4 v0x564076b6e6e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x564076b6e5d0_0;
    %ix/getv 3, v0x564076b6e4c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6e210, 0, 4;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x564076b6d420;
T_49 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6e170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %ix/getv 4, v0x564076b6e2b0_0;
    %load/vec4a v0x564076b6e210, 4;
    %assign/vec4 v0x564076b6dfb0_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x564076b6d420;
T_50 ;
    %wait E_0x564076b6d870;
    %load/vec4 v0x564076b6dfb0_0;
    %store/vec4 v0x564076b6e3e0_0, 0, 128;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x564076b6e8a0;
T_51 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6f5f0_0;
    %inv;
    %load/vec4 v0x564076b6fb60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x564076b6fa50_0;
    %ix/getv 3, v0x564076b6f940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564076b6f690, 0, 4;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x564076b6e8a0;
T_52 ;
    %wait E_0x564076b429d0;
    %load/vec4 v0x564076b6f5f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %ix/getv 4, v0x564076b6f730_0;
    %load/vec4a v0x564076b6f690, 4;
    %assign/vec4 v0x564076b6f430_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x564076b6e8a0;
T_53 ;
    %wait E_0x564076b6ecf0;
    %load/vec4 v0x564076b6f430_0;
    %store/vec4 v0x564076b6f860_0, 0, 128;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x564076acdf10;
T_54 ;
    %vpi_call 2 201 "$dumpfile", "tpu.vcd" {0 0 0};
    %vpi_call 2 202 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564076acdf10 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x564076acdf10;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b71c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b6fd20_0, 0, 1;
    %delay 50, 0;
T_55.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_55.1, 8;
    %delay 50, 0;
    %load/vec4 v0x564076b6fd20_0;
    %inv;
    %store/vec4 v0x564076b6fd20_0, 0, 1;
    %jmp T_55.0;
T_55.1 ;
    %end;
    .thread T_55;
    .scope S_0x564076acdf10;
T_56 ;
    %vpi_call 2 245 "$readmemb", "mat1.txt", v0x564076b702f0 {0 0 0};
    %vpi_call 2 246 "$readmemb", "mat2.txt", v0x564076b703b0 {0 0 0};
    %vpi_call 2 247 "$readmemb", "golden1.txt", v0x564076b6fec0 {0 0 0};
    %vpi_call 2 248 "$readmemb", "golden2.txt", v0x564076b6ff60 {0 0 0};
    %vpi_call 2 249 "$readmemb", "golden3.txt", v0x564076b70020 {0 0 0};
    %delay 100, 0;
    %fork TD_test_tpu.data2sram, S_0x5640769ce9f0;
    %join;
    %fork TD_test_tpu.golden_transform, S_0x564076b59230;
    %join;
    %vpi_call 2 255 "$write", "|\012" {0 0 0};
    %vpi_call 2 256 "$write", "Three input groups of matrix\012" {0 0 0};
    %vpi_call 2 257 "$write", "|\012" {0 0 0};
    %fork TD_test_tpu.display_data, S_0x5640769cf230;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b72050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b6fde0_0, 0, 32;
    %wait E_0x564076a921a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b71c90_0, 0, 1;
    %wait E_0x564076a921a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b71c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564076b72050_0, 0, 1;
    %wait E_0x564076a921a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564076b72050_0, 0, 1;
T_56.0 ;
    %load/vec4 v0x564076b71fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_56.1, 8;
    %wait E_0x564076a921a0;
    %load/vec4 v0x564076b6fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b6fde0_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_56.2 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_56.3, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %cmp/e;
    %jmp/0xz  T_56.4, 4;
    %vpi_call 2 287 "$write", "sram #c0 address: %d PASS!!\012", &PV<v0x564076b70130_0, 0, 6> {0 0 0};
    %jmp T_56.5;
T_56.4 ;
    %vpi_call 2 289 "$write", "You have wrong answer in the sram #c0 !!!\012\012" {0 0 0};
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %parti/s 16, 64, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %parti/s 16, 48, 7;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %parti/s 16, 32, 7;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %parti/s 16, 16, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6cd90, 4;
    %parti/s 16, 0, 2;
    %vpi_call 2 290 "$write", "Your answer at address %d is \012%d %d %d %d %d %d %d %d \012", &PV<v0x564076b70130_0, 0, 6>, S<7,vec4,s16>, S<6,vec4,s16>, S<5,vec4,s16>, S<4,vec4,s16>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {8 0 0};
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 16, 64, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 16, 48, 7;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 16, 32, 7;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 16, 16, 6;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72140, 4;
    %parti/s 16, 0, 2;
    %vpi_call 2 291 "$write", "But the golden answer is  \012%d %d %d %d %d %d %d %d \012", S<7,vec4,s16>, S<6,vec4,s16>, S<5,vec4,s16>, S<4,vec4,s16>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {8 0 0};
    %vpi_call 2 292 "$finish" {0 0 0};
T_56.5 ;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_56.2;
T_56.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_56.6 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_56.7, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72200, 4;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6e210, 4;
    %cmp/e;
    %jmp/0xz  T_56.8, 4;
    %vpi_call 2 297 "$write", "sram #c1 address: %d PASS!!\012", &PV<v0x564076b70130_0, 0, 6> {0 0 0};
    %jmp T_56.9;
T_56.8 ;
    %vpi_call 2 299 "$write", "You have wrong answer in the sram #c1 !!!\012\012" {0 0 0};
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6e210, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6e210, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6e210, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6e210, 4;
    %parti/s 16, 64, 8;
    %vpi_call 2 300 "$write", "Your answer at address %d is \012%d %d %d %d  \012", &PV<v0x564076b70130_0, 0, 6>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72200, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72200, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72200, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b72200, 4;
    %parti/s 16, 64, 8;
    %vpi_call 2 301 "$write", "But the golden answer is  \012%d %d %d %d \012", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %vpi_call 2 302 "$finish" {0 0 0};
T_56.9 ;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_56.6;
T_56.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
T_56.10 ;
    %load/vec4 v0x564076b70130_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_56.11, 5;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b722c0, 4;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6f690, 4;
    %cmp/e;
    %jmp/0xz  T_56.12, 4;
    %vpi_call 2 307 "$write", "sram #c1 address: %d PASS!!\012", &PV<v0x564076b70130_0, 0, 6> {0 0 0};
    %jmp T_56.13;
T_56.12 ;
    %vpi_call 2 309 "$write", "You have wrong answer in the sram #c2 !!!\012\012" {0 0 0};
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6f690, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6f690, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6f690, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b6f690, 4;
    %parti/s 16, 64, 8;
    %vpi_call 2 310 "$write", "Your answer at address %d is \012%d %d %d %d  \012", &PV<v0x564076b70130_0, 0, 6>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b722c0, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b722c0, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b722c0, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x564076b70130_0;
    %load/vec4a v0x564076b722c0, 4;
    %parti/s 16, 64, 8;
    %vpi_call 2 311 "$write", "But the golden answer is  \012%d %d %d %d \012", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %vpi_call 2 312 "$finish" {0 0 0};
T_56.13 ;
    %load/vec4 v0x564076b70130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564076b70130_0, 0, 32;
    %jmp T_56.10;
T_56.11 ;
    %vpi_call 2 317 "$display", "Total cycle count C after three matrix evaluation = %d.", v0x564076b6fde0_0 {0 0 0};
    %delay 50, 0;
    %vpi_call 2 318 "$finish" {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test_tpu.v";
    "tpu_top.v";
    "addr_sel.v";
    "quantize.v";
    "systolic.v";
    "systolic_controll.v";
    "write_out.v";
    "sram_256x32b.v";
    "sram_16x128b.v";
