// Seed: 1060079323
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4
);
  wire id_6;
  id_7(
      .id_0(('b0) && id_1), .id_1(id_1), .id_2(1)
  );
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6,
    input wire id_7,
    input supply1 id_8,
    output uwire id_9
);
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_6,
      id_1,
      id_9
  );
  assign modCall_1.id_4 = 0;
  wire id_11;
endmodule
