{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@152:162@HdlIdDef", "wire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\nwire up_reset_synchronizer;\nwire up_event_frame_alignment_error;\nwire up_event_unexpected_lane_state_error;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@154:164", "wire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\nwire up_reset_synchronizer;\nwire up_event_frame_alignment_error;\nwire up_event_unexpected_lane_state_error;\n\nsync_event #(\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@155:165", "wire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\nwire up_reset_synchronizer;\nwire up_event_frame_alignment_error;\nwire up_event_unexpected_lane_state_error;\n\nsync_event #(\n  .NUM_OF_EVENTS (2)\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@147:157", "wire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@151:161", "wire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\nwire up_reset_synchronizer;\nwire up_event_frame_alignment_error;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@150:160", "\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\nwire up_reset_synchronizer;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@149:159", "wire [4:0] up_irq_trigger;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\n"]], "Diff Content": {"Delete": [[157, "wire [7:0] up_cfg_frame_align_err_threshold;\n"]], "Add": []}}