

================================================================
== Vitis HLS Report for 'ThreadPE'
================================================================
* Date:           Thu Dec 21 15:30:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        PHC_v23_v16_NPC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k410t-fbg900-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.028 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1   |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_120_1  |        3|        3|         1|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 20 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 37 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 29 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 38 39 42 
34 --> 35 37 
35 --> 36 
36 --> 37 
37 --> 
38 --> 37 
39 --> 40 
40 --> 41 
41 --> 37 
42 --> 37 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Q_switchConst_IGBT_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %Q_switchConst_IGBT"   --->   Operation 43 'read' 'Q_switchConst_IGBT_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read4683 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 44 'read' 'p_read4683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read4582 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read45"   --->   Operation 45 'read' 'p_read4582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read4481 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %p_read44"   --->   Operation 46 'read' 'p_read4481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read4380 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read43"   --->   Operation 47 'read' 'p_read4380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read4279 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read42"   --->   Operation 48 'read' 'p_read4279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read4178 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %p_read41"   --->   Operation 49 'read' 'p_read4178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_812 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read99"   --->   Operation 50 'read' 'p_read_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_813 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read98"   --->   Operation 51 'read' 'p_read_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read4075 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read40"   --->   Operation 52 'read' 'p_read4075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_814 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read39"   --->   Operation 53 'read' 'p_read_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_815 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read38"   --->   Operation 54 'read' 'p_read_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%helper_assignment_number_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %helper_assignment_number"   --->   Operation 55 'read' 'helper_assignment_number_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read3771 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %p_read37"   --->   Operation 56 'read' 'p_read3771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read3370 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read33"   --->   Operation 57 'read' 'p_read3370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read3269 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read32"   --->   Operation 58 'read' 'p_read3269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read3068 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30"   --->   Operation 59 'read' 'p_read3068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_816 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29"   --->   Operation 60 'read' 'p_read_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_817 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read28"   --->   Operation 61 'read' 'p_read_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read3165 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31"   --->   Operation 62 'read' 'p_read3165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read8264 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read82"   --->   Operation 63 'read' 'p_read8264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read8163 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read81"   --->   Operation 64 'read' 'p_read8163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read8062 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read80"   --->   Operation 65 'read' 'p_read8062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read2761 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27"   --->   Operation 66 'read' 'p_read2761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read2660 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26"   --->   Operation 67 'read' 'p_read2660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read2559 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25"   --->   Operation 68 'read' 'p_read2559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read2458 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 69 'read' 'p_read2458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read2357 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23"   --->   Operation 70 'read' 'p_read2357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read2256 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22"   --->   Operation 71 'read' 'p_read2256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read2155 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21"   --->   Operation 72 'read' 'p_read2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read2054 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 73 'read' 'p_read2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_818 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 74 'read' 'p_read_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_819 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 75 'read' 'p_read_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read1751 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 76 'read' 'p_read1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read1650 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 77 'read' 'p_read1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read1549 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 78 'read' 'p_read1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read1448 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 79 'read' 'p_read1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_read1347 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 80 'read' 'p_read1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_read1246 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 81 'read' 'p_read1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_read1145 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 82 'read' 'p_read1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_read1044 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 83 'read' 'p_read1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read943 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 84 'read' 'p_read943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read842 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 85 'read' 'p_read842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read741 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 86 'read' 'p_read741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read640 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 87 'read' 'p_read640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_read539 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 88 'read' 'p_read539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read338 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 89 'read' 'p_read338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read237 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2"   --->   Operation 90 'read' 'p_read237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_read436 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 91 'read' 'p_read436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_read135 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 92 'read' 'p_read135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_read34 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 93 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read46_cast = sext i8 %p_read4683"   --->   Operation 94 'sext' 'p_read46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read45_cast = sext i12 %p_read4582"   --->   Operation 95 'sext' 'p_read45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read44_cast = sext i5 %p_read4481"   --->   Operation 96 'sext' 'p_read44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read43_cast = sext i8 %p_read4380"   --->   Operation 97 'sext' 'p_read43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read42_cast = sext i12 %p_read4279"   --->   Operation 98 'sext' 'p_read42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read41_cast = sext i5 %p_read4178"   --->   Operation 99 'sext' 'p_read41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i2 %GATE_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i2 %GATE_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i2 %GATE_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln8_loc = alloca i64 1"   --->   Operation 103 'alloca' 'trunc_ln8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%rhs_V_3_loc = alloca i64 1"   --->   Operation 104 'alloca' 'rhs_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_loc74 = alloca i64 1"   --->   Operation 105 'alloca' 'p_loc74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_V_1_loc = alloca i64 1"   --->   Operation 106 'alloca' 'lhs_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mux_case_03310_loc = alloca i64 1"   --->   Operation 107 'alloca' 'mux_case_03310_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mux_case_13412_loc = alloca i64 1"   --->   Operation 108 'alloca' 'mux_case_13412_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_23514_loc = alloca i64 1"   --->   Operation 109 'alloca' 'mux_case_23514_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_33616_loc = alloca i64 1"   --->   Operation 110 'alloca' 'mux_case_33616_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%index_5_loc = alloca i64 1"   --->   Operation 111 'alloca' 'index_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln7_loc = alloca i64 1"   --->   Operation 112 'alloca' 'trunc_ln7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%rhs_V_2_loc = alloca i64 1"   --->   Operation 113 'alloca' 'rhs_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 114 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V_loc = alloca i64 1"   --->   Operation 115 'alloca' 'lhs_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_08538_loc = alloca i64 1"   --->   Operation 116 'alloca' 'mux_case_08538_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_18640_loc = alloca i64 1"   --->   Operation 117 'alloca' 'mux_case_18640_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mux_case_28742_loc = alloca i64 1"   --->   Operation 118 'alloca' 'mux_case_28742_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mux_case_38844_loc = alloca i64 1"   --->   Operation 119 'alloca' 'mux_case_38844_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%index_3_loc = alloca i64 1"   --->   Operation 120 'alloca' 'index_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln6_loc = alloca i64 1"   --->   Operation 121 'alloca' 'trunc_ln6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_loc = alloca i64 1"   --->   Operation 122 'alloca' 'rhs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%index_1_loc = alloca i64 1"   --->   Operation 123 'alloca' 'index_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%lhs_loc = alloca i64 1"   --->   Operation 124 'alloca' 'lhs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%J_current_1_loc = alloca i64 1"   --->   Operation 125 'alloca' 'J_current_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_flag84_1_loc = alloca i64 1"   --->   Operation 126 'alloca' 'write_flag84_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_read37_cast = zext i5 %p_read3771"   --->   Operation 127 'zext' 'p_read37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_read2_cast = zext i1 %p_read237"   --->   Operation 128 'zext' 'p_read2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.39ns)   --->   "%assignmenttemp_V = add i8 %helper_assignment_number_read, i8 %p_read3165"   --->   Operation 131 'add' 'assignmenttemp_V' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.74ns)   --->   "%assignmentbegintemp_V = select i1 %p_read237, i8 %p_read8163, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:22]   --->   Operation 132 'select' 'assignmentbegintemp_V' <Predicate = true> <Delay = 0.74> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.74ns)   --->   "%assignmenttemp_V_1 = select i1 %p_read237, i8 %assignmenttemp_V, i8 %p_read37_cast" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:22]   --->   Operation 133 'select' 'assignmenttemp_V_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.54ns)   --->   "%icmp_ln1697 = icmp_slt  i32 %p_read_817, i32 %p_read34"   --->   Operation 134 'icmp' 'icmp_ln1697' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%QswConst_V = alloca i32 1"   --->   Operation 135 'alloca' 'QswConst_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln1697, void %while.cond.preheader, void %_ZN13ap_fixed_baseILi39ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:34]   --->   Operation 136 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%index_0 = alloca i32 1"   --->   Operation 137 'alloca' 'index_0' <Predicate = (!icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%branch_0 = alloca i32 1"   --->   Operation 138 'alloca' 'branch_0' <Predicate = (!icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.02ns)   --->   "%store_ln1697 = store i8 %p_read8264, i8 %branch_0"   --->   Operation 139 'store' 'store_ln1697' <Predicate = (!icmp_ln1697)> <Delay = 1.02>
ST_1 : Operation 140 [1/1] (1.02ns)   --->   "%store_ln1697 = store i8 %p_read8062, i8 %index_0"   --->   Operation 140 'store' 'store_ln1697' <Predicate = (!icmp_ln1697)> <Delay = 1.02>
ST_1 : Operation 141 [1/1] (1.06ns)   --->   "%store_ln1697 = store i32 %p_read_817, i32 %QswConst_V"   --->   Operation 141 'store' 'store_ln1697' <Predicate = (!icmp_ln1697)> <Delay = 1.06>
ST_1 : Operation 142 [1/1] (1.02ns)   --->   "%br_ln1697 = br void %while.cond"   --->   Operation 142 'br' 'br_ln1697' <Predicate = (!icmp_ln1697)> <Delay = 1.02>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 143 'alloca' 'i_V' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%r_V = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %xn_current_0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 144 'read' 'r_V' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%r_V_1 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %xn_current_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 145 'read' 'r_V_1' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_9 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %xn_current_3" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 146 'read' 'r_V_9' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%r_V_10 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %xn_current_4" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 147 'read' 'r_V_10' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i16 %r_V"   --->   Operation 148 'sext' 'sext_ln859' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 149 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln859, i30 15910"   --->   Operation 149 'mul' 'mul_ln859' <Predicate = (icmp_ln1697)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1316_2 = sext i16 %r_V_1"   --->   Operation 150 'sext' 'sext_ln1316_2' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %r_V_1"   --->   Operation 151 'sext' 'sext_ln1393' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 152 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1393 = mul i30 %sext_ln1393, i30 15910"   --->   Operation 152 'mul' 'mul_ln1393' <Predicate = (icmp_ln1697)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 153 [4/4] (1.82ns) (root node of the DSP)   --->   "%r_V_8 = mul i29 %sext_ln1316_2, i29 536868567"   --->   Operation 153 'mul' 'r_V_8' <Predicate = (icmp_ln1697)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i16 %r_V_9"   --->   Operation 154 'sext' 'sext_ln859_6' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 155 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln859_6, i30 15910"   --->   Operation 155 'mul' 'mul_ln859_1' <Predicate = (icmp_ln1697)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1316_7 = sext i16 %r_V_10"   --->   Operation 156 'sext' 'sext_ln1316_7' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1393_3 = sext i16 %r_V_10"   --->   Operation 157 'sext' 'sext_ln1393_3' <Predicate = (icmp_ln1697)> <Delay = 0.00>
ST_1 : Operation 158 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1393_2 = mul i30 %sext_ln1393_3, i30 15910"   --->   Operation 158 'mul' 'mul_ln1393_2' <Predicate = (icmp_ln1697)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 159 [4/4] (1.82ns) (root node of the DSP)   --->   "%r_V_17 = mul i29 %sext_ln1316_7, i29 536868567"   --->   Operation 159 'mul' 'r_V_17' <Predicate = (icmp_ln1697)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 160 [1/1] (1.02ns)   --->   "%store_ln120 = store i2 0, i2 %i_V" [../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 160 'store' 'store_ln120' <Predicate = (icmp_ln1697)> <Delay = 1.02>
ST_1 : Operation 161 [1/1] (1.06ns)   --->   "%store_ln120 = store i32 0, i32 %QswConst_V" [../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 161 'store' 'store_ln120' <Predicate = (icmp_ln1697)> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.90>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%write_flag84_0 = phi i1 1, void %arrayidx.0.0.044183.exit, i1 0, void %while.cond.preheader"   --->   Operation 162 'phi' 'write_flag84_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%QswConst_V_load_1 = load i32 %QswConst_V"   --->   Operation 163 'load' 'QswConst_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.54ns)   --->   "%icmp_ln1697_1 = icmp_slt  i32 %QswConst_V_load_1, i32 %p_read34"   --->   Operation 164 'icmp' 'icmp_ln1697_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln1697_1, void %land.rhs, void %while.cond26.preheader" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:37]   --->   Operation 165 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%index_0_load = load i8 %index_0"   --->   Operation 166 'load' 'index_0_load' <Predicate = (!icmp_ln1697_1)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln1081 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 167 'specloopname' 'specloopname_ln1081' <Predicate = (!icmp_ln1697_1)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.22ns)   --->   "%icmp_ln1081 = icmp_sgt  i8 %index_0_load, i8 %assignmentbegintemp_V"   --->   Operation 168 'icmp' 'icmp_ln1081' <Predicate = (!icmp_ln1697_1)> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln1081, void %while.cond26.preheader, void %while.body" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:37]   --->   Operation 169 'br' 'br_ln37' <Predicate = (!icmp_ln1697_1)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i8 %index_0_load" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 170 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.64ns)   --->   "%switch_ln39 = switch i2 %trunc_ln39, void %arrayidx.0.0.044183.case.3, i2 0, void %arrayidx.0.0.044183.case.0, i2 1, void %arrayidx.0.0.044183.case.1, i2 2, void %arrayidx.0.0.044183.case.2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 171 'switch' 'switch_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081)> <Delay = 0.64>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 172 'write' 'write_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081 & trunc_ln39 == 2)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx.0.0.044183.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 173 'br' 'br_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081 & trunc_ln39 == 2)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 174 'write' 'write_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081 & trunc_ln39 == 1)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx.0.0.044183.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 175 'br' 'br_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081 & trunc_ln39 == 1)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 176 'write' 'write_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081 & trunc_ln39 == 0)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx.0.0.044183.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 177 'br' 'br_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081 & trunc_ln39 == 0)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 178 'write' 'write_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081 & trunc_ln39 == 3)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx.0.0.044183.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:39]   --->   Operation 179 'br' 'br_ln39' <Predicate = (!icmp_ln1697_1 & icmp_ln1081 & trunc_ln39 == 3)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%index_0_load_2 = load i8 %index_0"   --->   Operation 180 'load' 'index_0_load_2' <Predicate = (!icmp_ln1697_1 & icmp_ln1081)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (1.06ns)   --->   "%tmp_181 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i8, i32 %p_read_816, i32 %p_read3068, i32 %p_read3269, i32 %p_read3370, i8 %index_0_load_2"   --->   Operation 181 'mux' 'tmp_181' <Predicate = (!icmp_ln1697_1 & icmp_ln1081)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.78ns)   --->   "%sub_ln859 = sub i32 %QswConst_V_load_1, i32 %tmp_181"   --->   Operation 182 'sub' 'sub_ln859' <Predicate = (!icmp_ln1697_1 & icmp_ln1081)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (1.06ns)   --->   "%store_ln37 = store i32 %sub_ln859, i32 %QswConst_V" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:37]   --->   Operation 183 'store' 'store_ln37' <Predicate = (!icmp_ln1697_1 & icmp_ln1081)> <Delay = 1.06>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%index_0_load_1 = load i8 %index_0"   --->   Operation 184 'load' 'index_0_load_1' <Predicate = (!icmp_ln1081) | (icmp_ln1697_1)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%branch_0_load = load i8 %branch_0"   --->   Operation 185 'load' 'branch_0_load' <Predicate = (!icmp_ln1081) | (icmp_ln1697_1)> <Delay = 0.00>
ST_2 : Operation 186 [2/2] (5.36ns)   --->   "%call_ln22 = call void @ThreadPE_Pipeline_TFLOOP3, i1 %write_flag84_0, i32 %QswConst_V_load_1, i8 %branch_0_load, i8 %index_0_load_1, i8 %helpedList_0, i8 %helpedList_1, i8 %helpedList_2, i8 %helpedList_3, i8 %assignmentbegintemp_V, i32 %p_read_816, i32 %p_read3068, i32 %p_read3269, i32 %p_read3370, i8 %location_0, i8 %location_1, i8 %location_2, i8 %location_3, i16 %p_read338, i16 %p_read1044, i16 %p_read1650, i16 %p_read2256, i16 %xn_current_0, i16 %p_read539, i16 %p_read1145, i16 %p_read1751, i16 %p_read2357, i16 %xn_current_1, i16 %p_read640, i16 %p_read1246, i16 %p_read_819, i16 %p_read2458, i16 %xn_current_2, i16 %p_read741, i16 %p_read1347, i16 %p_read_818, i16 %p_read2559, i16 %xn_current_3, i16 %p_read842, i16 %p_read1448, i16 %p_read2054, i16 %p_read2660, i16 %xn_current_4, i16 %p_read943, i16 %p_read1549, i16 %p_read2155, i16 %p_read2761, i16 %xn_current_5, i1 %write_flag84_1_loc, i32 %J_current_1_loc, i8 %lhs_loc, i8 %index_1_loc, i8 %rhs_loc, i2 %trunc_ln6_loc" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:22]   --->   Operation 186 'call' 'call_ln22' <Predicate = (!icmp_ln1081) | (icmp_ln1697_1)> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 187 [1/1] (1.39ns)   --->   "%add_ln75_19 = add i8 %index_0_load_2, i8 255"   --->   Operation 187 'add' 'add_ln75_19' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%location_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:42]   --->   Operation 188 'read' 'location_0_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%location_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:42]   --->   Operation 189 'read' 'location_1_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%location_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:42]   --->   Operation 190 'read' 'location_2_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%location_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_3" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:42]   --->   Operation 191 'read' 'location_3_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.06ns)   --->   "%tmp_182 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %location_0_read_1, i8 %location_1_read_1, i8 %location_2_read_1, i8 %location_3_read_1, i8 %add_ln75_19" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:42]   --->   Operation 192 'mux' 'tmp_182' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (1.06ns)   --->   "%tmp_183 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read338, i16 %p_read1044, i16 %p_read1650, i16 %p_read2256, i8 %add_ln75_19" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 193 'mux' 'tmp_183' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_0, i16 %tmp_183" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 194 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.06ns)   --->   "%tmp_184 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read539, i16 %p_read1145, i16 %p_read1751, i16 %p_read2357, i8 %add_ln75_19" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 195 'mux' 'tmp_184' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_1, i16 %tmp_184" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 196 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.06ns)   --->   "%tmp_185 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read640, i16 %p_read1246, i16 %p_read_819, i16 %p_read2458, i8 %add_ln75_19" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 197 'mux' 'tmp_185' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_2, i16 %tmp_185" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 198 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.06ns)   --->   "%tmp_186 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read741, i16 %p_read1347, i16 %p_read_818, i16 %p_read2559, i8 %add_ln75_19" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 199 'mux' 'tmp_186' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_3, i16 %tmp_186" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 200 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (1.06ns)   --->   "%tmp_187 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read842, i16 %p_read1448, i16 %p_read2054, i16 %p_read2660, i8 %add_ln75_19" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 201 'mux' 'tmp_187' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_4, i16 %tmp_187" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 202 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.06ns)   --->   "%tmp_188 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read943, i16 %p_read1549, i16 %p_read2155, i16 %p_read2761, i8 %add_ln75_19" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 203 'mux' 'tmp_188' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_5, i16 %tmp_188" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:45]   --->   Operation 204 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.02ns)   --->   "%store_ln37 = store i8 %tmp_182, i8 %branch_0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:37]   --->   Operation 205 'store' 'store_ln37' <Predicate = true> <Delay = 1.02>
ST_3 : Operation 206 [1/1] (1.02ns)   --->   "%store_ln37 = store i8 %add_ln75_19, i8 %index_0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:37]   --->   Operation 206 'store' 'store_ln37' <Predicate = true> <Delay = 1.02>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln37 = br void %while.cond" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:37]   --->   Operation 207 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.33>
ST_4 : Operation 208 [1/2] (4.33ns)   --->   "%call_ln22 = call void @ThreadPE_Pipeline_TFLOOP3, i1 %write_flag84_0, i32 %QswConst_V_load_1, i8 %branch_0_load, i8 %index_0_load_1, i8 %helpedList_0, i8 %helpedList_1, i8 %helpedList_2, i8 %helpedList_3, i8 %assignmentbegintemp_V, i32 %p_read_816, i32 %p_read3068, i32 %p_read3269, i32 %p_read3370, i8 %location_0, i8 %location_1, i8 %location_2, i8 %location_3, i16 %p_read338, i16 %p_read1044, i16 %p_read1650, i16 %p_read2256, i16 %xn_current_0, i16 %p_read539, i16 %p_read1145, i16 %p_read1751, i16 %p_read2357, i16 %xn_current_1, i16 %p_read640, i16 %p_read1246, i16 %p_read_819, i16 %p_read2458, i16 %xn_current_2, i16 %p_read741, i16 %p_read1347, i16 %p_read_818, i16 %p_read2559, i16 %xn_current_3, i16 %p_read842, i16 %p_read1448, i16 %p_read2054, i16 %p_read2660, i16 %xn_current_4, i16 %p_read943, i16 %p_read1549, i16 %p_read2155, i16 %p_read2761, i16 %xn_current_5, i1 %write_flag84_1_loc, i32 %J_current_1_loc, i8 %lhs_loc, i8 %index_1_loc, i8 %rhs_loc, i2 %trunc_ln6_loc" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:22]   --->   Operation 208 'call' 'call_ln22' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>

State 14 <SV = 12> <Delay = 0.00>

State 15 <SV = 13> <Delay = 0.00>

State 16 <SV = 14> <Delay = 0.00>

State 17 <SV = 15> <Delay = 0.00>

State 18 <SV = 16> <Delay = 2.42>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%write_flag84_1_loc_load = load i1 %write_flag84_1_loc"   --->   Operation 209 'load' 'write_flag84_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%J_current_1_loc_load = load i32 %J_current_1_loc"   --->   Operation 210 'load' 'J_current_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%lhs_loc_load = load i8 %lhs_loc"   --->   Operation 211 'load' 'lhs_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%index_1_loc_load = load i8 %index_1_loc"   --->   Operation 212 'load' 'index_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%rhs_loc_load = load i8 %rhs_loc"   --->   Operation 213 'load' 'rhs_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln6_loc_load = load i2 %trunc_ln6_loc"   --->   Operation 214 'load' 'trunc_ln6_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_24 = add i8 %lhs_loc_load, i8 1"   --->   Operation 215 'add' 'add_ln75_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 216 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln75_20 = add i8 %add_ln75_24, i8 %rhs_loc_load"   --->   Operation 216 'add' 'add_ln75_20' <Predicate = true> <Delay = 2.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 217 [1/1] (0.64ns)   --->   "%switch_ln69 = switch i2 %trunc_ln6_loc_load, void %arrayidx73.0.0.036151.case.3, i2 0, void %arrayidx73.0.0.036151.case.0, i2 1, void %arrayidx73.0.0.036151.case.1, i2 2, void %arrayidx73.0.0.036151.case.2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 217 'switch' 'switch_ln69' <Predicate = true> <Delay = 0.64>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 218 'write' 'write_ln69' <Predicate = (trunc_ln6_loc_load == 2)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 %add_ln75_20" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70]   --->   Operation 219 'write' 'write_ln70' <Predicate = (trunc_ln6_loc_load == 2)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx73.0.0.036151.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70]   --->   Operation 220 'br' 'br_ln70' <Predicate = (trunc_ln6_loc_load == 2)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 221 'write' 'write_ln69' <Predicate = (trunc_ln6_loc_load == 1)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 %add_ln75_20" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70]   --->   Operation 222 'write' 'write_ln70' <Predicate = (trunc_ln6_loc_load == 1)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx73.0.0.036151.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70]   --->   Operation 223 'br' 'br_ln70' <Predicate = (trunc_ln6_loc_load == 1)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 224 'write' 'write_ln69' <Predicate = (trunc_ln6_loc_load == 0)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 %add_ln75_20" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70]   --->   Operation 225 'write' 'write_ln70' <Predicate = (trunc_ln6_loc_load == 0)> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx73.0.0.036151.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70]   --->   Operation 226 'br' 'br_ln70' <Predicate = (trunc_ln6_loc_load == 0)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 227 'write' 'write_ln69' <Predicate = (trunc_ln6_loc_load == 3)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 %add_ln75_20" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70]   --->   Operation 228 'write' 'write_ln70' <Predicate = (trunc_ln6_loc_load == 3)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx73.0.0.036151.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70]   --->   Operation 229 'br' 'br_ln70' <Predicate = (trunc_ln6_loc_load == 3)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 2.28>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%location_0_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_0"   --->   Operation 230 'read' 'location_0_read_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%location_1_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_1"   --->   Operation 231 'read' 'location_1_read_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%location_2_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_2"   --->   Operation 232 'read' 'location_2_read_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%location_3_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_3"   --->   Operation 233 'read' 'location_3_read_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (1.06ns)   --->   "%tmp_180 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %location_0_read_2, i8 %location_1_read_2, i8 %location_2_read_2, i8 %location_3_read_2, i8 %assignmentbegintemp_V"   --->   Operation 234 'mux' 'tmp_180' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (1.22ns)   --->   "%icmp_ln1065_2 = icmp_eq  i8 %tmp_180, i8 %assignmenttemp_V_1"   --->   Operation 235 'icmp' 'icmp_ln1065_2' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln1065_2, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, void %if.then77" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:73]   --->   Operation 236 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.63ns)   --->   "%select_ln73 = select i1 %write_flag84_1_loc_load, i32 %J_current_1_loc_load, i32 %p_read_817" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:73]   --->   Operation 237 'select' 'select_ln73' <Predicate = (!icmp_ln1065_2)> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (1.08ns)   --->   "%br_ln73 = br void %cleanup.cont" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:73]   --->   Operation 238 'br' 'br_ln73' <Predicate = (!icmp_ln1065_2)> <Delay = 1.08>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:81]   --->   Operation 239 'write' 'write_ln81' <Predicate = (icmp_ln1065_2)> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:81]   --->   Operation 240 'write' 'write_ln81' <Predicate = (icmp_ln1065_2)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:81]   --->   Operation 241 'write' 'write_ln81' <Predicate = (icmp_ln1065_2)> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:81]   --->   Operation 242 'write' 'write_ln81' <Predicate = (icmp_ln1065_2)> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:89]   --->   Operation 243 'write' 'write_ln89' <Predicate = (icmp_ln1065_2)> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:89]   --->   Operation 244 'write' 'write_ln89' <Predicate = (icmp_ln1065_2)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:89]   --->   Operation 245 'write' 'write_ln89' <Predicate = (icmp_ln1065_2)> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:89]   --->   Operation 246 'write' 'write_ln89' <Predicate = (icmp_ln1065_2)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (1.08ns)   --->   "%br_ln91 = br void %cleanup.cont" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:91]   --->   Operation 247 'br' 'br_ln91' <Predicate = (icmp_ln1065_2)> <Delay = 1.08>

State 20 <SV = 1> <Delay = 1.82>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i16 %r_V"   --->   Operation 248 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1316_1 = sext i16 %r_V"   --->   Operation 249 'sext' 'sext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln859, i30 15910"   --->   Operation 250 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1316_3 = sext i16 %r_V_1"   --->   Operation 251 'sext' 'sext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [3/3] (1.09ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_2 = mul i26 %sext_ln1316_3, i26 471"   --->   Operation 252 'mul' 'r_V_2' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 253 [3/3] (1.09ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_5 = mul i26 %sext_ln1316_1, i26 471"   --->   Operation 253 'mul' 'r_V_5' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 254 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1393 = mul i30 %sext_ln1393, i30 15910"   --->   Operation 254 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 255 [3/3] (1.09ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_7 = mul i29 %sext_ln1316, i29 2344"   --->   Operation 255 'mul' 'r_V_7' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 256 [3/4] (1.82ns) (root node of the DSP)   --->   "%r_V_8 = mul i29 %sext_ln1316_2, i29 536868567"   --->   Operation 256 'mul' 'r_V_8' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1316_5 = sext i16 %r_V_9"   --->   Operation 257 'sext' 'sext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1316_6 = sext i16 %r_V_9"   --->   Operation 258 'sext' 'sext_ln1316_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln859_6, i30 15910"   --->   Operation 259 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1316_8 = sext i16 %r_V_10"   --->   Operation 260 'sext' 'sext_ln1316_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [3/3] (1.09ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_11 = mul i26 %sext_ln1316_8, i26 471"   --->   Operation 261 'mul' 'r_V_11' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 262 [3/3] (1.09ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_14 = mul i26 %sext_ln1316_6, i26 471"   --->   Operation 262 'mul' 'r_V_14' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 263 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1393_2 = mul i30 %sext_ln1393_3, i30 15910"   --->   Operation 263 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 264 [3/3] (1.09ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_16 = mul i29 %sext_ln1316_5, i29 2344"   --->   Operation 264 'mul' 'r_V_16' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 265 [3/4] (1.82ns) (root node of the DSP)   --->   "%r_V_17 = mul i29 %sext_ln1316_7, i29 536868567"   --->   Operation 265 'mul' 'r_V_17' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 2> <Delay = 1.82>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%r_V_3 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %xn_current_2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 266 'read' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%r_V_12 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %xn_current_5" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 267 'read' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 268 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln859, i30 15910"   --->   Operation 268 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 269 [2/3] (1.09ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_2 = mul i26 %sext_ln1316_3, i26 471"   --->   Operation 269 'mul' 'r_V_2' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %r_V_3"   --->   Operation 270 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1316_4 = sext i16 %r_V_3"   --->   Operation 271 'sext' 'sext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [3/3] (1.09ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_4 = mul i26 %sext_ln1316_4, i26 67108485"   --->   Operation 272 'mul' 'r_V_4' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 273 [2/3] (1.09ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_5 = mul i26 %sext_ln1316_1, i26 471"   --->   Operation 273 'mul' 'r_V_5' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 274 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1393 = mul i30 %sext_ln1393, i30 15910"   --->   Operation 274 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 275 [3/3] (1.09ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_6 = mul i26 %sext_ln1316_4, i26 378"   --->   Operation 275 'mul' 'r_V_6' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 276 [2/3] (1.09ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_7 = mul i29 %sext_ln1316, i29 2344"   --->   Operation 276 'mul' 'r_V_7' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 277 [2/4] (1.82ns) (root node of the DSP)   --->   "%r_V_8 = mul i29 %sext_ln1316_2, i29 536868567"   --->   Operation 277 'mul' 'r_V_8' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 278 [3/3] (1.09ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1393_1, i30 16328"   --->   Operation 278 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 279 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln859_6, i30 15910"   --->   Operation 279 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 280 [2/3] (1.09ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_11 = mul i26 %sext_ln1316_8, i26 471"   --->   Operation 280 'mul' 'r_V_11' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1393_4 = sext i16 %r_V_12"   --->   Operation 281 'sext' 'sext_ln1393_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1316_9 = sext i16 %r_V_12"   --->   Operation 282 'sext' 'sext_ln1316_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [3/3] (1.09ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_13 = mul i26 %sext_ln1316_9, i26 67108485"   --->   Operation 283 'mul' 'r_V_13' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 284 [2/3] (1.09ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_14 = mul i26 %sext_ln1316_6, i26 471"   --->   Operation 284 'mul' 'r_V_14' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 285 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1393_2 = mul i30 %sext_ln1393_3, i30 15910"   --->   Operation 285 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 286 [3/3] (1.09ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_15 = mul i26 %sext_ln1316_9, i26 378"   --->   Operation 286 'mul' 'r_V_15' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 287 [2/3] (1.09ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_16 = mul i29 %sext_ln1316_5, i29 2344"   --->   Operation 287 'mul' 'r_V_16' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 288 [2/4] (1.82ns) (root node of the DSP)   --->   "%r_V_17 = mul i29 %sext_ln1316_7, i29 536868567"   --->   Operation 288 'mul' 'r_V_17' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 289 [3/3] (1.09ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1393_3 = mul i30 %sext_ln1393_4, i30 16328"   --->   Operation 289 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 3> <Delay = 3.72>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%location_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_0"   --->   Operation 290 'read' 'location_0_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%location_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_1"   --->   Operation 291 'read' 'location_1_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%location_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_2"   --->   Operation 292 'read' 'location_2_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%location_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_3"   --->   Operation 293 'read' 'location_3_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln587 = trunc i8 %p_read8062"   --->   Operation 294 'trunc' 'trunc_ln587' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (1.06ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %location_3_read, i8 %location_0_read, i8 %location_1_read, i8 %location_2_read, i2 %trunc_ln587"   --->   Operation 295 'mux' 'tmp_s' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i8 %tmp_s"   --->   Operation 296 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%GATE_0_addr = getelementptr i2 %GATE_0, i64 0, i64 %zext_ln587_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 297 'getelementptr' 'GATE_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [2/2] (2.66ns)   --->   "%previous_state_V = load i5 %GATE_0_addr" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 298 'load' 'previous_state_V' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%GATE_1_addr = getelementptr i2 %GATE_1, i64 0, i64 %zext_ln587_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 299 'getelementptr' 'GATE_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [2/2] (2.66ns)   --->   "%previous_state_V_1 = load i5 %GATE_1_addr" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 300 'load' 'previous_state_V_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%GATE_2_addr = getelementptr i2 %GATE_2, i64 0, i64 %zext_ln587_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 301 'getelementptr' 'GATE_2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [2/2] (2.66ns)   --->   "%previous_state_V_2 = load i5 %GATE_2_addr" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 302 'load' 'previous_state_V_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_22 : Operation 303 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln859, i30 15910"   --->   Operation 303 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 304 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_2 = mul i26 %sext_ln1316_3, i26 471"   --->   Operation 304 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 305 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%sext_ln859_2 = sext i26 %r_V_2"   --->   Operation 305 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 306 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_1 = add i30 %sext_ln859_2, i30 %mul_ln859"   --->   Operation 306 'add' 'ret_V_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 307 [2/3] (1.09ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_4 = mul i26 %sext_ln1316_4, i26 67108485"   --->   Operation 307 'mul' 'r_V_4' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_5 = mul i26 %sext_ln1316_1, i26 471"   --->   Operation 308 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 309 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1393 = mul i30 %sext_ln1393, i30 15910"   --->   Operation 309 'mul' 'mul_ln1393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 310 [1/1] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%sext_ln859_4 = sext i26 %r_V_5"   --->   Operation 310 'sext' 'sext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_3 = add i30 %mul_ln1393, i30 %sext_ln859_4"   --->   Operation 311 'add' 'ret_V_3' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 312 [2/3] (1.09ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_6 = mul i26 %sext_ln1316_4, i26 378"   --->   Operation 312 'mul' 'r_V_6' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 313 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_7 = mul i29 %sext_ln1316, i29 2344"   --->   Operation 313 'mul' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 314 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_8 = mul i29 %sext_ln1316_2, i29 536868567"   --->   Operation 314 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 315 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_5 = add i29 %r_V_8, i29 %r_V_7"   --->   Operation 315 'add' 'ret_V_5' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 316 [2/3] (1.09ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1393_1, i30 16328"   --->   Operation 316 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 317 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln859_6, i30 15910"   --->   Operation 317 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 318 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_11 = mul i26 %sext_ln1316_8, i26 471"   --->   Operation 318 'mul' 'r_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 319 [1/1] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%sext_ln859_7 = sext i26 %r_V_11"   --->   Operation 319 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 320 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_7 = add i30 %sext_ln859_7, i30 %mul_ln859_1"   --->   Operation 320 'add' 'ret_V_7' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 321 [2/3] (1.09ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_13 = mul i26 %sext_ln1316_9, i26 67108485"   --->   Operation 321 'mul' 'r_V_13' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 322 [1/3] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_14 = mul i26 %sext_ln1316_6, i26 471"   --->   Operation 322 'mul' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 323 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1393_2 = mul i30 %sext_ln1393_3, i30 15910"   --->   Operation 323 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 324 [1/1] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%sext_ln859_9 = sext i26 %r_V_14"   --->   Operation 324 'sext' 'sext_ln859_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_9 = add i30 %mul_ln1393_2, i30 %sext_ln859_9"   --->   Operation 325 'add' 'ret_V_9' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 326 [2/3] (1.09ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_15 = mul i26 %sext_ln1316_9, i26 378"   --->   Operation 326 'mul' 'r_V_15' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 327 [1/3] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_16 = mul i29 %sext_ln1316_5, i29 2344"   --->   Operation 327 'mul' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 328 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_17 = mul i29 %sext_ln1316_7, i29 536868567"   --->   Operation 328 'mul' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 329 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_11 = add i29 %r_V_17, i29 %r_V_16"   --->   Operation 329 'add' 'ret_V_11' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 330 [2/3] (1.09ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1393_3 = mul i30 %sext_ln1393_4, i30 16328"   --->   Operation 330 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 4> <Delay = 3.72>
ST_23 : Operation 331 [1/1] (1.06ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %location_0_read, i8 %location_1_read, i8 %location_2_read, i8 %location_3_read, i8 %p_read8062"   --->   Operation 331 'mux' 'tmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %tmp"   --->   Operation 332 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_6 = getelementptr i11 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_5, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 333 'getelementptr' 'MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 334 [2/2] (2.66ns)   --->   "%u_V = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_6" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 334 'load' 'u_V' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 27> <RAM>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_7 = getelementptr i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_4, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 335 'getelementptr' 'MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [2/2] (2.66ns)   --->   "%u_V_1 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_7" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 336 'load' 'u_V_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 27> <RAM>
ST_23 : Operation 337 [1/1] (0.00ns)   --->   "%MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_8 = getelementptr i7 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_3, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 337 'getelementptr' 'MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 338 [2/2] (1.42ns)   --->   "%u_V_2 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_8" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 338 'load' 'u_V_2' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 27> <ROM>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_9 = getelementptr i11 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_2, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 339 'getelementptr' 'MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 340 [2/2] (1.42ns)   --->   "%u_V_3 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_9" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 340 'load' 'u_V_3' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 27> <ROM>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_10 = getelementptr i4 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_1, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 341 'getelementptr' 'MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 342 [2/2] (1.42ns)   --->   "%u_V_4 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_10" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 342 'load' 'u_V_4' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 27> <ROM>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_11 = getelementptr i7 %MPCthread_mulmulmulmulmulmulmulap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 343 'getelementptr' 'MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 344 [2/2] (1.42ns)   --->   "%u_V_5 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_11" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 344 'load' 'u_V_5' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 27> <ROM>
ST_23 : Operation 345 [1/1] (1.22ns)   --->   "%icmp_ln1065 = icmp_eq  i8 %p_read8062, i8 0"   --->   Operation 345 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 346 [1/2] (2.66ns)   --->   "%previous_state_V = load i5 %GATE_0_addr" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 346 'load' 'previous_state_V' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i2 %previous_state_V" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 347 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 348 [1/2] (2.66ns)   --->   "%previous_state_V_1 = load i5 %GATE_1_addr" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 348 'load' 'previous_state_V_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i2 %previous_state_V_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 349 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/2] (2.66ns)   --->   "%previous_state_V_2 = load i5 %GATE_2_addr" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 350 'load' 'previous_state_V_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i2 %previous_state_V_2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115]   --->   Operation 351 'sext' 'sext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.65ns)   --->   "%select_ln1065 = select i1 %icmp_ln1065, i3 %p_read_815, i3 %sext_ln115"   --->   Operation 352 'select' 'select_ln1065' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (0.65ns)   --->   "%select_ln1065_1 = select i1 %icmp_ln1065, i3 %p_read_814, i3 %sext_ln115_1"   --->   Operation 353 'select' 'select_ln1065_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 354 [1/1] (0.65ns)   --->   "%previous_state_V_3 = select i1 %icmp_ln1065, i3 %p_read4075, i3 %sext_ln115_2"   --->   Operation 354 'select' 'previous_state_V_3' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%GATE_0_addr_1 = getelementptr i2 %GATE_0, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 355 'getelementptr' 'GATE_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [2/2] (2.66ns)   --->   "%current_state_V = load i5 %GATE_0_addr_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 356 'load' 'current_state_V' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%GATE_1_addr_1 = getelementptr i2 %GATE_1, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 357 'getelementptr' 'GATE_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [2/2] (2.66ns)   --->   "%current_state_V_1 = load i5 %GATE_1_addr_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 358 'load' 'current_state_V_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%GATE_2_addr_1 = getelementptr i2 %GATE_2, i64 0, i64 %zext_ln587" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 359 'getelementptr' 'GATE_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 360 [2/2] (2.66ns)   --->   "%current_state_V_2 = load i5 %GATE_2_addr_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 360 'load' 'current_state_V_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_23 : Operation 361 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_1 = add i30 %sext_ln859_2, i30 %mul_ln859"   --->   Operation 361 'add' 'ret_V_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_4 = mul i26 %sext_ln1316_4, i26 67108485"   --->   Operation 362 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 363 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%sext_ln859_3 = sext i26 %r_V_4"   --->   Operation 363 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 364 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_2 = add i30 %ret_V_1, i30 %sext_ln859_3"   --->   Operation 364 'add' 'ret_V_2' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 365 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_3 = add i30 %mul_ln1393, i30 %sext_ln859_4"   --->   Operation 365 'add' 'ret_V_3' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_6 = mul i26 %sext_ln1316_4, i26 378"   --->   Operation 366 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 367 [1/1] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%sext_ln859_5 = sext i26 %r_V_6"   --->   Operation 367 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 368 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_4 = add i30 %ret_V_3, i30 %sext_ln859_5"   --->   Operation 368 'add' 'ret_V_4' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 369 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_5 = add i29 %r_V_8, i29 %r_V_7"   --->   Operation 369 'add' 'ret_V_5' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1393_2 = sext i29 %ret_V_5"   --->   Operation 370 'sext' 'sext_ln1393_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 371 [1/3] (0.00ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1393_1, i30 16328"   --->   Operation 371 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 372 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_6 = add i30 %sext_ln1393_2, i30 %mul_ln1393_1"   --->   Operation 372 'add' 'ret_V_6' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 373 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_7 = add i30 %sext_ln859_7, i30 %mul_ln859_1"   --->   Operation 373 'add' 'ret_V_7' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 374 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_13 = mul i26 %sext_ln1316_9, i26 67108485"   --->   Operation 374 'mul' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 375 [1/1] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%sext_ln859_8 = sext i26 %r_V_13"   --->   Operation 375 'sext' 'sext_ln859_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 376 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_8 = add i30 %ret_V_7, i30 %sext_ln859_8"   --->   Operation 376 'add' 'ret_V_8' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 377 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_9 = add i30 %mul_ln1393_2, i30 %sext_ln859_9"   --->   Operation 377 'add' 'ret_V_9' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 378 [1/3] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_15 = mul i26 %sext_ln1316_9, i26 378"   --->   Operation 378 'mul' 'r_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 379 [1/1] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%sext_ln859_10 = sext i26 %r_V_15"   --->   Operation 379 'sext' 'sext_ln859_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 380 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_10 = add i30 %ret_V_9, i30 %sext_ln859_10"   --->   Operation 380 'add' 'ret_V_10' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 381 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_11 = add i29 %r_V_17, i29 %r_V_16"   --->   Operation 381 'add' 'ret_V_11' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1393_5 = sext i29 %ret_V_11"   --->   Operation 382 'sext' 'sext_ln1393_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1393_3 = mul i30 %sext_ln1393_4, i30 16328"   --->   Operation 383 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 384 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_12 = add i30 %sext_ln1393_5, i30 %mul_ln1393_3"   --->   Operation 384 'add' 'ret_V_12' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 5> <Delay = 7.02>
ST_24 : Operation 385 [1/2] (2.66ns)   --->   "%u_V = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_6" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 385 'load' 'u_V' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 27> <RAM>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i11 %u_V" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 386 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [1/2] (2.66ns)   --->   "%u_V_1 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_7" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 387 'load' 'u_V_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 27> <RAM>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i5 %u_V_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 388 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 389 [1/2] (1.42ns)   --->   "%u_V_2 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_8" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 389 'load' 'u_V_2' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 27> <ROM>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i7 %u_V_2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 390 'sext' 'sext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [1/2] (1.42ns)   --->   "%u_V_3 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_9" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 391 'load' 'u_V_3' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 27> <ROM>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln102_3 = sext i11 %u_V_3" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 392 'sext' 'sext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 393 [1/2] (1.42ns)   --->   "%u_V_4 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_10" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 393 'load' 'u_V_4' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 27> <ROM>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln102_4 = sext i4 %u_V_4" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 394 'sext' 'sext_ln102_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 395 [1/2] (1.42ns)   --->   "%u_V_5 = load i5 %MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_11" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 395 'load' 'u_V_5' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 27> <ROM>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln102_5 = sext i7 %u_V_5" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102]   --->   Operation 396 'sext' 'sext_ln102_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 397 [1/2] (2.66ns)   --->   "%current_state_V = load i5 %GATE_0_addr_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 397 'load' 'current_state_V' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_24 : Operation 398 [1/2] (2.66ns)   --->   "%current_state_V_1 = load i5 %GATE_1_addr_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 398 'load' 'current_state_V_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_24 : Operation 399 [1/2] (2.66ns)   --->   "%current_state_V_2 = load i5 %GATE_2_addr_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 399 'load' 'current_state_V_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2> <Depth = 27> <RAM>
ST_24 : Operation 400 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_2 = add i30 %ret_V_1, i30 %sext_ln859_3"   --->   Operation 400 'add' 'ret_V_2' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_2, i32 14, i32 29"   --->   Operation 401 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 402 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_4 = add i30 %ret_V_3, i30 %sext_ln859_5"   --->   Operation 402 'add' 'ret_V_4' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_4, i32 14, i32 29"   --->   Operation 403 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 404 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_6 = add i30 %sext_ln1393_2, i30 %mul_ln1393_1"   --->   Operation 404 'add' 'ret_V_6' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_6, i32 14, i32 29"   --->   Operation 405 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 406 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_8 = add i30 %ret_V_7, i30 %sext_ln859_8"   --->   Operation 406 'add' 'ret_V_8' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_8, i32 14, i32 29"   --->   Operation 407 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 408 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_10 = add i30 %ret_V_9, i30 %sext_ln859_10"   --->   Operation 408 'add' 'ret_V_10' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_10, i32 14, i32 29"   --->   Operation 409 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 410 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_12 = add i30 %sext_ln1393_5, i30 %mul_ln1393_3"   --->   Operation 410 'add' 'ret_V_12' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_12, i32 14, i32 29"   --->   Operation 411 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_1 = add i16 %trunc_ln4, i16 %p_read41_cast"   --->   Operation 412 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 413 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%rhs = add i16 %add_ln859_1, i16 %sext_ln102"   --->   Operation 413 'add' 'rhs' <Predicate = true> <Delay = 2.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_3 = add i16 %trunc_ln864_1, i16 %p_read42_cast"   --->   Operation 414 'add' 'add_ln859_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 415 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%add_ln859_4 = add i16 %add_ln859_3, i16 %sext_ln102_1"   --->   Operation 415 'add' 'add_ln859_4' <Predicate = true> <Delay = 2.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_5 = add i16 %trunc_ln864_2, i16 %p_read43_cast"   --->   Operation 416 'add' 'add_ln859_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 417 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%add_ln859_6 = add i16 %add_ln859_5, i16 %sext_ln102_2"   --->   Operation 417 'add' 'add_ln859_6' <Predicate = true> <Delay = 2.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_7 = add i16 %trunc_ln864_3, i16 %p_read44_cast"   --->   Operation 418 'add' 'add_ln859_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 419 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%rhs_1 = add i16 %add_ln859_7, i16 %sext_ln102_3"   --->   Operation 419 'add' 'rhs_1' <Predicate = true> <Delay = 2.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_9 = add i16 %trunc_ln864_4, i16 %p_read45_cast"   --->   Operation 420 'add' 'add_ln859_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 421 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%add_ln859_10 = add i16 %add_ln859_9, i16 %sext_ln102_4"   --->   Operation 421 'add' 'add_ln859_10' <Predicate = true> <Delay = 2.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_11 = add i16 %trunc_ln864_5, i16 %p_read46_cast"   --->   Operation 422 'add' 'add_ln859_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 423 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%add_ln859_13 = add i16 %add_ln859_11, i16 %sext_ln102_5"   --->   Operation 423 'add' 'add_ln859_13' <Predicate = true> <Delay = 2.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_0, i16 %rhs" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 424 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_1, i16 %add_ln859_4" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 425 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_2, i16 %add_ln859_6" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 426 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_3, i16 %rhs_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 427 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_4, i16 %add_ln859_10" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 428 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_5, i16 %add_ln859_13" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:126]   --->   Operation 429 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %rhs"   --->   Operation 430 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 431 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 13377"   --->   Operation 431 'mul' 'mul_ln1316' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 432 [4/4] (1.82ns) (root node of the DSP)   --->   "%r_V_18 = mul i30 %sext_ln1319, i30 1073735136"   --->   Operation 432 'mul' 'r_V_18' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 6> <Delay = 1.82>
ST_25 : Operation 433 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 13377"   --->   Operation 433 'mul' 'mul_ln1316' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 434 [3/4] (1.82ns) (root node of the DSP)   --->   "%r_V_18 = mul i30 %sext_ln1319, i30 1073735136"   --->   Operation 434 'mul' 'r_V_18' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i16 %rhs_1"   --->   Operation 435 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 436 [3/3] (1.09ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln1393_4 = mul i30 %sext_ln1319_1, i30 11585"   --->   Operation 436 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 437 [3/3] (1.09ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1393_5 = mul i30 %sext_ln1319_1, i30 1073730238"   --->   Operation 437 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 7> <Delay = 1.82>
ST_26 : Operation 438 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 13377"   --->   Operation 438 'mul' 'mul_ln1316' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 439 [2/4] (1.82ns) (root node of the DSP)   --->   "%r_V_18 = mul i30 %sext_ln1319, i30 1073735136"   --->   Operation 439 'mul' 'r_V_18' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 440 [2/3] (1.09ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln1393_4 = mul i30 %sext_ln1319_1, i30 11585"   --->   Operation 440 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 441 [2/3] (1.09ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1393_5 = mul i30 %sext_ln1319_1, i30 1073730238"   --->   Operation 441 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 8> <Delay = 1.78>
ST_27 : Operation 442 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 13377"   --->   Operation 442 'mul' 'mul_ln1316' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 443 [1/1] (0.00ns)   --->   "%xn_abc_current_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316, i32 14, i32 29"   --->   Operation 443 'partselect' 'xn_abc_current_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 444 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_18 = mul i30 %sext_ln1319, i30 1073735136"   --->   Operation 444 'mul' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %r_V_18, i32 14, i32 29"   --->   Operation 445 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 446 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %tmp_1, i14 0"   --->   Operation 446 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 447 [1/3] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln1393_4 = mul i30 %sext_ln1319_1, i30 11585"   --->   Operation 447 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 448 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_13 = add i30 %lhs_1, i30 %mul_ln1393_4"   --->   Operation 448 'add' 'ret_V_13' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 449 [1/3] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1393_5 = mul i30 %sext_ln1319_1, i30 1073730238"   --->   Operation 449 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 450 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_14 = add i30 %lhs_1, i30 %mul_ln1393_5"   --->   Operation 450 'add' 'ret_V_14' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 9> <Delay = 1.78>
ST_28 : Operation 451 [1/1] (1.48ns)   --->   "%add_ln859 = add i16 %p_read135, i16 64"   --->   Operation 451 'add' 'add_ln859' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i2 %current_state_V" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 452 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i2 %current_state_V_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 453 'sext' 'sext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln123_2 = sext i2 %current_state_V_2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:123]   --->   Operation 454 'sext' 'sext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 455 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_13 = add i30 %lhs_1, i30 %mul_ln1393_4"   --->   Operation 455 'add' 'ret_V_13' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 456 [1/1] (0.00ns)   --->   "%xn_abc_current_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_13, i32 14, i32 29"   --->   Operation 456 'partselect' 'xn_abc_current_V_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 457 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_14 = add i30 %lhs_1, i30 %mul_ln1393_5"   --->   Operation 457 'add' 'ret_V_14' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 458 [1/1] (0.00ns)   --->   "%xn_abc_current_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_14, i32 14, i32 29"   --->   Operation 458 'partselect' 'xn_abc_current_V_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln859_11 = sext i16 %rhs"   --->   Operation 459 'sext' 'sext_ln859_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln859_12 = sext i16 %p_read_812"   --->   Operation 460 'sext' 'sext_ln859_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln859_13 = sext i16 %rhs_1"   --->   Operation 461 'sext' 'sext_ln859_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 462 [1/1] (1.48ns)   --->   "%ret_V_17 = sub i17 %sext_ln859_12, i17 %sext_ln859_13"   --->   Operation 462 'sub' 'ret_V_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %Q_switchConst_IGBT_read, i6 0"   --->   Operation 463 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i16 %shl_ln" [../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 464 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.body.i" [../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 465 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>

State 29 <SV = 10> <Delay = 6.05>
ST_29 : Operation 466 [1/1] (0.00ns)   --->   "%i_V_1 = load i2 %i_V"   --->   Operation 466 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 467 [1/1] (0.64ns)   --->   "%icmp_ln1073_3 = icmp_eq  i2 %i_V_1, i2 3"   --->   Operation 467 'icmp' 'icmp_ln1073_3' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 468 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (1.00ns)   --->   "%add_ln886 = add i2 %i_V_1, i2 1"   --->   Operation 469 'add' 'add_ln886' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln1073_3, void %for.body.split.i_ifconv, void %JcalcValue.exit" [../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 470 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 471 [1/1] (0.00ns)   --->   "%QswConst_V_load_2 = load i32 %QswConst_V"   --->   Operation 471 'load' 'QswConst_V_load_2' <Predicate = (!icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../Cpp/PHC_v23_v16_NPC/math.cpp:86->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 472 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 473 [1/1] (1.04ns)   --->   "%tmp_i = mux i3 @_ssdm_op_Mux.ap_auto.3i3.i2, i3 %select_ln1065, i3 %select_ln1065_1, i3 %previous_state_V_3, i2 %i_V_1"   --->   Operation 473 'mux' 'tmp_i' <Predicate = (!icmp_ln1073_3)> <Delay = 1.04> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 474 [1/1] (1.04ns)   --->   "%tmp_i_52 = mux i3 @_ssdm_op_Mux.ap_auto.3i3.i2, i3 %sext_ln123, i3 %sext_ln123_1, i3 %sext_ln123_2, i2 %i_V_1"   --->   Operation 474 'mux' 'tmp_i_52' <Predicate = (!icmp_ln1073_3)> <Delay = 1.04> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 475 [1/1] (0.86ns)   --->   "%icmp_ln1069 = icmp_eq  i3 %tmp_i, i3 %tmp_i_52"   --->   Operation 475 'icmp' 'icmp_ln1069' <Predicate = (!icmp_ln1073_3)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 476 [1/1] (1.04ns)   --->   "%tmp_229_i = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %xn_abc_current_V, i16 %xn_abc_current_V_1, i16 %xn_abc_current_V_2, i2 %i_V_1"   --->   Operation 476 'mux' 'tmp_229_i' <Predicate = (!icmp_ln1073_3)> <Delay = 1.04> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln859_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_229_i, i2 0"   --->   Operation 477 'bitconcatenate' 'shl_ln859_1' <Predicate = (!icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln859_15 = sext i18 %shl_ln859_1"   --->   Operation 478 'sext' 'sext_ln859_15' <Predicate = (!icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 479 [1/1] (1.52ns)   --->   "%add_ln859_14 = add i19 %sext_ln120, i19 %sext_ln859_15"   --->   Operation 479 'add' 'add_ln859_14' <Predicate = (!icmp_ln1073_3)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln859_16 = sext i19 %add_ln859_14"   --->   Operation 480 'sext' 'sext_ln859_16' <Predicate = (!icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 481 [1/1] (1.78ns)   --->   "%QswConst_V_1 = add i32 %sext_ln859_16, i32 %QswConst_V_load_2"   --->   Operation 481 'add' 'QswConst_V_1' <Predicate = (!icmp_ln1073_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 482 [1/1] (0.63ns)   --->   "%QswConst_V_2 = select i1 %icmp_ln1069, i32 %QswConst_V_load_2, i32 %QswConst_V_1"   --->   Operation 482 'select' 'QswConst_V_2' <Predicate = (!icmp_ln1073_3)> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 483 [1/1] (1.02ns)   --->   "%store_ln120 = store i2 %add_ln886, i2 %i_V" [../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 483 'store' 'store_ln120' <Predicate = (!icmp_ln1073_3)> <Delay = 1.02>
ST_29 : Operation 484 [1/1] (1.06ns)   --->   "%store_ln120 = store i32 %QswConst_V_2, i32 %QswConst_V" [../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 484 'store' 'store_ln120' <Predicate = (!icmp_ln1073_3)> <Delay = 1.06>
ST_29 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.body.i" [../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129]   --->   Operation 485 'br' 'br_ln120' <Predicate = (!icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i16 %p_read_813"   --->   Operation 486 'sext' 'sext_ln859_1' <Predicate = (icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 487 [1/1] (1.48ns)   --->   "%sub_ln1394 = sub i17 %sext_ln859_1, i17 %sext_ln859_11"   --->   Operation 487 'sub' 'sub_ln1394' <Predicate = (icmp_ln1073_3)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %ret_V_17, i2 0"   --->   Operation 488 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln883 = sext i19 %shl_ln1"   --->   Operation 489 'sext' 'sext_ln883' <Predicate = (icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 490 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1319 = mul i38 %sext_ln883, i38 %sext_ln883"   --->   Operation 490 'mul' 'mul_ln1319' <Predicate = (icmp_ln1073_3)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln884_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %sub_ln1394, i2 0"   --->   Operation 491 'bitconcatenate' 'shl_ln884_1' <Predicate = (icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln859_14 = sext i19 %shl_ln884_1"   --->   Operation 492 'sext' 'sext_ln859_14' <Predicate = (icmp_ln1073_3)> <Delay = 0.00>
ST_29 : Operation 493 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1319_1 = mul i38 %sext_ln859_14, i38 %sext_ln859_14"   --->   Operation 493 'mul' 'mul_ln1319_1' <Predicate = (icmp_ln1073_3)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 11> <Delay = 1.82>
ST_30 : Operation 494 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1319 = mul i38 %sext_ln883, i38 %sext_ln883"   --->   Operation 494 'mul' 'mul_ln1319' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 495 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1319_1 = mul i38 %sext_ln859_14, i38 %sext_ln859_14"   --->   Operation 495 'mul' 'mul_ln1319_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 12> <Delay = 1.82>
ST_31 : Operation 496 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1319 = mul i38 %sext_ln883, i38 %sext_ln883"   --->   Operation 496 'mul' 'mul_ln1319' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 497 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln1319_1 = mul i38 %sext_ln859_14, i38 %sext_ln859_14"   --->   Operation 497 'mul' 'mul_ln1319_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 13> <Delay = 1.71>
ST_32 : Operation 498 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1319 = mul i38 %sext_ln883, i38 %sext_ln883"   --->   Operation 498 'mul' 'mul_ln1319' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 499 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1319_1 = mul i38 %sext_ln859_14, i38 %sext_ln859_14"   --->   Operation 499 'mul' 'mul_ln1319_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 500 [1/1] (1.71ns)   --->   "%add_ln1393 = add i38 %mul_ln1319, i38 %mul_ln1319_1"   --->   Operation 500 'add' 'add_ln1393' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i30 @_ssdm_op_PartSelect.i30.i38.i32.i32, i38 %add_ln1393, i32 8, i32 37"   --->   Operation 501 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>

State 33 <SV = 14> <Delay = 5.73>
ST_33 : Operation 502 [1/1] (0.00ns)   --->   "%QswConst_V_load = load i32 %QswConst_V"   --->   Operation 502 'load' 'QswConst_V_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i30 %trunc_ln864_s"   --->   Operation 503 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 504 [1/1] (1.78ns)   --->   "%Jcalc_V = add i32 %QswConst_V_load, i32 %sext_ln864"   --->   Operation 504 'add' 'Jcalc_V' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 505 [1/1] (1.78ns)   --->   "%add_ln859_12 = add i32 %Jcalc_V, i32 %p_read_817"   --->   Operation 505 'add' 'add_ln859_12' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 506 [1/1] (1.22ns)   --->   "%icmp_ln1065_1 = icmp_eq  i8 %p_read8062, i8 3"   --->   Operation 506 'icmp' 'icmp_ln1065_1' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 507 [1/1] (1.54ns)   --->   "%icmp_ln1696 = icmp_slt  i32 %add_ln859_12, i32 %p_read34"   --->   Operation 507 'icmp' 'icmp_ln1696' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln1065_1, void %if.else317, void %if.then198" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:136]   --->   Operation 508 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln1696, void %if.else342, void %if.then319" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:188]   --->   Operation 509 'br' 'br_ln188' <Predicate = (!icmp_ln1065_1)> <Delay = 0.00>
ST_33 : Operation 510 [1/1] (0.00ns)   --->   "%helpedList_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_0"   --->   Operation 510 'read' 'helpedList_0_read_1' <Predicate = (!icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_33 : Operation 511 [1/1] (0.00ns)   --->   "%helpedList_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_1"   --->   Operation 511 'read' 'helpedList_1_read_1' <Predicate = (!icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_33 : Operation 512 [1/1] (0.00ns)   --->   "%helpedList_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_2"   --->   Operation 512 'read' 'helpedList_2_read_1' <Predicate = (!icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_33 : Operation 513 [1/1] (0.00ns)   --->   "%helpedList_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_3"   --->   Operation 513 'read' 'helpedList_3_read' <Predicate = (!icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_33 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %p_read8264"   --->   Operation 514 'sext' 'sext_ln232' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_33 : Operation 515 [1/1] (0.00ns)   --->   "%helpedList_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_0"   --->   Operation 515 'read' 'helpedList_0_read' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_33 : Operation 516 [1/1] (0.00ns)   --->   "%helpedList_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_1"   --->   Operation 516 'read' 'helpedList_1_read' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_33 : Operation 517 [1/1] (0.00ns)   --->   "%helpedList_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_2"   --->   Operation 517 'read' 'helpedList_2_read' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_33 : Operation 518 [1/1] (0.00ns)   --->   "%rhs_V = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_3"   --->   Operation 518 'read' 'rhs_V' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_33 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i8 %rhs_V"   --->   Operation 519 'sext' 'sext_ln232_1' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_33 : Operation 520 [1/1] (1.39ns)   --->   "%ret_V = add i9 %sext_ln232_1, i9 %sext_ln232"   --->   Operation 520 'add' 'ret_V' <Predicate = (icmp_ln1065_1)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 521 [1/1] (1.25ns)   --->   "%icmp_ln1073 = icmp_slt  i9 %ret_V, i9 26"   --->   Operation 521 'icmp' 'icmp_ln1073' <Predicate = (icmp_ln1065_1)> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln1073, void %while.cond237.preheader, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1102" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:141]   --->   Operation 522 'br' 'br_ln141' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>

State 34 <SV = 15> <Delay = 4.74>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i8 %p_read8264"   --->   Operation 523 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 524 [1/1] (1.06ns)   --->   "%rhs_V_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %helpedList_0_read_1, i8 %helpedList_1_read_1, i8 %helpedList_2_read_1, i8 %helpedList_3_read, i8 %p_read8062"   --->   Operation 524 'mux' 'rhs_V_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i8 %rhs_V_1"   --->   Operation 525 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 526 [1/1] (1.39ns)   --->   "%ret_V_16 = add i9 %sext_ln232_3, i9 %sext_ln232_2"   --->   Operation 526 'add' 'ret_V_16' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 527 [1/1] (1.25ns)   --->   "%icmp_ln1073_4 = icmp_slt  i9 %ret_V_16, i9 26"   --->   Operation 527 'icmp' 'icmp_ln1073_4' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln1073_4, void %while.cond377.preheader, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i439" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:199]   --->   Operation 528 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 529 [2/2] (1.02ns)   --->   "%call_ln587 = call void @ThreadPE_Pipeline_TFLOOP1, i8 %p_read8062, i8 %location_3_read, i8 %location_2_read, i8 %location_1_read, i8 %location_0_read, i8 %helpedList_3_read, i8 %helpedList_2_read_1, i8 %helpedList_1_read_1, i8 %helpedList_0_read_1, i8 %p_read8264, i32 %p_read_817, i16 %xn_current_5, i16 %xn_current_4, i16 %xn_current_3, i16 %xn_current_2, i16 %xn_current_1, i16 %xn_current_0, i8 %location_3, i8 %location_2, i8 %location_1, i8 %location_0, i8 %helpedList_3, i8 %helpedList_2, i8 %helpedList_1, i8 %helpedList_0, i8 %assignmentbegintemp_V, i32 %p_read_816, i32 %p_read3068, i32 %p_read3269, i32 %p_read3370, i16 %p_read338, i16 %p_read1044, i16 %p_read1650, i16 %p_read2256, i16 %p_read539, i16 %p_read1145, i16 %p_read1751, i16 %p_read2357, i16 %p_read640, i16 %p_read1246, i16 %p_read_819, i16 %p_read2458, i16 %p_read741, i16 %p_read1347, i16 %p_read_818, i16 %p_read2559, i16 %p_read842, i16 %p_read1448, i16 %p_read2054, i16 %p_read2660, i16 %p_read943, i16 %p_read1549, i16 %p_read2155, i16 %p_read2761, i8 %index_5_loc, i8 %mux_case_33616_loc, i8 %mux_case_23514_loc, i8 %mux_case_13412_loc, i8 %mux_case_03310_loc, i8 %lhs_V_1_loc, i32 %p_loc74, i8 %rhs_V_3_loc, i2 %trunc_ln8_loc"   --->   Operation 529 'call' 'call_ln587' <Predicate = (!icmp_ln1073_4)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 530 [1/1] (1.06ns)   --->   "%tmp_169 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read338, i16 %p_read1044, i16 %p_read1650, i16 %p_read2256, i8 %p_read8062" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 530 'mux' 'tmp_169' <Predicate = (icmp_ln1073_4)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 531 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_0, i16 %tmp_169" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 531 'write' 'write_ln203' <Predicate = (icmp_ln1073_4)> <Delay = 0.00>
ST_34 : Operation 532 [1/1] (1.06ns)   --->   "%tmp_170 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read539, i16 %p_read1145, i16 %p_read1751, i16 %p_read2357, i8 %p_read8062" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 532 'mux' 'tmp_170' <Predicate = (icmp_ln1073_4)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 533 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_1, i16 %tmp_170" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 533 'write' 'write_ln203' <Predicate = (icmp_ln1073_4)> <Delay = 0.00>
ST_34 : Operation 534 [1/1] (1.06ns)   --->   "%tmp_171 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read640, i16 %p_read1246, i16 %p_read_819, i16 %p_read2458, i8 %p_read8062" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 534 'mux' 'tmp_171' <Predicate = (icmp_ln1073_4)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 535 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_2, i16 %tmp_171" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 535 'write' 'write_ln203' <Predicate = (icmp_ln1073_4)> <Delay = 0.00>
ST_34 : Operation 536 [1/1] (1.06ns)   --->   "%tmp_189 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read741, i16 %p_read1347, i16 %p_read_818, i16 %p_read2559, i8 %p_read8062" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 536 'mux' 'tmp_189' <Predicate = (icmp_ln1073_4)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 537 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_3, i16 %tmp_189" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 537 'write' 'write_ln203' <Predicate = (icmp_ln1073_4)> <Delay = 0.00>
ST_34 : Operation 538 [1/1] (1.06ns)   --->   "%tmp_190 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read842, i16 %p_read1448, i16 %p_read2054, i16 %p_read2660, i8 %p_read8062" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 538 'mux' 'tmp_190' <Predicate = (icmp_ln1073_4)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 539 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_4, i16 %tmp_190" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 539 'write' 'write_ln203' <Predicate = (icmp_ln1073_4)> <Delay = 0.00>
ST_34 : Operation 540 [1/1] (1.06ns)   --->   "%tmp_191 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read943, i16 %p_read1549, i16 %p_read2155, i16 %p_read2761, i8 %p_read8062" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 540 'mux' 'tmp_191' <Predicate = (icmp_ln1073_4)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 541 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_5, i16 %tmp_191" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:203]   --->   Operation 541 'write' 'write_ln203' <Predicate = (icmp_ln1073_4)> <Delay = 0.00>
ST_34 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_27 = add i8 %p_read8264, i8 1"   --->   Operation 542 'add' 'add_ln75_27' <Predicate = (icmp_ln1073_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 543 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln75_18 = add i8 %add_ln75_27, i8 %rhs_V_1"   --->   Operation 543 'add' 'add_ln75_18' <Predicate = (icmp_ln1073_4)> <Delay = 2.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 544 [1/1] (0.64ns)   --->   "%switch_ln206 = switch i2 %trunc_ln587, void %V1.i137123588.case.3, i2 0, void %V1.i137123588.case.0, i2 1, void %V1.i137123588.case.1, i2 2, void %V1.i137123588.case.2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:206]   --->   Operation 544 'switch' 'switch_ln206' <Predicate = (icmp_ln1073_4)> <Delay = 0.64>
ST_34 : Operation 545 [1/1] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:206]   --->   Operation 545 'write' 'write_ln206' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 2)> <Delay = 0.00>
ST_34 : Operation 546 [1/1] (0.00ns)   --->   "%write_ln207 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 %add_ln75_18" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:207]   --->   Operation 546 'write' 'write_ln207' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 2)> <Delay = 0.00>
ST_34 : Operation 547 [1/1] (1.06ns)   --->   "%br_ln207 = br void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:207]   --->   Operation 547 'br' 'br_ln207' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 2)> <Delay = 1.06>
ST_34 : Operation 548 [1/1] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:206]   --->   Operation 548 'write' 'write_ln206' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 1)> <Delay = 0.00>
ST_34 : Operation 549 [1/1] (0.00ns)   --->   "%write_ln207 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 %add_ln75_18" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:207]   --->   Operation 549 'write' 'write_ln207' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 1)> <Delay = 0.00>
ST_34 : Operation 550 [1/1] (1.06ns)   --->   "%br_ln207 = br void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:207]   --->   Operation 550 'br' 'br_ln207' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 1)> <Delay = 1.06>
ST_34 : Operation 551 [1/1] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:206]   --->   Operation 551 'write' 'write_ln206' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 0)> <Delay = 0.00>
ST_34 : Operation 552 [1/1] (0.00ns)   --->   "%write_ln207 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 %add_ln75_18" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:207]   --->   Operation 552 'write' 'write_ln207' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 0)> <Delay = 0.00>
ST_34 : Operation 553 [1/1] (1.06ns)   --->   "%br_ln207 = br void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:207]   --->   Operation 553 'br' 'br_ln207' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 0)> <Delay = 1.06>
ST_34 : Operation 554 [1/1] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:206]   --->   Operation 554 'write' 'write_ln206' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 3)> <Delay = 0.00>
ST_34 : Operation 555 [1/1] (0.00ns)   --->   "%write_ln207 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 %add_ln75_18" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:207]   --->   Operation 555 'write' 'write_ln207' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 3)> <Delay = 0.00>
ST_34 : Operation 556 [1/1] (1.06ns)   --->   "%br_ln207 = br void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:207]   --->   Operation 556 'br' 'br_ln207' <Predicate = (icmp_ln1073_4 & trunc_ln587 == 3)> <Delay = 1.06>

State 35 <SV = 16> <Delay = 4.33>
ST_35 : Operation 557 [1/2] (4.33ns)   --->   "%call_ln587 = call void @ThreadPE_Pipeline_TFLOOP1, i8 %p_read8062, i8 %location_3_read, i8 %location_2_read, i8 %location_1_read, i8 %location_0_read, i8 %helpedList_3_read, i8 %helpedList_2_read_1, i8 %helpedList_1_read_1, i8 %helpedList_0_read_1, i8 %p_read8264, i32 %p_read_817, i16 %xn_current_5, i16 %xn_current_4, i16 %xn_current_3, i16 %xn_current_2, i16 %xn_current_1, i16 %xn_current_0, i8 %location_3, i8 %location_2, i8 %location_1, i8 %location_0, i8 %helpedList_3, i8 %helpedList_2, i8 %helpedList_1, i8 %helpedList_0, i8 %assignmentbegintemp_V, i32 %p_read_816, i32 %p_read3068, i32 %p_read3269, i32 %p_read3370, i16 %p_read338, i16 %p_read1044, i16 %p_read1650, i16 %p_read2256, i16 %p_read539, i16 %p_read1145, i16 %p_read1751, i16 %p_read2357, i16 %p_read640, i16 %p_read1246, i16 %p_read_819, i16 %p_read2458, i16 %p_read741, i16 %p_read1347, i16 %p_read_818, i16 %p_read2559, i16 %p_read842, i16 %p_read1448, i16 %p_read2054, i16 %p_read2660, i16 %p_read943, i16 %p_read1549, i16 %p_read2155, i16 %p_read2761, i8 %index_5_loc, i8 %mux_case_33616_loc, i8 %mux_case_23514_loc, i8 %mux_case_13412_loc, i8 %mux_case_03310_loc, i8 %lhs_V_1_loc, i32 %p_loc74, i8 %rhs_V_3_loc, i2 %trunc_ln8_loc"   --->   Operation 557 'call' 'call_ln587' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 2.42>
ST_36 : Operation 558 [1/1] (0.00ns)   --->   "%index_5_loc_load = load i8 %index_5_loc"   --->   Operation 558 'load' 'index_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 559 [1/1] (0.00ns)   --->   "%mux_case_33616_loc_load = load i8 %mux_case_33616_loc"   --->   Operation 559 'load' 'mux_case_33616_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 560 [1/1] (0.00ns)   --->   "%mux_case_23514_loc_load = load i8 %mux_case_23514_loc"   --->   Operation 560 'load' 'mux_case_23514_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 561 [1/1] (0.00ns)   --->   "%mux_case_13412_loc_load = load i8 %mux_case_13412_loc"   --->   Operation 561 'load' 'mux_case_13412_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 562 [1/1] (0.00ns)   --->   "%mux_case_03310_loc_load = load i8 %mux_case_03310_loc"   --->   Operation 562 'load' 'mux_case_03310_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 563 [1/1] (0.00ns)   --->   "%lhs_V_1_loc_load = load i8 %lhs_V_1_loc"   --->   Operation 563 'load' 'lhs_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 564 [1/1] (0.00ns)   --->   "%p_loc74_load = load i32 %p_loc74"   --->   Operation 564 'load' 'p_loc74_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 565 [1/1] (0.00ns)   --->   "%rhs_V_3_loc_load = load i8 %rhs_V_3_loc"   --->   Operation 565 'load' 'rhs_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln8_loc_load = load i2 %trunc_ln8_loc"   --->   Operation 566 'load' 'trunc_ln8_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_28 = add i8 %lhs_V_1_loc_load, i8 1"   --->   Operation 567 'add' 'add_ln75_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 568 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln75_22 = add i8 %add_ln75_28, i8 %rhs_V_3_loc_load"   --->   Operation 568 'add' 'add_ln75_22' <Predicate = true> <Delay = 2.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 569 [1/1] (0.64ns)   --->   "%switch_ln226 = switch i2 %trunc_ln8_loc_load, void %arrayidx424.0.0.0226.case.3233, i2 0, void %arrayidx424.0.0.0226.case.0230, i2 1, void %arrayidx424.0.0.0226.case.1231, i2 2, void %arrayidx424.0.0.0226.case.2232" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 569 'switch' 'switch_ln226' <Predicate = true> <Delay = 0.64>
ST_36 : Operation 570 [1/1] (0.00ns)   --->   "%write_ln226 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 570 'write' 'write_ln226' <Predicate = (trunc_ln8_loc_load == 2)> <Delay = 0.00>
ST_36 : Operation 571 [1/1] (0.00ns)   --->   "%write_ln227 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 %add_ln75_22" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227]   --->   Operation 571 'write' 'write_ln227' <Predicate = (trunc_ln8_loc_load == 2)> <Delay = 0.00>
ST_36 : Operation 572 [1/1] (1.06ns)   --->   "%br_ln227 = br void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227]   --->   Operation 572 'br' 'br_ln227' <Predicate = (trunc_ln8_loc_load == 2)> <Delay = 1.06>
ST_36 : Operation 573 [1/1] (0.00ns)   --->   "%write_ln226 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 573 'write' 'write_ln226' <Predicate = (trunc_ln8_loc_load == 1)> <Delay = 0.00>
ST_36 : Operation 574 [1/1] (0.00ns)   --->   "%write_ln227 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 %add_ln75_22" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227]   --->   Operation 574 'write' 'write_ln227' <Predicate = (trunc_ln8_loc_load == 1)> <Delay = 0.00>
ST_36 : Operation 575 [1/1] (1.06ns)   --->   "%br_ln227 = br void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227]   --->   Operation 575 'br' 'br_ln227' <Predicate = (trunc_ln8_loc_load == 1)> <Delay = 1.06>
ST_36 : Operation 576 [1/1] (0.00ns)   --->   "%write_ln226 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 576 'write' 'write_ln226' <Predicate = (trunc_ln8_loc_load == 0)> <Delay = 0.00>
ST_36 : Operation 577 [1/1] (0.00ns)   --->   "%write_ln227 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 %add_ln75_22" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227]   --->   Operation 577 'write' 'write_ln227' <Predicate = (trunc_ln8_loc_load == 0)> <Delay = 0.00>
ST_36 : Operation 578 [1/1] (1.06ns)   --->   "%br_ln227 = br void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227]   --->   Operation 578 'br' 'br_ln227' <Predicate = (trunc_ln8_loc_load == 0)> <Delay = 1.06>
ST_36 : Operation 579 [1/1] (0.00ns)   --->   "%write_ln226 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 579 'write' 'write_ln226' <Predicate = (trunc_ln8_loc_load == 3)> <Delay = 0.00>
ST_36 : Operation 580 [1/1] (0.00ns)   --->   "%write_ln227 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 %add_ln75_22" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227]   --->   Operation 580 'write' 'write_ln227' <Predicate = (trunc_ln8_loc_load == 3)> <Delay = 0.00>
ST_36 : Operation 581 [1/1] (1.06ns)   --->   "%br_ln227 = br void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227]   --->   Operation 581 'br' 'br_ln227' <Predicate = (trunc_ln8_loc_load == 3)> <Delay = 1.06>

State 37 <SV = 18> <Delay = 4.11>
ST_37 : Operation 582 [1/1] (0.00ns)   --->   "%J_current_4 = phi i32 %p_read_817, void %V1.i137123588.case.3, i32 %p_read_817, void %V1.i137123588.case.2, i32 %p_read_817, void %V1.i137123588.case.1, i32 %p_read_817, void %V1.i137123588.case.0, i32 %p_loc74_load, void %arrayidx424.0.0.0226.case.3233, i32 %p_loc74_load, void %arrayidx424.0.0.0226.case.2232, i32 %p_loc74_load, void %arrayidx424.0.0.0226.case.1231, i32 %p_loc74_load, void %arrayidx424.0.0.0226.case.0230"   --->   Operation 582 'phi' 'J_current_4' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_37 : Operation 583 [1/1] (0.00ns)   --->   "%branch_5 = phi i8 %add_ln75_18, void %V1.i137123588.case.3, i8 %add_ln75_18, void %V1.i137123588.case.2, i8 %add_ln75_18, void %V1.i137123588.case.1, i8 %add_ln75_18, void %V1.i137123588.case.0, i8 %add_ln75_22, void %arrayidx424.0.0.0226.case.3233, i8 %add_ln75_22, void %arrayidx424.0.0.0226.case.2232, i8 %add_ln75_22, void %arrayidx424.0.0.0226.case.1231, i8 %add_ln75_22, void %arrayidx424.0.0.0226.case.0230"   --->   Operation 583 'phi' 'branch_5' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_37 : Operation 584 [1/1] (0.00ns)   --->   "%index_6 = phi i8 %p_read8062, void %V1.i137123588.case.3, i8 %p_read8062, void %V1.i137123588.case.2, i8 %p_read8062, void %V1.i137123588.case.1, i8 %p_read8062, void %V1.i137123588.case.0, i8 %index_5_loc_load, void %arrayidx424.0.0.0226.case.3233, i8 %index_5_loc_load, void %arrayidx424.0.0.0226.case.2232, i8 %index_5_loc_load, void %arrayidx424.0.0.0226.case.1231, i8 %index_5_loc_load, void %arrayidx424.0.0.0226.case.0230"   --->   Operation 584 'phi' 'index_6' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_37 : Operation 585 [1/1] (0.00ns)   --->   "%mux_case_38 = phi i8 %add_ln75_18, void %V1.i137123588.case.3, i8 %location_3_read, void %V1.i137123588.case.2, i8 %location_3_read, void %V1.i137123588.case.1, i8 %location_3_read, void %V1.i137123588.case.0, i8 %add_ln75_22, void %arrayidx424.0.0.0226.case.3233, i8 %mux_case_33616_loc_load, void %arrayidx424.0.0.0226.case.2232, i8 %mux_case_33616_loc_load, void %arrayidx424.0.0.0226.case.1231, i8 %mux_case_33616_loc_load, void %arrayidx424.0.0.0226.case.0230"   --->   Operation 585 'phi' 'mux_case_38' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_37 : Operation 586 [1/1] (0.00ns)   --->   "%mux_case_27 = phi i8 %location_2_read, void %V1.i137123588.case.3, i8 %add_ln75_18, void %V1.i137123588.case.2, i8 %location_2_read, void %V1.i137123588.case.1, i8 %location_2_read, void %V1.i137123588.case.0, i8 %mux_case_23514_loc_load, void %arrayidx424.0.0.0226.case.3233, i8 %add_ln75_22, void %arrayidx424.0.0.0226.case.2232, i8 %mux_case_23514_loc_load, void %arrayidx424.0.0.0226.case.1231, i8 %mux_case_23514_loc_load, void %arrayidx424.0.0.0226.case.0230"   --->   Operation 586 'phi' 'mux_case_27' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_37 : Operation 587 [1/1] (0.00ns)   --->   "%mux_case_16 = phi i8 %location_1_read, void %V1.i137123588.case.3, i8 %location_1_read, void %V1.i137123588.case.2, i8 %add_ln75_18, void %V1.i137123588.case.1, i8 %location_1_read, void %V1.i137123588.case.0, i8 %mux_case_13412_loc_load, void %arrayidx424.0.0.0226.case.3233, i8 %mux_case_13412_loc_load, void %arrayidx424.0.0.0226.case.2232, i8 %add_ln75_22, void %arrayidx424.0.0.0226.case.1231, i8 %mux_case_13412_loc_load, void %arrayidx424.0.0.0226.case.0230"   --->   Operation 587 'phi' 'mux_case_16' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_37 : Operation 588 [1/1] (0.00ns)   --->   "%mux_case_05 = phi i8 %location_0_read, void %V1.i137123588.case.3, i8 %location_0_read, void %V1.i137123588.case.2, i8 %location_0_read, void %V1.i137123588.case.1, i8 %add_ln75_18, void %V1.i137123588.case.0, i8 %mux_case_03310_loc_load, void %arrayidx424.0.0.0226.case.3233, i8 %mux_case_03310_loc_load, void %arrayidx424.0.0.0226.case.2232, i8 %mux_case_03310_loc_load, void %arrayidx424.0.0.0226.case.1231, i8 %add_ln75_22, void %arrayidx424.0.0.0226.case.0230"   --->   Operation 588 'phi' 'mux_case_05' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 0.00>
ST_37 : Operation 589 [1/1] (1.06ns)   --->   "%tmp_193 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %mux_case_05, i8 %mux_case_16, i8 %mux_case_27, i8 %mux_case_38, i8 %assignmentbegintemp_V"   --->   Operation 589 'mux' 'tmp_193' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 590 [1/1] (1.22ns)   --->   "%icmp_ln1065_4 = icmp_eq  i8 %tmp_193, i8 %assignmenttemp_V_1"   --->   Operation 590 'icmp' 'icmp_ln1065_4' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 591 [1/1] (1.08ns)   --->   "%br_ln229 = br i1 %icmp_ln1065_4, void %cleanup.cont, void %if.then429" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:229]   --->   Operation 591 'br' 'br_ln229' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696)> <Delay = 1.08>
ST_37 : Operation 592 [1/1] (0.00ns)   --->   "%write_ln235 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:235]   --->   Operation 592 'write' 'write_ln235' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 0.00>
ST_37 : Operation 593 [1/1] (0.00ns)   --->   "%write_ln235 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:235]   --->   Operation 593 'write' 'write_ln235' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 0.00>
ST_37 : Operation 594 [1/1] (0.00ns)   --->   "%write_ln235 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:235]   --->   Operation 594 'write' 'write_ln235' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 0.00>
ST_37 : Operation 595 [1/1] (0.00ns)   --->   "%write_ln235 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:235]   --->   Operation 595 'write' 'write_ln235' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 0.00>
ST_37 : Operation 596 [1/1] (0.00ns)   --->   "%write_ln240 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:240]   --->   Operation 596 'write' 'write_ln240' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 0.00>
ST_37 : Operation 597 [1/1] (0.00ns)   --->   "%write_ln240 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:240]   --->   Operation 597 'write' 'write_ln240' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 0.00>
ST_37 : Operation 598 [1/1] (0.00ns)   --->   "%write_ln240 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:240]   --->   Operation 598 'write' 'write_ln240' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 0.00>
ST_37 : Operation 599 [1/1] (0.00ns)   --->   "%write_ln240 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:240]   --->   Operation 599 'write' 'write_ln240' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 0.00>
ST_37 : Operation 600 [1/1] (1.08ns)   --->   "%br_ln243 = br void %cleanup.cont" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:243]   --->   Operation 600 'br' 'br_ln243' <Predicate = (icmp_ln1697 & !icmp_ln1065_1 & !icmp_ln1696 & icmp_ln1065_4)> <Delay = 1.08>
ST_37 : Operation 601 [1/1] (0.00ns)   --->   "%J_current_3 = phi i32 %p_read_817, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1102, i32 %p_loc_load, void %arrayidx284.0.0.01990.case.3243, i32 %p_loc_load, void %arrayidx284.0.0.01990.case.2242, i32 %p_loc_load, void %arrayidx284.0.0.01990.case.1241, i32 %p_loc_load, void %arrayidx284.0.0.01990.case.0240"   --->   Operation 601 'phi' 'J_current_3' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 0.00>
ST_37 : Operation 602 [1/1] (0.00ns)   --->   "%branch_3 = phi i8 %add_ln75_17, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1102, i8 %add_ln75_21, void %arrayidx284.0.0.01990.case.3243, i8 %add_ln75_21, void %arrayidx284.0.0.01990.case.2242, i8 %add_ln75_21, void %arrayidx284.0.0.01990.case.1241, i8 %add_ln75_21, void %arrayidx284.0.0.01990.case.0240"   --->   Operation 602 'phi' 'branch_3' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 0.00>
ST_37 : Operation 603 [1/1] (0.00ns)   --->   "%index_4 = phi i8 3, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1102, i8 %index_3_loc_load, void %arrayidx284.0.0.01990.case.3243, i8 %index_3_loc_load, void %arrayidx284.0.0.01990.case.2242, i8 %index_3_loc_load, void %arrayidx284.0.0.01990.case.1241, i8 %index_3_loc_load, void %arrayidx284.0.0.01990.case.0240"   --->   Operation 603 'phi' 'index_4' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 0.00>
ST_37 : Operation 604 [1/1] (0.00ns)   --->   "%mux_case_316 = phi i8 %add_ln75_17, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1102, i8 %add_ln75_21, void %arrayidx284.0.0.01990.case.3243, i8 %mux_case_38844_loc_load, void %arrayidx284.0.0.01990.case.2242, i8 %mux_case_38844_loc_load, void %arrayidx284.0.0.01990.case.1241, i8 %mux_case_38844_loc_load, void %arrayidx284.0.0.01990.case.0240"   --->   Operation 604 'phi' 'mux_case_316' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 0.00>
ST_37 : Operation 605 [1/1] (0.00ns)   --->   "%mux_case_215 = phi i8 %location_2_read, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1102, i8 %mux_case_28742_loc_load, void %arrayidx284.0.0.01990.case.3243, i8 %add_ln75_21, void %arrayidx284.0.0.01990.case.2242, i8 %mux_case_28742_loc_load, void %arrayidx284.0.0.01990.case.1241, i8 %mux_case_28742_loc_load, void %arrayidx284.0.0.01990.case.0240"   --->   Operation 605 'phi' 'mux_case_215' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 0.00>
ST_37 : Operation 606 [1/1] (0.00ns)   --->   "%mux_case_114 = phi i8 %location_1_read, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1102, i8 %mux_case_18640_loc_load, void %arrayidx284.0.0.01990.case.3243, i8 %mux_case_18640_loc_load, void %arrayidx284.0.0.01990.case.2242, i8 %add_ln75_21, void %arrayidx284.0.0.01990.case.1241, i8 %mux_case_18640_loc_load, void %arrayidx284.0.0.01990.case.0240"   --->   Operation 606 'phi' 'mux_case_114' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 0.00>
ST_37 : Operation 607 [1/1] (0.00ns)   --->   "%mux_case_013 = phi i8 %location_0_read, void %_ZN13ap_fixed_baseILi33ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1102, i8 %mux_case_08538_loc_load, void %arrayidx284.0.0.01990.case.3243, i8 %mux_case_08538_loc_load, void %arrayidx284.0.0.01990.case.2242, i8 %mux_case_08538_loc_load, void %arrayidx284.0.0.01990.case.1241, i8 %add_ln75_21, void %arrayidx284.0.0.01990.case.0240"   --->   Operation 607 'phi' 'mux_case_013' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 0.00>
ST_37 : Operation 608 [1/1] (1.06ns)   --->   "%tmp_192 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %mux_case_013, i8 %mux_case_114, i8 %mux_case_215, i8 %mux_case_316, i8 %assignmentbegintemp_V"   --->   Operation 608 'mux' 'tmp_192' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 609 [1/1] (1.22ns)   --->   "%icmp_ln1065_3 = icmp_eq  i8 %tmp_192, i8 %assignmenttemp_V_1"   --->   Operation 609 'icmp' 'icmp_ln1065_3' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 610 [1/1] (1.08ns)   --->   "%br_ln169 = br i1 %icmp_ln1065_3, void %cleanup.cont, void %if.then289" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:169]   --->   Operation 610 'br' 'br_ln169' <Predicate = (icmp_ln1697 & icmp_ln1065_1)> <Delay = 1.08>
ST_37 : Operation 611 [1/1] (0.00ns)   --->   "%write_ln176 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:176]   --->   Operation 611 'write' 'write_ln176' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 0.00>
ST_37 : Operation 612 [1/1] (0.00ns)   --->   "%write_ln176 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:176]   --->   Operation 612 'write' 'write_ln176' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 0.00>
ST_37 : Operation 613 [1/1] (0.00ns)   --->   "%write_ln176 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:176]   --->   Operation 613 'write' 'write_ln176' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 0.00>
ST_37 : Operation 614 [1/1] (0.00ns)   --->   "%write_ln176 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 255" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:176]   --->   Operation 614 'write' 'write_ln176' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 0.00>
ST_37 : Operation 615 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:182]   --->   Operation 615 'write' 'write_ln182' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 0.00>
ST_37 : Operation 616 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:182]   --->   Operation 616 'write' 'write_ln182' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 0.00>
ST_37 : Operation 617 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:182]   --->   Operation 617 'write' 'write_ln182' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 0.00>
ST_37 : Operation 618 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:182]   --->   Operation 618 'write' 'write_ln182' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 0.00>
ST_37 : Operation 619 [1/1] (1.08ns)   --->   "%br_ln185 = br void %cleanup.cont" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:185]   --->   Operation 619 'br' 'br_ln185' <Predicate = (icmp_ln1697 & icmp_ln1065_1 & icmp_ln1065_3)> <Delay = 1.08>
ST_37 : Operation 620 [1/1] (0.00ns)   --->   "%nextgate_3 = phi i8 0, void %if.then77, i8 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i8 %location_0_read, void %arrayidx341.0.0.01584.case.0, i8 %location_0_read, void %arrayidx341.0.0.01584.case.1, i8 %location_0_read, void %arrayidx341.0.0.01584.case.2, i8 %location_0_read, void %arrayidx341.0.0.01584.case.3, i8 %location_0_read, void %if.then429, i8 %location_0_read, void %if.then289, i8 %location_0_read, void %if.end285, i8 %location_0_read, void %if.end425"   --->   Operation 620 'phi' 'nextgate_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 621 [1/1] (0.00ns)   --->   "%write_flag_3 = phi i1 0, void %if.then77, i1 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i1 0, void %arrayidx341.0.0.01584.case.0, i1 0, void %arrayidx341.0.0.01584.case.1, i1 0, void %arrayidx341.0.0.01584.case.2, i1 0, void %arrayidx341.0.0.01584.case.3, i1 0, void %if.then429, i1 %icmp_ln1696, void %if.then289, i1 %icmp_ln1696, void %if.end285, i1 0, void %if.end425"   --->   Operation 621 'phi' 'write_flag_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 622 [1/1] (0.00ns)   --->   "%CalcNum_0 = phi i16 %p_read135, void %if.then77, i16 %p_read135, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i16 %add_ln859, void %arrayidx341.0.0.01584.case.0, i16 %add_ln859, void %arrayidx341.0.0.01584.case.1, i16 %add_ln859, void %arrayidx341.0.0.01584.case.2, i16 %add_ln859, void %arrayidx341.0.0.01584.case.3, i16 %add_ln859, void %if.then429, i16 %add_ln859, void %if.then289, i16 %add_ln859, void %if.end285, i16 %add_ln859, void %if.end425"   --->   Operation 622 'phi' 'CalcNum_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 623 [1/1] (0.00ns)   --->   "%xn_visited_1_1_4 = phi i16 0, void %if.then77, i16 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i16 %add_ln859_4, void %arrayidx341.0.0.01584.case.0, i16 %add_ln859_4, void %arrayidx341.0.0.01584.case.1, i16 %add_ln859_4, void %arrayidx341.0.0.01584.case.2, i16 %add_ln859_4, void %arrayidx341.0.0.01584.case.3, i16 %add_ln859_4, void %if.then429, i16 %add_ln859_4, void %if.then289, i16 %add_ln859_4, void %if.end285, i16 %add_ln859_4, void %if.end425"   --->   Operation 623 'phi' 'xn_visited_1_1_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 624 [1/1] (0.00ns)   --->   "%write_flag33_4 = phi i1 0, void %if.then77, i1 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i1 0, void %arrayidx341.0.0.01584.case.0, i1 1, void %arrayidx341.0.0.01584.case.1, i1 0, void %arrayidx341.0.0.01584.case.2, i1 0, void %arrayidx341.0.0.01584.case.3, i1 0, void %if.then429, i1 0, void %if.then289, i1 0, void %if.end285, i1 0, void %if.end425"   --->   Operation 624 'phi' 'write_flag33_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 625 [1/1] (0.00ns)   --->   "%xn_visited_1_2_4 = phi i16 0, void %if.then77, i16 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i16 %add_ln859_6, void %arrayidx341.0.0.01584.case.0, i16 %add_ln859_6, void %arrayidx341.0.0.01584.case.1, i16 %add_ln859_6, void %arrayidx341.0.0.01584.case.2, i16 %add_ln859_6, void %arrayidx341.0.0.01584.case.3, i16 %add_ln859_6, void %if.then429, i16 %add_ln859_6, void %if.then289, i16 %add_ln859_6, void %if.end285, i16 %add_ln859_6, void %if.end425"   --->   Operation 625 'phi' 'xn_visited_1_2_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 626 [1/1] (0.00ns)   --->   "%xn_visited_1_0_4 = phi i16 0, void %if.then77, i16 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i16 %rhs, void %arrayidx341.0.0.01584.case.0, i16 %rhs, void %arrayidx341.0.0.01584.case.1, i16 %rhs, void %arrayidx341.0.0.01584.case.2, i16 %rhs, void %arrayidx341.0.0.01584.case.3, i16 %rhs, void %if.then429, i16 %rhs, void %if.then289, i16 %rhs, void %if.end285, i16 %rhs, void %if.end425"   --->   Operation 626 'phi' 'xn_visited_1_0_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 627 [1/1] (0.00ns)   --->   "%xn_visited_1_3_4 = phi i16 0, void %if.then77, i16 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i16 %rhs_1, void %arrayidx341.0.0.01584.case.0, i16 %rhs_1, void %arrayidx341.0.0.01584.case.1, i16 %rhs_1, void %arrayidx341.0.0.01584.case.2, i16 %rhs_1, void %arrayidx341.0.0.01584.case.3, i16 %rhs_1, void %if.then429, i16 %rhs_1, void %if.then289, i16 %rhs_1, void %if.end285, i16 %rhs_1, void %if.end425"   --->   Operation 627 'phi' 'xn_visited_1_3_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 628 [1/1] (0.00ns)   --->   "%xn_visited_1_4_4 = phi i16 0, void %if.then77, i16 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i16 %add_ln859_10, void %arrayidx341.0.0.01584.case.0, i16 %add_ln859_10, void %arrayidx341.0.0.01584.case.1, i16 %add_ln859_10, void %arrayidx341.0.0.01584.case.2, i16 %add_ln859_10, void %arrayidx341.0.0.01584.case.3, i16 %add_ln859_10, void %if.then429, i16 %add_ln859_10, void %if.then289, i16 %add_ln859_10, void %if.end285, i16 %add_ln859_10, void %if.end425"   --->   Operation 628 'phi' 'xn_visited_1_4_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 629 [1/1] (0.00ns)   --->   "%xn_visited_0_5_4 = phi i16 0, void %if.then77, i16 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i16 %add_ln859_13, void %arrayidx341.0.0.01584.case.0, i16 %add_ln859_13, void %arrayidx341.0.0.01584.case.1, i16 %add_ln859_13, void %arrayidx341.0.0.01584.case.2, i16 %add_ln859_13, void %arrayidx341.0.0.01584.case.3, i16 %add_ln859_13, void %if.then429, i16 %add_ln859_13, void %if.then289, i16 %add_ln859_13, void %if.end285, i16 %add_ln859_13, void %if.end425"   --->   Operation 629 'phi' 'xn_visited_0_5_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 630 [1/1] (0.00ns)   --->   "%write_flag45_4 = phi i1 0, void %if.then77, i1 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i1 0, void %arrayidx341.0.0.01584.case.0, i1 0, void %arrayidx341.0.0.01584.case.1, i1 1, void %arrayidx341.0.0.01584.case.2, i1 0, void %arrayidx341.0.0.01584.case.3, i1 0, void %if.then429, i1 0, void %if.then289, i1 0, void %if.end285, i1 0, void %if.end425"   --->   Operation 630 'phi' 'write_flag45_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 631 [1/1] (0.00ns)   --->   "%write_flag24_4 = phi i1 0, void %if.then77, i1 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i1 1, void %arrayidx341.0.0.01584.case.0, i1 0, void %arrayidx341.0.0.01584.case.1, i1 0, void %arrayidx341.0.0.01584.case.2, i1 0, void %arrayidx341.0.0.01584.case.3, i1 0, void %if.then429, i1 0, void %if.then289, i1 0, void %if.end285, i1 0, void %if.end425"   --->   Operation 631 'phi' 'write_flag24_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 632 [1/1] (0.00ns)   --->   "%write_flag63_4 = phi i1 0, void %if.then77, i1 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i1 0, void %arrayidx341.0.0.01584.case.0, i1 0, void %arrayidx341.0.0.01584.case.1, i1 0, void %arrayidx341.0.0.01584.case.2, i1 1, void %arrayidx341.0.0.01584.case.3, i1 0, void %if.then429, i1 0, void %if.then289, i1 0, void %if.end285, i1 0, void %if.end425"   --->   Operation 632 'phi' 'write_flag63_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 633 [1/1] (0.00ns)   --->   "%phi_ln250_1 = phi i32 4294967040, void %if.then77, i32 %select_ln73, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i32 %add_ln859_12, void %arrayidx341.0.0.01584.case.0, i32 %add_ln859_12, void %arrayidx341.0.0.01584.case.1, i32 %add_ln859_12, void %arrayidx341.0.0.01584.case.2, i32 %add_ln859_12, void %arrayidx341.0.0.01584.case.3, i32 4294967040, void %if.then429, i32 4294967040, void %if.then289, i32 %J_current_3, void %if.end285, i32 %J_current_4, void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 633 'phi' 'phi_ln250_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 634 [1/1] (0.00ns)   --->   "%phi_ln250 = phi i2 2, void %if.then77, i2 %p_read2_cast, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i2 %p_read2_cast, void %arrayidx341.0.0.01584.case.0, i2 %p_read2_cast, void %arrayidx341.0.0.01584.case.1, i2 %p_read2_cast, void %arrayidx341.0.0.01584.case.2, i2 %p_read2_cast, void %arrayidx341.0.0.01584.case.3, i2 2, void %if.then429, i2 2, void %if.then289, i2 %p_read2_cast, void %if.end285, i2 %p_read2_cast, void %if.end425" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 634 'phi' 'phi_ln250' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 635 [1/1] (0.00ns)   --->   "%Jmin_3 = phi i32 0, void %if.then77, i32 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i32 %add_ln859_12, void %arrayidx341.0.0.01584.case.0, i32 %add_ln859_12, void %arrayidx341.0.0.01584.case.1, i32 %add_ln859_12, void %arrayidx341.0.0.01584.case.2, i32 %add_ln859_12, void %arrayidx341.0.0.01584.case.3, i32 %add_ln859_12, void %if.then429, i32 %add_ln859_12, void %if.then289, i32 %add_ln859_12, void %if.end285, i32 %add_ln859_12, void %if.end425"   --->   Operation 635 'phi' 'Jmin_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 636 [1/1] (0.00ns)   --->   "%J_visited_0_4 = phi i32 0, void %if.then77, i32 0, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i32 %Jcalc_V, void %arrayidx341.0.0.01584.case.0, i32 %Jcalc_V, void %arrayidx341.0.0.01584.case.1, i32 %Jcalc_V, void %arrayidx341.0.0.01584.case.2, i32 %Jcalc_V, void %arrayidx341.0.0.01584.case.3, i32 %Jcalc_V, void %if.then429, i32 %Jcalc_V, void %if.then289, i32 %Jcalc_V, void %if.end285, i32 %Jcalc_V, void %if.end425"   --->   Operation 636 'phi' 'J_visited_0_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 637 [1/1] (0.00ns)   --->   "%branch_9 = phi i8 255, void %if.then77, i8 %add_ln75_20, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i8 0, void %arrayidx341.0.0.01584.case.0, i8 0, void %arrayidx341.0.0.01584.case.1, i8 0, void %arrayidx341.0.0.01584.case.2, i8 0, void %arrayidx341.0.0.01584.case.3, i8 255, void %if.then429, i8 255, void %if.then289, i8 %branch_3, void %if.end285, i8 %branch_5, void %if.end425"   --->   Operation 637 'phi' 'branch_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 638 [1/1] (0.00ns)   --->   "%index_10 = phi i8 255, void %if.then77, i8 %index_1_loc_load, void %arrayidx73.0.0.036151.exit.cleanup.cont_crit_edge, i8 %add_ln75, void %arrayidx341.0.0.01584.case.0, i8 %add_ln75, void %arrayidx341.0.0.01584.case.1, i8 %add_ln75, void %arrayidx341.0.0.01584.case.2, i8 %add_ln75, void %arrayidx341.0.0.01584.case.3, i8 255, void %if.then429, i8 255, void %if.then289, i8 %index_4, void %if.end285, i8 %index_6, void %if.end425"   --->   Operation 638 'phi' 'index_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i2 %phi_ln250" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 639 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 640 [1/1] (0.74ns)   --->   "%select_ln250 = select i1 %write_flag_3, i8 %nextgate_3, i8 %p_read436" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 640 'select' 'select_ln250' <Predicate = true> <Delay = 0.74> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 641 [1/1] (0.63ns)   --->   "%select_ln250_1 = select i1 %write_flag_3, i32 %Jmin_3, i32 %p_read34" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 641 'select' 'select_ln250_1' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 642 [1/1] (0.54ns)   --->   "%select_ln250_2 = select i1 %write_flag24_4, i16 %xn_visited_1_0_4, i16 %p_read338" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 642 'select' 'select_ln250_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 643 [1/1] (0.54ns)   --->   "%select_ln250_3 = select i1 %write_flag24_4, i16 %xn_visited_1_1_4, i16 %p_read539" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 643 'select' 'select_ln250_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 644 [1/1] (0.54ns)   --->   "%select_ln250_4 = select i1 %write_flag24_4, i16 %xn_visited_1_2_4, i16 %p_read640" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 644 'select' 'select_ln250_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 645 [1/1] (0.54ns)   --->   "%select_ln250_5 = select i1 %write_flag24_4, i16 %xn_visited_1_3_4, i16 %p_read741" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 645 'select' 'select_ln250_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 646 [1/1] (0.54ns)   --->   "%select_ln250_6 = select i1 %write_flag24_4, i16 %xn_visited_1_4_4, i16 %p_read842" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 646 'select' 'select_ln250_6' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 647 [1/1] (0.54ns)   --->   "%select_ln250_7 = select i1 %write_flag24_4, i16 %xn_visited_0_5_4, i16 %p_read943" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 647 'select' 'select_ln250_7' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 648 [1/1] (0.54ns)   --->   "%select_ln250_8 = select i1 %write_flag33_4, i16 %xn_visited_1_0_4, i16 %p_read1044" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 648 'select' 'select_ln250_8' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 649 [1/1] (0.54ns)   --->   "%select_ln250_9 = select i1 %write_flag33_4, i16 %xn_visited_1_1_4, i16 %p_read1145" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 649 'select' 'select_ln250_9' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 650 [1/1] (0.54ns)   --->   "%select_ln250_10 = select i1 %write_flag33_4, i16 %xn_visited_1_2_4, i16 %p_read1246" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 650 'select' 'select_ln250_10' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 651 [1/1] (0.54ns)   --->   "%select_ln250_11 = select i1 %write_flag33_4, i16 %xn_visited_1_3_4, i16 %p_read1347" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 651 'select' 'select_ln250_11' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 652 [1/1] (0.54ns)   --->   "%select_ln250_12 = select i1 %write_flag33_4, i16 %xn_visited_1_4_4, i16 %p_read1448" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 652 'select' 'select_ln250_12' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 653 [1/1] (0.54ns)   --->   "%select_ln250_13 = select i1 %write_flag33_4, i16 %xn_visited_0_5_4, i16 %p_read1549" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 653 'select' 'select_ln250_13' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 654 [1/1] (0.54ns)   --->   "%select_ln250_14 = select i1 %write_flag45_4, i16 %xn_visited_1_0_4, i16 %p_read1650" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 654 'select' 'select_ln250_14' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 655 [1/1] (0.54ns)   --->   "%select_ln250_15 = select i1 %write_flag45_4, i16 %xn_visited_1_1_4, i16 %p_read1751" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 655 'select' 'select_ln250_15' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 656 [1/1] (0.54ns)   --->   "%select_ln250_16 = select i1 %write_flag45_4, i16 %xn_visited_1_2_4, i16 %p_read_819" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 656 'select' 'select_ln250_16' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 657 [1/1] (0.54ns)   --->   "%select_ln250_17 = select i1 %write_flag45_4, i16 %xn_visited_1_3_4, i16 %p_read_818" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 657 'select' 'select_ln250_17' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 658 [1/1] (0.54ns)   --->   "%select_ln250_18 = select i1 %write_flag45_4, i16 %xn_visited_1_4_4, i16 %p_read2054" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 658 'select' 'select_ln250_18' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 659 [1/1] (0.54ns)   --->   "%select_ln250_19 = select i1 %write_flag45_4, i16 %xn_visited_0_5_4, i16 %p_read2155" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 659 'select' 'select_ln250_19' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 660 [1/1] (0.54ns)   --->   "%select_ln250_20 = select i1 %write_flag63_4, i16 %xn_visited_1_0_4, i16 %p_read2256" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 660 'select' 'select_ln250_20' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 661 [1/1] (0.54ns)   --->   "%select_ln250_21 = select i1 %write_flag63_4, i16 %xn_visited_1_1_4, i16 %p_read2357" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 661 'select' 'select_ln250_21' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 662 [1/1] (0.54ns)   --->   "%select_ln250_22 = select i1 %write_flag63_4, i16 %xn_visited_1_2_4, i16 %p_read2458" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 662 'select' 'select_ln250_22' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 663 [1/1] (0.54ns)   --->   "%select_ln250_23 = select i1 %write_flag63_4, i16 %xn_visited_1_3_4, i16 %p_read2559" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 663 'select' 'select_ln250_23' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 664 [1/1] (0.54ns)   --->   "%select_ln250_24 = select i1 %write_flag63_4, i16 %xn_visited_1_4_4, i16 %p_read2660" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 664 'select' 'select_ln250_24' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 665 [1/1] (0.54ns)   --->   "%select_ln250_25 = select i1 %write_flag63_4, i16 %xn_visited_0_5_4, i16 %p_read2761" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 665 'select' 'select_ln250_25' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 666 [1/1] (0.63ns)   --->   "%select_ln250_26 = select i1 %write_flag24_4, i32 %J_visited_0_4, i32 %p_read_816" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 666 'select' 'select_ln250_26' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 667 [1/1] (0.63ns)   --->   "%select_ln250_27 = select i1 %write_flag33_4, i32 %J_visited_0_4, i32 %p_read3068" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 667 'select' 'select_ln250_27' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 668 [1/1] (0.63ns)   --->   "%select_ln250_28 = select i1 %write_flag45_4, i32 %J_visited_0_4, i32 %p_read3269" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 668 'select' 'select_ln250_28' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 669 [1/1] (0.63ns)   --->   "%select_ln250_29 = select i1 %write_flag63_4, i32 %J_visited_0_4, i32 %p_read3370" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 669 'select' 'select_ln250_29' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 670 [1/1] (0.00ns)   --->   "%mrv_0193 = insertvalue i624 <undef>, i16 %CalcNum_0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 670 'insertvalue' 'mrv_0193' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 671 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i624 %mrv_0193, i8 %select_ln250" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 671 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 672 [1/1] (0.00ns)   --->   "%mrv_783 = insertvalue i624 %mrv_s, i8 %index_10" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 672 'insertvalue' 'mrv_783' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 673 [1/1] (0.00ns)   --->   "%mrv_784 = insertvalue i624 %mrv_783, i8 %branch_9" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 673 'insertvalue' 'mrv_784' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 674 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i624 %mrv_784, i32 %select_ln250_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 674 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 675 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i624 %mrv_4, i8 %zext_ln250" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 675 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 676 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i624 %mrv_5, i16 %select_ln250_2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 676 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 677 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i624 %mrv_6, i16 %select_ln250_3" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 677 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 678 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i624 %mrv_7, i16 %select_ln250_4" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 678 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 679 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i624 %mrv_8, i16 %select_ln250_5" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 679 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 680 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i624 %mrv_9, i16 %select_ln250_6" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 680 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 681 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i624 %mrv_10, i16 %select_ln250_7" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 681 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 682 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i624 %mrv_11, i16 %select_ln250_8" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 682 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 683 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i624 %mrv_12, i16 %select_ln250_9" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 683 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 684 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i624 %mrv_13, i16 %select_ln250_10" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 684 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 685 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i624 %mrv_14, i16 %select_ln250_11" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 685 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 686 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i624 %mrv_15, i16 %select_ln250_12" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 686 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 687 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i624 %mrv_16, i16 %select_ln250_13" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 687 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 688 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i624 %mrv_17, i16 %select_ln250_14" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 688 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 689 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i624 %mrv_18, i16 %select_ln250_15" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 689 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 690 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i624 %mrv_19, i16 %select_ln250_16" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 690 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 691 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i624 %mrv_20, i16 %select_ln250_17" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 691 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 692 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i624 %mrv_21, i16 %select_ln250_18" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 692 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 693 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i624 %mrv_22, i16 %select_ln250_19" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 693 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 694 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i624 %mrv_23, i16 %select_ln250_20" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 694 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 695 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i624 %mrv_24, i16 %select_ln250_21" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 695 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 696 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i624 %mrv_25, i16 %select_ln250_22" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 696 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 697 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i624 %mrv_26, i16 %select_ln250_23" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 697 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 698 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i624 %mrv_27, i16 %select_ln250_24" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 698 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 699 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i624 %mrv_28, i16 %select_ln250_25" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 699 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 700 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i624 %mrv_29, i32 %phi_ln250_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 700 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 701 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i624 %mrv_30, i32 %select_ln250_26" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 701 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 702 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i624 %mrv_31, i32 %select_ln250_27" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 702 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 703 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i624 %mrv_32, i32 %select_ln250_28" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 703 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 704 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i624 %mrv_33, i32 %select_ln250_29" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 704 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 705 [1/1] (0.00ns)   --->   "%ret_ln250 = ret i624 %mrv_34" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250]   --->   Operation 705 'ret' 'ret_ln250' <Predicate = true> <Delay = 0.00>

State 38 <SV = 17> <Delay = 1.39>
ST_38 : Operation 706 [1/1] (1.39ns)   --->   "%add_ln75 = add i8 %p_read8062, i8 1"   --->   Operation 706 'add' 'add_ln75' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 707 [1/1] (0.64ns)   --->   "%switch_ln190 = switch i2 %trunc_ln587, void %arrayidx341.0.0.01584.case.3, i2 3, void %arrayidx341.0.0.01584.case.0, i2 0, void %arrayidx341.0.0.01584.case.1, i2 1, void %arrayidx341.0.0.01584.case.2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:190]   --->   Operation 707 'switch' 'switch_ln190' <Predicate = true> <Delay = 0.64>
ST_38 : Operation 708 [1/1] (0.00ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:197]   --->   Operation 708 'write' 'write_ln197' <Predicate = (trunc_ln587 == 1)> <Delay = 0.00>
ST_38 : Operation 709 [1/1] (1.08ns)   --->   "%br_ln197 = br void %cleanup.cont" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:197]   --->   Operation 709 'br' 'br_ln197' <Predicate = (trunc_ln587 == 1)> <Delay = 1.08>
ST_38 : Operation 710 [1/1] (0.00ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:197]   --->   Operation 710 'write' 'write_ln197' <Predicate = (trunc_ln587 == 0)> <Delay = 0.00>
ST_38 : Operation 711 [1/1] (1.08ns)   --->   "%br_ln197 = br void %cleanup.cont" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:197]   --->   Operation 711 'br' 'br_ln197' <Predicate = (trunc_ln587 == 0)> <Delay = 1.08>
ST_38 : Operation 712 [1/1] (0.00ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:197]   --->   Operation 712 'write' 'write_ln197' <Predicate = (trunc_ln587 == 3)> <Delay = 0.00>
ST_38 : Operation 713 [1/1] (1.08ns)   --->   "%br_ln197 = br void %cleanup.cont" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:197]   --->   Operation 713 'br' 'br_ln197' <Predicate = (trunc_ln587 == 3)> <Delay = 1.08>
ST_38 : Operation 714 [1/1] (0.00ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:197]   --->   Operation 714 'write' 'write_ln197' <Predicate = (trunc_ln587 == 2)> <Delay = 0.00>
ST_38 : Operation 715 [1/1] (1.08ns)   --->   "%br_ln197 = br void %cleanup.cont" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:197]   --->   Operation 715 'br' 'br_ln197' <Predicate = (trunc_ln587 == 2)> <Delay = 1.08>

State 39 <SV = 15> <Delay = 1.02>
ST_39 : Operation 716 [2/2] (1.02ns)   --->   "%call_ln587 = call void @ThreadPE_Pipeline_TFLOOP2, i8 %location_3_read, i8 %location_2_read, i8 %location_1_read, i8 %location_0_read, i8 %rhs_V, i8 %helpedList_2_read, i8 %helpedList_1_read, i8 %helpedList_0_read, i8 %p_read8264, i32 %p_read_817, i8 %assignmentbegintemp_V, i32 %p_read_816, i32 %p_read3068, i32 %p_read3269, i32 %p_read3370, i16 %p_read338, i16 %p_read1044, i16 %p_read1650, i16 %p_read2256, i16 %xn_current_0, i16 %p_read539, i16 %p_read1145, i16 %p_read1751, i16 %p_read2357, i16 %xn_current_1, i16 %p_read640, i16 %p_read1246, i16 %p_read_819, i16 %p_read2458, i16 %xn_current_2, i16 %p_read741, i16 %p_read1347, i16 %p_read_818, i16 %p_read2559, i16 %xn_current_3, i16 %p_read842, i16 %p_read1448, i16 %p_read2054, i16 %p_read2660, i16 %xn_current_4, i16 %p_read943, i16 %p_read1549, i16 %p_read2155, i16 %p_read2761, i16 %xn_current_5, i8 %location_0, i8 %helpedList_0, i8 %location_1, i8 %helpedList_1, i8 %location_2, i8 %helpedList_2, i8 %location_3, i8 %helpedList_3, i8 %index_3_loc, i8 %mux_case_38844_loc, i8 %mux_case_28742_loc, i8 %mux_case_18640_loc, i8 %mux_case_08538_loc, i8 %lhs_V_loc, i32 %p_loc, i8 %rhs_V_2_loc, i2 %trunc_ln7_loc"   --->   Operation 716 'call' 'call_ln587' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 16> <Delay = 4.33>
ST_40 : Operation 717 [1/2] (4.33ns)   --->   "%call_ln587 = call void @ThreadPE_Pipeline_TFLOOP2, i8 %location_3_read, i8 %location_2_read, i8 %location_1_read, i8 %location_0_read, i8 %rhs_V, i8 %helpedList_2_read, i8 %helpedList_1_read, i8 %helpedList_0_read, i8 %p_read8264, i32 %p_read_817, i8 %assignmentbegintemp_V, i32 %p_read_816, i32 %p_read3068, i32 %p_read3269, i32 %p_read3370, i16 %p_read338, i16 %p_read1044, i16 %p_read1650, i16 %p_read2256, i16 %xn_current_0, i16 %p_read539, i16 %p_read1145, i16 %p_read1751, i16 %p_read2357, i16 %xn_current_1, i16 %p_read640, i16 %p_read1246, i16 %p_read_819, i16 %p_read2458, i16 %xn_current_2, i16 %p_read741, i16 %p_read1347, i16 %p_read_818, i16 %p_read2559, i16 %xn_current_3, i16 %p_read842, i16 %p_read1448, i16 %p_read2054, i16 %p_read2660, i16 %xn_current_4, i16 %p_read943, i16 %p_read1549, i16 %p_read2155, i16 %p_read2761, i16 %xn_current_5, i8 %location_0, i8 %helpedList_0, i8 %location_1, i8 %helpedList_1, i8 %location_2, i8 %helpedList_2, i8 %location_3, i8 %helpedList_3, i8 %index_3_loc, i8 %mux_case_38844_loc, i8 %mux_case_28742_loc, i8 %mux_case_18640_loc, i8 %mux_case_08538_loc, i8 %lhs_V_loc, i32 %p_loc, i8 %rhs_V_2_loc, i2 %trunc_ln7_loc"   --->   Operation 717 'call' 'call_ln587' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 17> <Delay = 2.42>
ST_41 : Operation 718 [1/1] (0.00ns)   --->   "%index_3_loc_load = load i8 %index_3_loc"   --->   Operation 718 'load' 'index_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 719 [1/1] (0.00ns)   --->   "%mux_case_38844_loc_load = load i8 %mux_case_38844_loc"   --->   Operation 719 'load' 'mux_case_38844_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 720 [1/1] (0.00ns)   --->   "%mux_case_28742_loc_load = load i8 %mux_case_28742_loc"   --->   Operation 720 'load' 'mux_case_28742_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 721 [1/1] (0.00ns)   --->   "%mux_case_18640_loc_load = load i8 %mux_case_18640_loc"   --->   Operation 721 'load' 'mux_case_18640_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 722 [1/1] (0.00ns)   --->   "%mux_case_08538_loc_load = load i8 %mux_case_08538_loc"   --->   Operation 722 'load' 'mux_case_08538_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 723 [1/1] (0.00ns)   --->   "%lhs_V_loc_load = load i8 %lhs_V_loc"   --->   Operation 723 'load' 'lhs_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 724 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 724 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 725 [1/1] (0.00ns)   --->   "%rhs_V_2_loc_load = load i8 %rhs_V_2_loc"   --->   Operation 725 'load' 'rhs_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln7_loc_load = load i2 %trunc_ln7_loc"   --->   Operation 726 'load' 'trunc_ln7_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_26 = add i8 %lhs_V_loc_load, i8 1"   --->   Operation 727 'add' 'add_ln75_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 728 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln75_21 = add i8 %add_ln75_26, i8 %rhs_V_2_loc_load"   --->   Operation 728 'add' 'add_ln75_21' <Predicate = true> <Delay = 2.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 729 [1/1] (0.64ns)   --->   "%switch_ln166 = switch i2 %trunc_ln7_loc_load, void %arrayidx284.0.0.01990.case.3243, i2 0, void %arrayidx284.0.0.01990.case.0240, i2 1, void %arrayidx284.0.0.01990.case.1241, i2 2, void %arrayidx284.0.0.01990.case.2242" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 729 'switch' 'switch_ln166' <Predicate = true> <Delay = 0.64>
ST_41 : Operation 730 [1/1] (0.00ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 730 'write' 'write_ln166' <Predicate = (trunc_ln7_loc_load == 2)> <Delay = 0.00>
ST_41 : Operation 731 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 %add_ln75_21" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167]   --->   Operation 731 'write' 'write_ln167' <Predicate = (trunc_ln7_loc_load == 2)> <Delay = 0.00>
ST_41 : Operation 732 [1/1] (1.04ns)   --->   "%br_ln167 = br void %if.end285" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167]   --->   Operation 732 'br' 'br_ln167' <Predicate = (trunc_ln7_loc_load == 2)> <Delay = 1.04>
ST_41 : Operation 733 [1/1] (0.00ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 733 'write' 'write_ln166' <Predicate = (trunc_ln7_loc_load == 1)> <Delay = 0.00>
ST_41 : Operation 734 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 %add_ln75_21" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167]   --->   Operation 734 'write' 'write_ln167' <Predicate = (trunc_ln7_loc_load == 1)> <Delay = 0.00>
ST_41 : Operation 735 [1/1] (1.04ns)   --->   "%br_ln167 = br void %if.end285" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167]   --->   Operation 735 'br' 'br_ln167' <Predicate = (trunc_ln7_loc_load == 1)> <Delay = 1.04>
ST_41 : Operation 736 [1/1] (0.00ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 736 'write' 'write_ln166' <Predicate = (trunc_ln7_loc_load == 0)> <Delay = 0.00>
ST_41 : Operation 737 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 %add_ln75_21" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167]   --->   Operation 737 'write' 'write_ln167' <Predicate = (trunc_ln7_loc_load == 0)> <Delay = 0.00>
ST_41 : Operation 738 [1/1] (1.04ns)   --->   "%br_ln167 = br void %if.end285" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167]   --->   Operation 738 'br' 'br_ln167' <Predicate = (trunc_ln7_loc_load == 0)> <Delay = 1.04>
ST_41 : Operation 739 [1/1] (0.00ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 739 'write' 'write_ln166' <Predicate = (trunc_ln7_loc_load == 3)> <Delay = 0.00>
ST_41 : Operation 740 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 %add_ln75_21" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167]   --->   Operation 740 'write' 'write_ln167' <Predicate = (trunc_ln7_loc_load == 3)> <Delay = 0.00>
ST_41 : Operation 741 [1/1] (1.04ns)   --->   "%br_ln167 = br void %if.end285" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167]   --->   Operation 741 'br' 'br_ln167' <Predicate = (trunc_ln7_loc_load == 3)> <Delay = 1.04>

State 42 <SV = 15> <Delay = 2.42>
ST_42 : Operation 742 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_0, i16 %p_read2256" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:145]   --->   Operation 742 'write' 'write_ln145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 743 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_1, i16 %p_read2357" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:145]   --->   Operation 743 'write' 'write_ln145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 744 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_2, i16 %p_read2458" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:145]   --->   Operation 744 'write' 'write_ln145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 745 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_3, i16 %p_read2559" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:145]   --->   Operation 745 'write' 'write_ln145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 746 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_4, i16 %p_read2660" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:145]   --->   Operation 746 'write' 'write_ln145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 747 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_5, i16 %p_read2761" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:145]   --->   Operation 747 'write' 'write_ln145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_25 = add i8 %p_read8264, i8 1"   --->   Operation 748 'add' 'add_ln75_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 749 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln75_17 = add i8 %add_ln75_25, i8 %rhs_V"   --->   Operation 749 'add' 'add_ln75_17' <Predicate = true> <Delay = 2.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 750 [1/1] (0.00ns)   --->   "%write_ln148 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:148]   --->   Operation 750 'write' 'write_ln148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 751 [1/1] (0.00ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 %add_ln75_17" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:149]   --->   Operation 751 'write' 'write_ln149' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 752 [1/1] (1.04ns)   --->   "%br_ln149 = br void %if.end285" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:149]   --->   Operation 752 'br' 'br_ln149' <Predicate = true> <Delay = 1.04>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.61ns
The critical path consists of the following:
	wire read operation ('helper_assignment_number_read') on port 'helper_assignment_number' [87]  (0 ns)
	'add' operation ('assignmenttemp.V') [163]  (1.39 ns)
	'select' operation ('assignmenttemp.V', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:22) [165]  (0.74 ns)
	blocking operation 0.48 ns on control path)

 <State 2>: 6.91ns
The critical path consists of the following:
	'phi' operation ('write_flag84_0') [177]  (0 ns)
	'call' operation ('call_ln22', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:22) to 'ThreadPE_Pipeline_TFLOOP3' [230]  (5.36 ns)
	blocking operation 1.55 ns on control path)

 <State 3>: 3.49ns
The critical path consists of the following:
	'add' operation ('add_ln75_19') [205]  (1.39 ns)
	'mux' operation ('tmp_182', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:42) [210]  (1.07 ns)
	'store' operation ('store_ln37', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:37) of variable 'tmp_182', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:42 on local variable 'branch_0' [223]  (1.03 ns)

 <State 4>: 4.33ns
The critical path consists of the following:
	'call' operation ('call_ln22', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:22) to 'ThreadPE_Pipeline_TFLOOP3' [230]  (4.33 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 2.43ns
The critical path consists of the following:
	'load' operation ('lhs_loc_load') on local variable 'lhs_loc' [233]  (0 ns)
	'add' operation ('add_ln75_24') [237]  (0 ns)
	'add' operation ('add_ln75_20') [238]  (2.43 ns)
	wire write operation ('write_ln70', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70) on port 'location_2' (../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:70) [242]  (0 ns)

 <State 19>: 2.29ns
The critical path consists of the following:
	wire read operation ('location_0_read_2') on port 'location_0' [257]  (0 ns)
	'mux' operation ('tmp_180') [261]  (1.07 ns)
	'icmp' operation ('icmp_ln1065_2') [262]  (1.22 ns)

 <State 20>: 1.82ns
The critical path consists of the following:
	'mul' operation of DSP[338] ('mul_ln859') [338]  (1.82 ns)

 <State 21>: 1.82ns
The critical path consists of the following:
	'mul' operation of DSP[338] ('mul_ln859') [338]  (1.82 ns)

 <State 22>: 3.73ns
The critical path consists of the following:
	wire read operation ('location_0_read') on port 'location_0' [280]  (0 ns)
	'mux' operation ('tmp_s') [306]  (1.07 ns)
	'getelementptr' operation ('GATE_0_addr', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115) [308]  (0 ns)
	'load' operation ('previous_state.V', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:115) on array 'GATE_0' [309]  (2.66 ns)

 <State 23>: 3.73ns
The critical path consists of the following:
	'mux' operation ('tmp') [284]  (1.07 ns)
	'getelementptr' operation ('MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_6', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102) [286]  (0 ns)
	'load' operation ('u.V', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102) on array 'MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_5' [287]  (2.66 ns)

 <State 24>: 7.03ns
The critical path consists of the following:
	'load' operation ('u.V', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:102) on array 'MPCthread_ap_fixed_ap_fixed_ap_int_ap_int_ap_fixed_ap_fixed_6_ap_int_5' [287]  (2.66 ns)
	'add' operation ('rhs') [398]  (2.54 ns)
	'mul' operation of DSP[416] ('mul_ln1316') [416]  (1.82 ns)

 <State 25>: 1.82ns
The critical path consists of the following:
	'mul' operation of DSP[416] ('mul_ln1316') [416]  (1.82 ns)

 <State 26>: 1.82ns
The critical path consists of the following:
	'mul' operation of DSP[416] ('mul_ln1316') [416]  (1.82 ns)

 <State 27>: 1.78ns
The critical path consists of the following:
	'mul' operation of DSP[418] ('r.V') [418]  (0 ns)
	'add' operation of DSP[423] ('ret.V') [423]  (1.78 ns)

 <State 28>: 1.78ns
The critical path consists of the following:
	'add' operation of DSP[423] ('ret.V') [423]  (1.78 ns)

 <State 29>: 6.05ns
The critical path consists of the following:
	'load' operation ('i.V') on local variable 'i.V' [438]  (0 ns)
	'mux' operation ('tmp_229_i') [449]  (1.05 ns)
	'add' operation ('add_ln859_14') [452]  (1.53 ns)
	'add' operation ('QswConst.V') [454]  (1.78 ns)
	'select' operation ('QswConst.V') [455]  (0.631 ns)
	'store' operation ('store_ln120', ../Cpp/PHC_v23_v16_NPC/math.cpp:120->../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:129) of variable 'QswConst.V' on local variable 'QswConst.V' [457]  (1.07 ns)

 <State 30>: 1.82ns
The critical path consists of the following:
	'mul' operation of DSP[465] ('mul_ln1319') [465]  (1.82 ns)

 <State 31>: 1.82ns
The critical path consists of the following:
	'mul' operation of DSP[465] ('mul_ln1319') [465]  (1.82 ns)

 <State 32>: 1.71ns
The critical path consists of the following:
	'mul' operation of DSP[465] ('mul_ln1319') [465]  (0 ns)
	'add' operation ('add_ln1393') [469]  (1.71 ns)

 <State 33>: 5.73ns
The critical path consists of the following:
	'load' operation ('QswConst_V_load') on local variable 'QswConst.V' [460]  (0 ns)
	'add' operation ('Jcalc.V') [472]  (1.78 ns)
	'add' operation ('add_ln859_12') [473]  (1.78 ns)
	'icmp' operation ('icmp_ln1696') [475]  (1.55 ns)
	blocking operation 0.616 ns on control path)

 <State 34>: 4.74ns
The critical path consists of the following:
	'mux' operation ('rhs.V') [485]  (1.07 ns)
	'add' operation ('ret.V') [487]  (1.39 ns)
	'icmp' operation ('icmp_ln1073_4') [488]  (1.26 ns)
	blocking operation 1.03 ns on control path)

 <State 35>: 4.33ns
The critical path consists of the following:
	'call' operation ('call_ln587') to 'ThreadPE_Pipeline_TFLOOP1' [491]  (4.33 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	'load' operation ('lhs_V_1_loc_load') on local variable 'lhs_V_1_loc' [497]  (0 ns)
	'add' operation ('add_ln75_28') [501]  (0 ns)
	'add' operation ('add_ln75_22') [502]  (2.43 ns)
	wire write operation ('write_ln227', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227) on port 'location_2' (../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:227) [506]  (0 ns)

 <State 37>: 4.11ns
The critical path consists of the following:
	'phi' operation ('mux_case_38') with incoming values : ('location_3_read') ('mux_case_33616_loc_load') ('add_ln75_22') ('add_ln75_18') [556]  (0 ns)
	'mux' operation ('tmp_193') [560]  (1.07 ns)
	'icmp' operation ('icmp_ln1065_4') [561]  (1.22 ns)
	multiplexor before 'phi' operation ('nextgate_3') with incoming values : ('location_0_read') [662]  (1.08 ns)
	'phi' operation ('nextgate_3') with incoming values : ('location_0_read') [662]  (0 ns)
	'select' operation ('select_ln250', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:250) [682]  (0.74 ns)

 <State 38>: 1.39ns
The critical path consists of the following:
	'add' operation ('add_ln75') [574]  (1.39 ns)

 <State 39>: 1.03ns
The critical path consists of the following:
	'call' operation ('call_ln587') to 'ThreadPE_Pipeline_TFLOOP2' [599]  (1.03 ns)

 <State 40>: 4.33ns
The critical path consists of the following:
	'call' operation ('call_ln587') to 'ThreadPE_Pipeline_TFLOOP2' [599]  (4.33 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	'load' operation ('lhs_V_loc_load') on local variable 'lhs_V_loc' [605]  (0 ns)
	'add' operation ('add_ln75_26') [609]  (0 ns)
	'add' operation ('add_ln75_21') [610]  (2.43 ns)
	wire write operation ('write_ln167', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167) on port 'location_2' (../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:167) [614]  (0 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	'add' operation ('add_ln75_25') [635]  (0 ns)
	'add' operation ('add_ln75_17') [636]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
