ARM GAS  /tmp/cc5n6zpu.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"tim.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_TIM2_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_TIM2_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_TIM2_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  /tmp/cc5n6zpu.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39              		.loc 1 37 3 view .LVU1
  40              		.loc 1 37 26 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0493     		str	r3, [sp, #16]
  43 0008 0593     		str	r3, [sp, #20]
  44 000a 0693     		str	r3, [sp, #24]
  45 000c 0793     		str	r3, [sp, #28]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  46              		.loc 1 38 3 is_stmt 1 view .LVU3
  47              		.loc 1 38 27 is_stmt 0 view .LVU4
  48 000e 0193     		str	r3, [sp, #4]
  49 0010 0293     		str	r3, [sp, #8]
  50 0012 0393     		str	r3, [sp, #12]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  51              		.loc 1 43 3 is_stmt 1 view .LVU5
  52              		.loc 1 43 18 is_stmt 0 view .LVU6
  53 0014 1548     		ldr	r0, .L9
  54 0016 4FF08042 		mov	r2, #1073741824
  55 001a 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 199;
  56              		.loc 1 44 3 is_stmt 1 view .LVU7
  57              		.loc 1 44 24 is_stmt 0 view .LVU8
  58 001c C722     		movs	r2, #199
  59 001e 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 45 3 is_stmt 1 view .LVU9
  61              		.loc 1 45 26 is_stmt 0 view .LVU10
  62 0020 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  63              		.loc 1 46 3 is_stmt 1 view .LVU11
  64              		.loc 1 46 21 is_stmt 0 view .LVU12
  65 0022 4FF0FF32 		mov	r2, #-1
  66 0026 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 47 3 is_stmt 1 view .LVU13
  68              		.loc 1 47 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/cc5n6zpu.s 			page 3


  69 0028 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 48 3 is_stmt 1 view .LVU15
  71              		.loc 1 48 32 is_stmt 0 view .LVU16
  72 002a 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  73              		.loc 1 49 3 is_stmt 1 view .LVU17
  74              		.loc 1 49 7 is_stmt 0 view .LVU18
  75 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL0:
  77              		.loc 1 49 6 view .LVU19
  78 0030 90B9     		cbnz	r0, .L6
  79              	.L2:
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  80              		.loc 1 53 3 is_stmt 1 view .LVU20
  81              		.loc 1 53 34 is_stmt 0 view .LVU21
  82 0032 4FF48053 		mov	r3, #4096
  83 0036 0493     		str	r3, [sp, #16]
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  84              		.loc 1 54 3 is_stmt 1 view .LVU22
  85              		.loc 1 54 7 is_stmt 0 view .LVU23
  86 0038 04A9     		add	r1, sp, #16
  87 003a 0C48     		ldr	r0, .L9
  88 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  89              	.LVL1:
  90              		.loc 1 54 6 view .LVU24
  91 0040 68B9     		cbnz	r0, .L7
  92              	.L3:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  93              		.loc 1 58 3 is_stmt 1 view .LVU25
  94              		.loc 1 58 37 is_stmt 0 view .LVU26
  95 0042 0023     		movs	r3, #0
  96 0044 0193     		str	r3, [sp, #4]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  97              		.loc 1 59 3 is_stmt 1 view .LVU27
  98              		.loc 1 59 33 is_stmt 0 view .LVU28
  99 0046 0393     		str	r3, [sp, #12]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 100              		.loc 1 60 3 is_stmt 1 view .LVU29
 101              		.loc 1 60 7 is_stmt 0 view .LVU30
 102 0048 01A9     		add	r1, sp, #4
 103 004a 0848     		ldr	r0, .L9
 104 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 105              	.LVL2:
 106              		.loc 1 60 6 view .LVU31
 107 0050 40B9     		cbnz	r0, .L8
 108              	.L1:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
ARM GAS  /tmp/cc5n6zpu.s 			page 4


  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c **** }
 109              		.loc 1 68 1 view .LVU32
 110 0052 09B0     		add	sp, sp, #36
 111              	.LCFI2:
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0054 5DF804FB 		ldr	pc, [sp], #4
 116              	.L6:
 117              	.LCFI3:
 118              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 119              		.loc 1 51 5 is_stmt 1 view .LVU33
 120 0058 FFF7FEFF 		bl	Error_Handler
 121              	.LVL3:
 122 005c E9E7     		b	.L2
 123              	.L7:
  56:Core/Src/tim.c ****   }
 124              		.loc 1 56 5 view .LVU34
 125 005e FFF7FEFF 		bl	Error_Handler
 126              	.LVL4:
 127 0062 EEE7     		b	.L3
 128              	.L8:
  62:Core/Src/tim.c ****   }
 129              		.loc 1 62 5 view .LVU35
 130 0064 FFF7FEFF 		bl	Error_Handler
 131              	.LVL5:
 132              		.loc 1 68 1 is_stmt 0 view .LVU36
 133 0068 F3E7     		b	.L1
 134              	.L10:
 135 006a 00BF     		.align	2
 136              	.L9:
 137 006c 00000000 		.word	htim2
 138              		.cfi_endproc
 139              	.LFE144:
 141              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 142              		.align	1
 143              		.global	HAL_TIM_Base_MspInit
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv5-d16
 149              	HAL_TIM_Base_MspInit:
 150              	.LVL6:
 151              	.LFB145:
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  71:Core/Src/tim.c **** {
 152              		.loc 1 71 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 8
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		@ link register save eliminated.
  72:Core/Src/tim.c **** 
ARM GAS  /tmp/cc5n6zpu.s 			page 5


  73:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 157              		.loc 1 73 3 view .LVU38
 158              		.loc 1 73 20 is_stmt 0 view .LVU39
 159 0000 0368     		ldr	r3, [r0]
 160              		.loc 1 73 5 view .LVU40
 161 0002 B3F1804F 		cmp	r3, #1073741824
 162 0006 00D0     		beq	.L17
 163 0008 7047     		bx	lr
 164              	.L17:
  71:Core/Src/tim.c **** 
 165              		.loc 1 71 1 view .LVU41
 166 000a 82B0     		sub	sp, sp, #8
 167              	.LCFI4:
 168              		.cfi_def_cfa_offset 8
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  78:Core/Src/tim.c ****     /* TIM2 clock enable */
  79:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 169              		.loc 1 79 5 is_stmt 1 view .LVU42
 170              	.LBB2:
 171              		.loc 1 79 5 view .LVU43
 172              		.loc 1 79 5 view .LVU44
 173 000c 074B     		ldr	r3, .L18
 174 000e D3F8E820 		ldr	r2, [r3, #232]
 175 0012 42F00102 		orr	r2, r2, #1
 176 0016 C3F8E820 		str	r2, [r3, #232]
 177              		.loc 1 79 5 view .LVU45
 178 001a D3F8E830 		ldr	r3, [r3, #232]
 179 001e 03F00103 		and	r3, r3, #1
 180 0022 0193     		str	r3, [sp, #4]
 181              		.loc 1 79 5 view .LVU46
 182 0024 019B     		ldr	r3, [sp, #4]
 183              	.LBE2:
 184              		.loc 1 79 5 view .LVU47
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c **** }
 185              		.loc 1 84 1 is_stmt 0 view .LVU48
 186 0026 02B0     		add	sp, sp, #8
 187              	.LCFI5:
 188              		.cfi_def_cfa_offset 0
 189              		@ sp needed
 190 0028 7047     		bx	lr
 191              	.L19:
 192 002a 00BF     		.align	2
 193              	.L18:
 194 002c 00440258 		.word	1476543488
 195              		.cfi_endproc
 196              	.LFE145:
 198              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_TIM_Base_MspDeInit
 201              		.syntax unified
ARM GAS  /tmp/cc5n6zpu.s 			page 6


 202              		.thumb
 203              		.thumb_func
 204              		.fpu fpv5-d16
 206              	HAL_TIM_Base_MspDeInit:
 207              	.LVL7:
 208              	.LFB146:
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  87:Core/Src/tim.c **** {
 209              		.loc 1 87 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 214              		.loc 1 89 3 view .LVU50
 215              		.loc 1 89 20 is_stmt 0 view .LVU51
 216 0000 0368     		ldr	r3, [r0]
 217              		.loc 1 89 5 view .LVU52
 218 0002 B3F1804F 		cmp	r3, #1073741824
 219 0006 00D0     		beq	.L22
 220              	.L20:
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
  94:Core/Src/tim.c ****     /* Peripheral clock disable */
  95:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 221              		.loc 1 100 1 view .LVU53
 222 0008 7047     		bx	lr
 223              	.L22:
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 224              		.loc 1 95 5 is_stmt 1 view .LVU54
 225 000a 044A     		ldr	r2, .L23
 226 000c D2F8E830 		ldr	r3, [r2, #232]
 227 0010 23F00103 		bic	r3, r3, #1
 228 0014 C2F8E830 		str	r3, [r2, #232]
 229              		.loc 1 100 1 is_stmt 0 view .LVU55
 230 0018 F6E7     		b	.L20
 231              	.L24:
 232 001a 00BF     		.align	2
 233              	.L23:
 234 001c 00440258 		.word	1476543488
 235              		.cfi_endproc
 236              	.LFE146:
 238              		.comm	htim2,76,4
 239              		.text
 240              	.Letext0:
 241              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 242              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 243              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
ARM GAS  /tmp/cc5n6zpu.s 			page 7


 244              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 245              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 246              		.file 7 "/opt/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include/stddef.h"
 247              		.file 8 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_types.h"
 248              		.file 9 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/reent.h"
 249              		.file 10 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/lock.h"
 250              		.file 11 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/math.h"
 251              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 252              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 253              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 254              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 255              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 256              		.file 17 "Core/Inc/tim.h"
 257              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 258              		.file 19 "Core/Inc/main.h"
ARM GAS  /tmp/cc5n6zpu.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cc5n6zpu.s:17     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cc5n6zpu.s:25     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cc5n6zpu.s:137    .text.MX_TIM2_Init:000000000000006c $d
                            *COM*:000000000000004c htim2
     /tmp/cc5n6zpu.s:142    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc5n6zpu.s:149    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc5n6zpu.s:194    .text.HAL_TIM_Base_MspInit:000000000000002c $d
     /tmp/cc5n6zpu.s:199    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc5n6zpu.s:206    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc5n6zpu.s:234    .text.HAL_TIM_Base_MspDeInit:000000000000001c $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
