// Seed: 1421970833
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_9;
  wire id_10;
  assign module_1.id_6 = 0;
  assign id_2 = id_6;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output wand id_2,
    output wor id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    output wand id_14,
    input supply0 id_15,
    output wor id_16,
    input wor id_17,
    output tri0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply0 id_21,
    output supply0 id_22,
    input wand id_23,
    output uwire id_24
);
  wire id_26;
  assign id_3 = id_1;
  wire id_27;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26
  );
endmodule
