// Seed: 1523145930
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  inout wire id_9;
  input wire _id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_4,
      id_1
  );
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_10, id_11, id_12, id_13;
  assign id_4 = id_8;
  wire [id_8 : ""] id_14, id_15;
endmodule
