module top_module(
  input a, 
  input b,
  output out
);
	assign out = a & b;  // Perform logical AND operation on inputs a and b
endmodule
