Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Jul  3 17:40:17 2023
| Host             : AmirHasan-PC running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.403        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.629        |
| Device Static (W)        | 0.774        |
| Effective TJA (C/W)      | 1.5          |
| Max Ambient (C)          | 93.2         |
| Junction Temperature (C) | 56.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| CLB Logic                |     0.788 |    75405 |       --- |             --- |
|   CARRY8                 |     0.290 |     3048 |     30300 |           10.06 |
|   LUT as Logic           |     0.138 |    47414 |    242400 |           19.56 |
|   LUT as Shift Register  |     0.110 |       68 |    112800 |            0.06 |
|   Register               |     0.245 |    14405 |    484800 |            2.97 |
|   BUFG                   |     0.003 |        4 |        80 |            5.00 |
|   F7/F8 Muxes            |    <0.001 |     2605 |    242400 |            1.07 |
|   LUT as Distributed RAM |    <0.001 |       72 |    112800 |            0.06 |
|   Others                 |     0.000 |      307 |       --- |             --- |
| Signals                  |     1.032 |    59573 |       --- |             --- |
| Block RAM                |     0.437 |       23 |       600 |            3.83 |
| MMCM                     |     1.099 |        1 |        10 |           10.00 |
| I/O                      |     0.272 |       69 |       520 |           13.27 |
| Static Power             |     0.774 |          |           |                 |
| Total                    |     4.403 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     2.537 |       2.141 |      0.396 |
| Vccaux     |       1.800 |     0.714 |       0.604 |      0.110 |
| Vccaux_io  |       1.800 |     0.088 |       0.023 |      0.065 |
| Vccint_io  |       0.950 |     0.323 |       0.283 |      0.040 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.107 |       0.107 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.026 |       0.005 |      0.021 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+-------------------------+
| Ambient Temp (C)      | 50.0                    |
| ThetaJA (C/W)         | 1.5                     |
| Airflow (LFM)         | 250                     |
| Heat Sink             | medium (Medium Profile) |
| ThetaSA (C/W)         | 2.4                     |
| Board Selection       | medium (10"x10")        |
| # of Board Layers     | 8to11 (8 to 11 Layers)  |
| Board Temperature (C) | 50.0                    |
+-----------------------+-------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| system_top                   |     3.629 |
|   capture_lenet              |     0.004 |
|   clkin1_ibufgds             |     0.006 |
|   dlyRst0                    |     0.055 |
|   draw_rectangle             |     0.137 |
|     horline_buf              |     0.065 |
|       u                      |     0.065 |
|     line_buf                 |     0.065 |
|       u                      |     0.065 |
|   lenet                      |     0.988 |
|     bias_fc1_rom             |     0.009 |
|     bias_fc2_rom             |     0.009 |
|     conv1                    |     0.064 |
|       out_num[0].acc         |     0.011 |
|       out_num[1].acc         |     0.011 |
|       out_num[2].acc         |     0.011 |
|       out_num[3].acc         |     0.011 |
|       out_num[4].acc         |     0.011 |
|       out_num[5].acc         |     0.011 |
|     conv1_buf                |     0.051 |
|       u                      |     0.051 |
|     conv2                    |     0.205 |
|       out_num[0].acc         |     0.014 |
|       out_num[10].acc        |     0.013 |
|       out_num[11].acc        |     0.013 |
|       out_num[12].acc        |     0.013 |
|       out_num[13].acc        |     0.013 |
|       out_num[14].acc        |     0.013 |
|       out_num[15].acc        |     0.013 |
|       out_num[1].acc         |     0.013 |
|       out_num[2].acc         |     0.013 |
|       out_num[3].acc         |     0.013 |
|       out_num[4].acc         |     0.013 |
|       out_num[5].acc         |     0.013 |
|       out_num[6].acc         |     0.013 |
|       out_num[7].acc         |     0.013 |
|       out_num[8].acc         |     0.013 |
|       out_num[9].acc         |     0.013 |
|     conv2_buf                |     0.068 |
|       u                      |     0.068 |
|     conv_fc1                 |     0.024 |
|       out_num[0].acc         |     0.024 |
|     conv_fc2                 |     0.013 |
|       out_num[0].acc         |     0.013 |
|     conv_fc3                 |     0.022 |
|       out_num[0].acc         |     0.022 |
|     max_pooling1             |     0.103 |
|     max_pooling2             |     0.258 |
|     relu1_buf                |     0.026 |
|       u                      |     0.026 |
|     relu2_buf                |     0.068 |
|       u                      |     0.068 |
|     wieght_fc2_rom           |     0.064 |
|     wieght_fc3_rom           |     0.004 |
|   pll_main                   |     1.712 |
|     inst                     |     1.712 |
|   rst_i_IBUF_inst            |     0.006 |
|   src_buf                    |     0.009 |
|     u                        |     0.009 |
|       xpm_memory_sdpram_inst |     0.009 |
|   vi_clk_IBUF_inst           |     0.004 |
|   vi_data_IBUF[0]_inst       |     0.007 |
|   vi_data_IBUF[10]_inst      |     0.006 |
|   vi_data_IBUF[11]_inst      |     0.006 |
|   vi_data_IBUF[12]_inst      |     0.006 |
|   vi_data_IBUF[13]_inst      |     0.006 |
|   vi_data_IBUF[14]_inst      |     0.006 |
|   vi_data_IBUF[15]_inst      |     0.006 |
|   vi_data_IBUF[16]_inst      |     0.005 |
|   vi_data_IBUF[17]_inst      |     0.005 |
|   vi_data_IBUF[18]_inst      |     0.005 |
|   vi_data_IBUF[19]_inst      |     0.005 |
|   vi_data_IBUF[1]_inst       |     0.006 |
|   vi_data_IBUF[20]_inst      |     0.009 |
|   vi_data_IBUF[21]_inst      |     0.008 |
|   vi_data_IBUF[22]_inst      |     0.007 |
|   vi_data_IBUF[23]_inst      |     0.006 |
|   vi_data_IBUF[2]_inst       |     0.006 |
|   vi_data_IBUF[3]_inst       |     0.006 |
|   vi_data_IBUF[4]_inst       |     0.006 |
|   vi_data_IBUF[5]_inst       |     0.006 |
|   vi_data_IBUF[6]_inst       |     0.006 |
|   vi_data_IBUF[7]_inst       |     0.006 |
|   vi_data_IBUF[8]_inst       |     0.006 |
|   vi_data_IBUF[9]_inst       |     0.006 |
|   vi_de_IBUF_inst            |     0.011 |
|   vi_hsync_IBUF_inst         |     0.008 |
|   vi_vsync_IBUF_inst         |     0.007 |
+------------------------------+-----------+


