// Seed: 1921466416
module module_0 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    inout supply0 id_3,
    output supply1 id_4,
    output wire id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    input supply1 id_9,
    output wand id_10,
    output tri id_11,
    output uwire id_12,
    input supply1 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16
    , id_20,
    input tri1 id_17,
    input wor id_18
);
  assign id_20 = 1 & 1 & id_14;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1,
    inout  tri0  id_2,
    input  wor   id_3
);
  assign id_1 = id_2 << id_3;
  module_0(
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2,
      id_2
  );
endmodule
