
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18_RT, RAM64X18_RT, GLOBAL, IO
. RTG4_CoreRISCV_AXI4_BaseDesign, 5088, 9408, 1150, 0, 2, 8, 64, 8, 94
.	. AXI_GLUE_LOGIC, 0, 17, 0, 0, 0, 0, 0, 0, 0
.	. COREAHBTOAPB3_25s_1s, 101, 73, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBtoAPB3_AhbToApbSM_1s_0_1_0_1_2_3_4, 10, 25, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBtoAPB3_ApbAddrData_1s, 88, 45, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBtoAPB3_PenableScheduler_1s_0_1_2, 3, 3, 0, 0, 0, 0, 0, 0, 0
.	. COREAXITOAHBL_5s_0s_0s_0s_2s_0, 415, 676, 80, 0, 0, 0, 8, 0, 0
.	.	. COREAXITOAHBL_AHBMasterCtrl_Z10_1, 135, 357, 40, 0, 0, 0, 0, 0, 0
.	.	. COREAXITOAHBL_AXIOutReg_5s_0, 69, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAXITOAHBL_AXISlaveCtrl_Z9_1, 73, 319, 40, 0, 0, 0, 0, 0, 0
.	.	.	. COREAXITOAHBL_WSRTBAddrOffset_1, 0, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAXITOAHBL_WSTRBPopCntr_1, 0, 36, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAXITOAHBL_RAM_syncWrAsyncRd_1, 69, 0, 0, 0, 0, 0, 4, 0, 0
.	.	. COREAXITOAHBL_RAM_syncWrAsyncRd_2, 69, 0, 0, 0, 0, 0, 4, 0, 0
.	. COREAXITOAHBL_5s_0s_0s_0s_2s_1, 418, 659, 80, 0, 0, 0, 8, 0, 0
.	.	. COREAXITOAHBL_AHBMasterCtrl_Z10_0, 135, 332, 40, 0, 0, 0, 0, 0, 0
.	.	. COREAXITOAHBL_AXIOutReg_5s, 71, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAXITOAHBL_AXISlaveCtrl_Z9, 74, 327, 40, 0, 0, 0, 0, 0, 0
.	.	.	. COREAXITOAHBL_WSTRBPopCntr, 0, 53, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAXITOAHBL_RAM_syncWrAsyncRd, 69, 0, 0, 0, 0, 0, 4, 0, 0
.	.	. COREAXITOAHBL_RAM_syncWrAsyncRd_0, 69, 0, 0, 0, 0, 0, 4, 0, 0
.	. COREBOOTSTRAP_Z13, 335, 289, 184, 0, 0, 0, 0, 1, 0
.	.	. COREBOOTSTRAP_AHB_WRITER_2147483648_0_1_2_3_4_5_6_7_8, 76, 46, 46, 0, 0, 0, 0, 0, 0
.	.	. COREBOOTSTRAP_BOOT_RESET_32768s_32768s, 33, 13, 32, 0, 0, 0, 0, 1, 0
.	.	. COREBOOTSTRAP_SPI_READER_Z12, 226, 224, 106, 0, 0, 0, 0, 0, 0
.	.	.	. COREBOOTSTRAP_SPI_CTRL_Z11, 226, 224, 106, 0, 0, 0, 0, 0, 0
.	.	. COREBOOTSTRAP_SPI_SEL, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	. COREJTAGDEBUG_85_1s, 16, 117, 0, 0, 0, 0, 0, 3, 0
.	.	. uj_jtag_85, 16, 115, 0, 0, 0, 0, 0, 0, 0
.	. CORESPI_Z18, 193, 321, 23, 0, 0, 0, 2, 0, 0
.	.	. spi_32s_8s_32s_7s_0_0_1_0s_1s, 193, 321, 23, 0, 0, 0, 2, 0, 0
.	.	.	. spi_chanctrl_Z17, 122, 184, 11, 0, 0, 0, 0, 0, 0
.	.	.	. spi_control_8s, 0, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	. spi_fifo_8s_32s_5_0, 18, 29, 6, 0, 0, 0, 1, 0, 0
.	.	.	. spi_fifo_8s_32s_5_1, 18, 23, 6, 0, 0, 0, 1, 0, 0
.	.	.	. spi_rf_32s_0, 35, 60, 0, 0, 0, 0, 0, 0, 0
.	. CoreAHBLite_Z4, 117, 341, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAHBLITE_MATRIX4X16_0_1_0_65536_65536_0_0_1s, 117, 341, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MASTERSTAGE_0_1_0_1s_0_1_0_2, 53, 78, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_ADDRDEC_Z1_0, 0, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_1s_0_1_0, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MASTERSTAGE_0_1_0_1s_0_1_0_3, 56, 99, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_ADDRDEC_Z1, 0, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_1s_0_1, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_SLAVESTAGE_1s_0_0_0, 8, 164, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3_1, 6, 30, 0, 0, 0, 0, 0, 0, 0
.	. CoreAHBLite_Z7, 44, 121, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_1s, 44, 121, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MASTERSTAGE_1_1_0_128_1s_0_1_0, 36, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_1s_0_1_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_SLAVESTAGE_1s_0_0_2, 8, 105, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3_3, 7, 72, 0, 0, 0, 0, 0, 0, 0
.	. CoreAPB3_Z8, 0, 65, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAPB3_MUXPTOB3_0, 0, 65, 0, 0, 0, 0, 0, 0, 0
.	. CoreGPIO_Z14, 32, 15, 0, 0, 0, 0, 0, 0, 0
.	. CoreGPIO_Z15, 8, 3, 0, 0, 0, 0, 0, 0, 0
.	. CoreTimer_32s_1s_25s_1s, 118, 101, 44, 0, 0, 0, 0, 0, 0
.	. CoreTimer_32s_1s_25s_1s_0, 118, 95, 44, 0, 0, 0, 0, 0, 0
.	. DDR_MEMORY_CTRL, 99, 333, 26, 0, 0, 0, 0, 0, 71
.	.	. DDR_MEMORY_CTRL_COREABC_0_COREABC_Z20, 99, 319, 26, 0, 0, 0, 0, 0, 0
.	.	.	. DDR_MEMORY_CTRL_COREABC_0_INSTRUCTIONS_Z21, 33, 226, 0, 0, 0, 0, 0, 0, 0
.	.	. DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC, 0, 14, 0, 0, 0, 0, 0, 0, 71
.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_2147483648_2s_5s_34s_2s, 2958, 6025, 650, 0, 2, 8, 46, 1, 0
.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ASYNC_FIFO_1s_36s_0s_2s, 84, 16, 0, 0, 0, 0, 0, 0, 0
.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ASYNC_FIFO_1s_41s_1s_2s, 98, 50, 0, 0, 0, 0, 0, 1, 0
.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG_Z16, 96, 183, 0, 0, 0, 0, 0, 0, 0
.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648, 2680, 5776, 650, 0, 2, 8, 46, 0, 0
.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648, 1538, 3489, 472, 0, 2, 8, 8, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE, 336, 566, 27, 0, 0, 4, 3, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER, 0, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_1, 0, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_2, 0, 110, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE_DATA_ARRAY, 0, 9, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE, 4, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_METADATA_ARRAY, 8, 38, 8, 0, 0, 0, 3, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB_1, 0, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FRONTEND_2147483648, 237, 541, 44, 0, 0, 4, 3, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE, 172, 295, 14, 0, 0, 4, 3, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB_0, 0, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET, 965, 2382, 401, 0, 2, 0, 2, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ALU, 0, 448, 35, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT, 0, 9, 64, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE, 412, 604, 129, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV, 119, 247, 121, 0, 2, 0, 0, 0, 0
.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_UNCORE, 1142, 2287, 178, 0, 0, 0, 38, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE, 106, 408, 24, 0, 0, 0, 4, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LEVEL_GATEWAY, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LEVEL_GATEWAY_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1, 17, 115, 2, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER_1, 3, 56, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3, 4, 17, 2, 0, 0, 0, 1, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_OUTER_MEMORY_SYSTEM, 529, 743, 2, 0, 0, 0, 26, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_IO_UNWRAPPER, 10, 156, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_5, 5, 125, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_0, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_1, 4, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER, 11, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER, 15, 70, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER, 3, 23, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2, 2, 10, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR, 160, 439, 2, 0, 0, 0, 16, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS, 7, 115, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER, 7, 113, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_1, 7, 30, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1, 7, 29, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_3, 7, 218, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3, 7, 217, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_4, 2, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4, 2, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_NETWORK_PORT, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_NETWORK_PORT, 12, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_UNIT, 12, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1, 9, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER, 93, 25, 0, 0, 0, 0, 11, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_0, 77, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2_0, 13, 11, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3_0, 3, 13, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_1, 32, 18, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_1, 28, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2_1, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3_1, 3, 12, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10, 37, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10_0, 34, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12, 3, 12, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13, 5, 11, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8_0, 78, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_9, 174, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC, 136, 261, 13, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8_1, 67, 21, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI, 178, 47, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8_2, 49, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10_0_0, 35, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10_1, 38, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12_0, 3, 11, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13_0, 7, 13, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14_0, 3, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE, 69, 315, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8_3, 10, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT, 12, 356, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR, 5, 74, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER, 5, 74, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_6, 5, 67, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT_1, 7, 282, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR_1, 7, 282, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1, 7, 282, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7, 7, 270, 2, 0, 0, 0, 0, 0, 0
.	. RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb_Z19, 114, 156, 19, 0, 0, 0, 0, 0, 0
.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_COREUART_0s_0s_0s_25s_0s_1s, 90, 131, 19, 0, 0, 0, 0, 0, 0
.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Clock_gen_0s_1s, 19, 11, 14, 0, 0, 0, 0, 0, 0
.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Rx_async_1s_0s_0s_1s_2s_3s, 41, 81, 0, 0, 0, 0, 0, 0, 0
.	.	.	. RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Tx_async_1s_0s_0s_1s_2s_3s_4s_5s_6s, 21, 30, 5, 0, 0, 0, 0, 0, 0
.	. RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	. reset_synchronizer, 2, 0, 0, 0, 0, 0, 0, 0, 0