Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 18 15:59:29 2024
| Host         : HSHL2NBIBL050 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Hardware_final_wrapper_control_sets_placed.rpt
| Design       : Hardware_final_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   183 |
|    Minimum number of control sets                        |   183 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   523 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   183 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    43 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             617 |          197 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             744 |          261 |
| Yes          | No                    | No                     |             293 |           86 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1275 |          407 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                                                                    Enable Signal                                                                                                                                   |                                                                                                                                        Set/Reset Signal                                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                             |                1 |              1 |         1.00 |
| ~Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                            | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                          |                1 |              1 |         1.00 |
| ~Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                    | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                        | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                          | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | Hardware_final_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                    | Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                            | Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                          | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                       | Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                   | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                              | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                     | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                            | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                     | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/RESET_FLOPS[15].RST_FLOPS                                                           |                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                     | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                       | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                         | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          |                                                                                                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                             | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                    |                2 |              6 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                    |                2 |              6 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | Hardware_final_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                         | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                         | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                              | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                | Hardware_final_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                   |                                                                                                                                                                                                                                                                                               |                7 |              8 |         1.14 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                              | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                    | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                     | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
| ~Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                       | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                         | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              8 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                             | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                           | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                         |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                              | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                            |                                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                         | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                              | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                   | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                          | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                              | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                           | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             11 |         3.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/tx16550_1/clk1x1                                                                                                                                                                              | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                         | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                9 |             14 |         1.56 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                     | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                6 |             17 |         2.83 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                6 |             17 |         2.83 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                           |                8 |             18 |         2.25 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                5 |             19 |         3.80 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                           | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                                    | Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                           |                8 |             24 |         3.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                   |               10 |             27 |         2.70 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                         | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                           | Hardware_final_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                           |                8 |             29 |         3.62 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                              |               12 |             31 |         2.58 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                  | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               11 |             32 |         2.91 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                      | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                                                                                          | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                             | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                            | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                           | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                       |                                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                           |                                                                                                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |               13 |             41 |         3.15 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/axi_iic_Temprature/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                               |               11 |             42 |         3.82 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Hardware_final_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                               |               15 |             47 |         3.13 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodBLE_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |               17 |             48 |         2.82 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/PmodACL_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               18 |             62 |         3.44 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                              |                                                                                                                                                                                                                                                                                               |               10 |             75 |         7.50 |
|  Hardware_final_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                               |               27 |             80 |         2.96 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                             | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               40 |             88 |         2.20 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                               |               26 |            104 |         4.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                               |               16 |            128 |         8.00 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               64 |            157 |         2.45 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                            | Hardware_final_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               80 |            221 |         2.76 |
|  Hardware_final_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                               |              146 |            447 |         3.06 |
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


