 
****************************************
Report : qor
Design : cpu
Version: J-2014.09-SP1
Date   : Tue Mar 17 04:16:58 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:        637.46
  Critical Path Slack:          29.20
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:       1171.26
  Critical Path Slack:          81.12
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:       1331.10
  Critical Path Slack:           0.27
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:       1768.68
  Critical Path Slack:          41.82
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:       1149.11
  Critical Path Slack:         754.08
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1560
  Buf/Inv Cell Count:             205
  Buf Cell Count:                  45
  Inv Cell Count:                 160
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1058
  Sequential Cell Count:          502
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      198.749878
  Noncombinational Area:   397.555627
  Buf/Inv Area:             25.220790
  Total Buffer Area:            10.25
  Total Inverter Area:          14.97
  Macro/Black Box Area:      2.346120
  Net Area:                  0.000000
  Net XLength        :        4806.20
  Net YLength        :        4431.73
  -----------------------------------
  Cell Area:               598.651625
  Design Area:             598.651625
  Net Length        :         9237.93


  Design Rules
  -----------------------------------
  Total Number of Nets:          1542
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chlr12735

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               70.60
  -----------------------------------------
  Overall Compile Time:              356.56
  Overall Compile Wall Clock Time: 1426578304.00

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
