--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml receive.twx receive.ncd -o receive.twr receive.pcf

Design file:              receive.ncd
Physical constraint file: receive.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
out(0)      |         8.130(F)|      SLOW  |         4.139(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(1)      |         7.939(F)|      SLOW  |         4.041(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(2)      |         7.832(F)|      SLOW  |         3.979(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(3)      |         7.724(F)|      SLOW  |         3.917(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(4)      |         7.615(F)|      SLOW  |         3.854(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(5)      |         7.407(F)|      SLOW  |         3.738(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(6)      |         7.514(F)|      SLOW  |         3.799(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(7)      |         7.267(F)|      SLOW  |         3.658(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
par         |         7.273(F)|      SLOW  |         3.650(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock rst to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
out(0)      |        10.429(F)|      SLOW  |         4.415(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(1)      |        10.238(F)|      SLOW  |         4.317(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(2)      |        10.131(F)|      SLOW  |         4.255(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(3)      |        10.023(F)|      SLOW  |         4.193(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(4)      |         9.914(F)|      SLOW  |         4.130(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(5)      |         9.706(F)|      SLOW  |         4.014(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(6)      |         9.813(F)|      SLOW  |         4.075(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
out(7)      |         9.566(F)|      SLOW  |         3.934(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
par         |         9.572(F)|      SLOW  |         3.926(F)|      FAST  |GND_1_o_clk_AND_21_o|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.706|    4.064|
rst            |         |         |    2.919|    4.064|
rx             |         |         |    1.087|    4.064|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.118|    4.782|
rst            |         |         |    2.666|    4.782|
rx             |         |         |    1.343|    4.064|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.513|    1.513|
rst            |         |         |    2.145|    2.145|
rx             |         |         |    0.894|    0.894|
---------------+---------+---------+---------+---------+


Analysis completed Wed May 12 12:52:52 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



