<!-- Converted by db4-upgrade version 1.1 -->
<refentry xmlns="http://docbook.org/ns/docbook" version="5.0">
  <refmeta>
    <refentrytitle>OPENSSL_ia32cap.pod</refentrytitle>
  </refmeta>
  <refnamediv>
    <refname>OPENSSL_ia32cap, OPENSSL_ia32cap_loc</refname>
<refpurpose>the IA-32 processor capabilities vector</refpurpose>
  </refnamediv>
  <refsynopsisdiv>
<synopsis>unsigned int *OPENSSL_ia32cap_loc(void);
#define OPENSSL_ia32cap ((OPENSSL_ia32cap_loc())[0])</synopsis>
  </refsynopsisdiv>
  <refsection xml:id="ID-bbff77a9d3d54d5eeafb0a5fa2d8688e"><title>DESCRIPTION</title>
    <para>
      Value returned by OPENSSL_ia32cap_loc() is address of a variable
      containing IA-32 processor capabilities bit vector as it appears in
      EDX:ECX register pair after executing CPUID instruction with EAX=1
      input value (see Intel Application Note #241618). Naturally it's
      meaningful on x86 and x86_64 platforms only. The variable is normally
      set up automatically upon toolkit initialization, but can be
      manipulated afterwards to modify crypto library behaviour. For the
      moment of this writing following bits are significant:
    </para>
    <para>
      <variablelist>
        <varlistentry>
          <term>bit #4 denoting presence of Time-Stamp Counter.</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #19 denoting availability of CLFLUSH instruction;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #20, reserved by Intel, is used to choose among RC4 code paths;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #23 denoting MMX support;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #24, FXSR bit, denoting availability of XMM registers;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #25 denoting SSE support;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #26 denoting SSE2 support;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #28 denoting Hyperthreading, which is used to distinguish
cores with shared cache;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #30, reserved by Intel, denotes specifically Intel CPUs;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #33 denoting availability of PCLMULQDQ instruction;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #41 denoting SSSE3, Supplemental SSE3, support;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #43 denoting AMD XOP support (forced to zero on non-AMD CPUs);</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #57 denoting AES-NI instruction set extension;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #59, OSXSAVE bit, denoting availability of YMM registers;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #60 denoting AVX extension;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #62 denoting availability of RDRAND instruction;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
      </variablelist>
    </para>
    <para>
      For example, clearing bit #26 at run-time disables high-performance
      SSE2 code present in the crypto library, while clearing bit #24
      disables SSE2 code operating on 128-bit XMM register bank. You might
      have to do the latter if target OpenSSL application is executed on
      SSE2 capable CPU, but under control of OS that does not enable XMM
      registers. Even though you can manipulate the value programmatically,
      you most likely will find it more appropriate to set up an
      environment variable with the same name prior starting target
      application, e.g. on Intel P4 processor 'env
      OPENSSL_ia32cap=0x16980010 apps/openssl', or better yet 'env
      OPENSSL_ia32cap=~0x1000000 apps/openssl' to achieve same effect
      without modifying the application source code. Alternatively you can
      reconfigure the toolkit with no-sse2 option and recompile.
    </para>
    <para>
      Less intuitive is clearing bit #28. The truth is that it's not copied
      from CPUID output verbatim, but is adjusted to reflect whether or not
      the data cache is actually shared between logical cores. This in turn
      affects the decision on whether or not expensive countermeasures
      against cache-timing attacks are applied, most notably in AES
      assembler module.
    </para>
    <para>
      The vector is further extended with EBX value returned by CPUID with
      EAX=7 and ECX=0 as input. Following bits are significant:
    </para>
    <para>
      <variablelist>
        <varlistentry>
          <term>bit #64+3 denoting availability of BMI1 instructions, e.g. ANDN;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #64+5 denoting availability of AVX2 instructions;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #64+8 denoting availability of BMI2 instructions, e.g. MUXL
and RORX;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #64+18 denoting availability of RDSEED instruction;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
        <varlistentry>
          <term>bit #64+19 denoting availability of ADCX and ADOX instructions;</term>
          <listitem>
            <para/>
          </listitem>
        </varlistentry>
      </variablelist>
    </para>
  </refsection>
</refentry>