<stg><name>sliceProcessor</name>


<trans_list>

<trans id="213" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="64">
<![CDATA[
.split:5 %demuxStreamArrayOut_V_superSample_M_real_V_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_0_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="64">
<![CDATA[
.split:8 %demuxStreamArrayOut_V_superSample_M_real_V_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_0_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="64">
<![CDATA[
.split:11 %demuxStreamArrayOut_V_superSample_M_real_V_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_0_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="64">
<![CDATA[
.split:14 %demuxStreamArrayOut_V_superSample_M_real_V_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_0_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="64">
<![CDATA[
.split:17 %demuxStreamArrayOut_V_superSample_M_real_V_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_0_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="64">
<![CDATA[
.split:20 %demuxStreamArrayOut_V_superSample_M_real_V_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_0_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="27" op_0_bw="64">
<![CDATA[
.split:23 %demuxStreamArrayOut_V_superSample_M_real_V_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_0_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="27" op_0_bw="64">
<![CDATA[
.split:26 %demuxStreamArrayOut_V_superSample_M_real_V_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_0_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="27" op_0_bw="64">
<![CDATA[
.split:29 %demuxStreamArrayOut_V_superSample_M_real_V_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_1_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="27" op_0_bw="64">
<![CDATA[
.split:32 %demuxStreamArrayOut_V_superSample_M_real_V_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_1_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="27" op_0_bw="64">
<![CDATA[
.split:35 %demuxStreamArrayOut_V_superSample_M_real_V_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_1_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="27" op_0_bw="64">
<![CDATA[
.split:38 %demuxStreamArrayOut_V_superSample_M_real_V_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_1_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="64">
<![CDATA[
.split:41 %demuxStreamArrayOut_V_superSample_M_real_V_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_1_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="27" op_0_bw="64">
<![CDATA[
.split:44 %demuxStreamArrayOut_V_superSample_M_real_V_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_1_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="27" op_0_bw="64">
<![CDATA[
.split:47 %demuxStreamArrayOut_V_superSample_M_real_V_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_1_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="27" op_0_bw="64">
<![CDATA[
.split:50 %demuxStreamArrayOut_V_superSample_M_real_V_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_real_V_1_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="64">
<![CDATA[
.split:53 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_0_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="64">
<![CDATA[
.split:56 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_0_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="27" op_0_bw="64">
<![CDATA[
.split:59 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_0_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="64">
<![CDATA[
.split:62 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_0_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="64">
<![CDATA[
.split:65 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_0_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="64">
<![CDATA[
.split:68 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_0_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="64">
<![CDATA[
.split:71 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_0_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="64">
<![CDATA[
.split:74 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_0_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="27" op_0_bw="64">
<![CDATA[
.split:77 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_1_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="27" op_0_bw="64">
<![CDATA[
.split:80 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_1_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="64">
<![CDATA[
.split:83 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_1_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="64">
<![CDATA[
.split:86 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_1_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="64">
<![CDATA[
.split:89 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_1_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="64">
<![CDATA[
.split:92 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_1_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="64">
<![CDATA[
.split:95 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_1_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="27" op_0_bw="64">
<![CDATA[
.split:98 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="demuxStreamArrayOut_V_superSample_M_imag_V_1_7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
.split:102 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
.split:105 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="64">
<![CDATA[
.split:108 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
.split:111 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="64">
<![CDATA[
.split:114 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
.split:117 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
.split:120 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
.split:123 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="64">
<![CDATA[
.split:126 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="64">
<![CDATA[
.split:129 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="64">
<![CDATA[
.split:132 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
.split:135 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="64">
<![CDATA[
.split:138 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="64">
<![CDATA[
.split:141 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="64">
<![CDATA[
.split:144 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="64">
<![CDATA[
.split:147 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="64">
<![CDATA[
.split:150 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="64">
<![CDATA[
.split:153 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="64">
<![CDATA[
.split:156 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="64">
<![CDATA[
.split:159 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="64">
<![CDATA[
.split:162 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="64">
<![CDATA[
.split:165 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="64">
<![CDATA[
.split:168 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="64">
<![CDATA[
.split:171 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="64">
<![CDATA[
.split:174 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
.split:177 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="64">
<![CDATA[
.split:180 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="64">
<![CDATA[
.split:183 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="64">
<![CDATA[
.split:186 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="64">
<![CDATA[
.split:189 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="64">
<![CDATA[
.split:192 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="64">
<![CDATA[
.split:195 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="27">
<![CDATA[
.split:199 %call_ln71 = call void @demuxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_transpBlkMatrixStream2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="27">
<![CDATA[
.split:199 %call_ln71 = call void @demuxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_transpBlkMatrixStream2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="2" op_66_bw="2" op_67_bw="2" op_68_bw="1" op_69_bw="55" op_70_bw="55" op_71_bw="55" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="55" op_76_bw="55" op_77_bw="55" op_78_bw="18" op_79_bw="2" op_80_bw="2" op_81_bw="2" op_82_bw="1" op_83_bw="61" op_84_bw="61" op_85_bw="61" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="61" op_90_bw="61" op_91_bw="61" op_92_bw="2" op_93_bw="2" op_94_bw="2" op_95_bw="1" op_96_bw="55" op_97_bw="55" op_98_bw="55" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="55" op_103_bw="55" op_104_bw="55" op_105_bw="18" op_106_bw="2" op_107_bw="2" op_108_bw="2" op_109_bw="1" op_110_bw="61" op_111_bw="61" op_112_bw="61" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="61" op_117_bw="61" op_118_bw="61" op_119_bw="0" op_120_bw="0">
<![CDATA[
.split:200 %call_ln74 = call void @genMemWideFFTKernel1DArray, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="2" op_66_bw="2" op_67_bw="2" op_68_bw="1" op_69_bw="55" op_70_bw="55" op_71_bw="55" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="55" op_76_bw="55" op_77_bw="55" op_78_bw="18" op_79_bw="2" op_80_bw="2" op_81_bw="2" op_82_bw="1" op_83_bw="61" op_84_bw="61" op_85_bw="61" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="61" op_90_bw="61" op_91_bw="61" op_92_bw="2" op_93_bw="2" op_94_bw="2" op_95_bw="1" op_96_bw="55" op_97_bw="55" op_98_bw="55" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="55" op_103_bw="55" op_104_bw="55" op_105_bw="18" op_106_bw="2" op_107_bw="2" op_108_bw="2" op_109_bw="1" op_110_bw="61" op_111_bw="61" op_112_bw="61" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="61" op_117_bw="61" op_118_bw="61" op_119_bw="0" op_120_bw="0">
<![CDATA[
.split:200 %call_ln74 = call void @genMemWideFFTKernel1DArray, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split:201 %call_ln78 = call void @muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i512 %l_colProcOutStream

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:0 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_colProcOutStream, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transpBlkMatrixStream2, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_colProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transpBlkMatrixStream2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:6 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:9 %empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:12 %empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:15 %empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:18 %empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:21 %empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:24 %empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:27 %empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:30 %empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:33 %empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:36 %empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:39 %empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:42 %empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:45 %empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:48 %empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:51 %empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:54 %empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:57 %empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:60 %empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:63 %empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:66 %empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:69 %empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:72 %empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:75 %empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:78 %empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:81 %empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:84 %empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:87 %empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:90 %empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:93 %empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:96 %empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:99 %empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="64" op_34_bw="64" op_35_bw="64">
<![CDATA[
.split:101 %specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln63"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:103 %empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:106 %empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:109 %empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:112 %empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:115 %empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:118 %empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:121 %empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:124 %empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:127 %empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:128 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:130 %empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:131 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:133 %empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:136 %empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:139 %empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:142 %empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:143 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:145 %empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:148 %empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:151 %empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:154 %empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:155 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:157 %empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:160 %empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:163 %empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:166 %empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:167 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:169 %empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:172 %empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:175 %empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:176 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:178 %empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:179 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:181 %empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:184 %empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:187 %empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:188 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:190 %empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:191 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:193 %empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:196 %empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="64" op_34_bw="64" op_35_bw="64">
<![CDATA[
.split:198 %specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln68"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="0" op_35_bw="0">
<![CDATA[
.split:201 %call_ln78 = call void @muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i32 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i512 %l_colProcOutStream

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0">
<![CDATA[
.split:202 %ret_ln80 = ret

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
