#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d34fb00690 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001d34fbca8a0_0 .net "PC", 31 0, v000001d34fbc94f0_0;  1 drivers
v000001d34fbcbfc0_0 .var "clk", 0 0;
v000001d34fbcb3e0_0 .net "clkout", 0 0, L_000001d34fbcdce0;  1 drivers
v000001d34fbcb980_0 .net "cycles_consumed", 31 0, v000001d34fbca6c0_0;  1 drivers
v000001d34fbcba20_0 .var "rst", 0 0;
S_000001d34fb009b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001d34fb00690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d34fb15d70 .param/l "RType" 0 4 2, C4<000000>;
P_000001d34fb15da8 .param/l "add" 0 4 5, C4<100000>;
P_000001d34fb15de0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d34fb15e18 .param/l "addu" 0 4 5, C4<100001>;
P_000001d34fb15e50 .param/l "and_" 0 4 5, C4<100100>;
P_000001d34fb15e88 .param/l "andi" 0 4 8, C4<001100>;
P_000001d34fb15ec0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d34fb15ef8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d34fb15f30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d34fb15f68 .param/l "j" 0 4 12, C4<000010>;
P_000001d34fb15fa0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d34fb15fd8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d34fb16010 .param/l "lw" 0 4 8, C4<100011>;
P_000001d34fb16048 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d34fb16080 .param/l "or_" 0 4 5, C4<100101>;
P_000001d34fb160b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d34fb160f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d34fb16128 .param/l "sll" 0 4 6, C4<000000>;
P_000001d34fb16160 .param/l "slt" 0 4 5, C4<101010>;
P_000001d34fb16198 .param/l "slti" 0 4 8, C4<101010>;
P_000001d34fb161d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d34fb16208 .param/l "sub" 0 4 5, C4<100010>;
P_000001d34fb16240 .param/l "subu" 0 4 5, C4<100011>;
P_000001d34fb16278 .param/l "sw" 0 4 8, C4<101011>;
P_000001d34fb162b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d34fb162e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001d34fbcdc70 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbcdb20 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbcd810 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbcdab0 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbcd030 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbcd9d0 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbccee0 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbcd650 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbcdce0 .functor OR 1, v000001d34fbcbfc0_0, v000001d34fb09740_0, C4<0>, C4<0>;
L_000001d34fbcd1f0 .functor OR 1, L_000001d34fc25fb0, L_000001d34fc267d0, C4<0>, C4<0>;
L_000001d34fbcd570 .functor AND 1, L_000001d34fc26870, L_000001d34fc27d10, C4<1>, C4<1>;
L_000001d34fbcd5e0 .functor NOT 1, v000001d34fbcba20_0, C4<0>, C4<0>, C4<0>;
L_000001d34fbcd6c0 .functor OR 1, L_000001d34fc27810, L_000001d34fc27c70, C4<0>, C4<0>;
L_000001d34fbcd7a0 .functor OR 1, L_000001d34fbcd6c0, L_000001d34fc26910, C4<0>, C4<0>;
L_000001d34fbcdd50 .functor OR 1, L_000001d34fc269b0, L_000001d34fc26a50, C4<0>, C4<0>;
L_000001d34fbcdb90 .functor AND 1, L_000001d34fc26730, L_000001d34fbcdd50, C4<1>, C4<1>;
L_000001d34fbcd420 .functor OR 1, L_000001d34fc29500, L_000001d34fc29320, C4<0>, C4<0>;
L_000001d34fbcd960 .functor AND 1, L_000001d34fc27fc0, L_000001d34fbcd420, C4<1>, C4<1>;
L_000001d34fbcd260 .functor NOT 1, L_000001d34fbcdce0, C4<0>, C4<0>, C4<0>;
v000001d34fbc98b0_0 .net "ALUOp", 3 0, v000001d34fb09560_0;  1 drivers
v000001d34fbc9f90_0 .net "ALUResult", 31 0, v000001d34fbc9d10_0;  1 drivers
v000001d34fbc8370_0 .net "ALUSrc", 0 0, v000001d34fb08ca0_0;  1 drivers
v000001d34fbc99f0_0 .net "ALUin2", 31 0, L_000001d34fc28f60;  1 drivers
v000001d34fb36e30_0 .net "MemReadEn", 0 0, v000001d34fb094c0_0;  1 drivers
v000001d34fb38410_0 .net "MemWriteEn", 0 0, v000001d34fb09100_0;  1 drivers
v000001d34fb369d0_0 .net "MemtoReg", 0 0, v000001d34fb092e0_0;  1 drivers
v000001d34fb36d90_0 .net "PC", 31 0, v000001d34fbc94f0_0;  alias, 1 drivers
v000001d34fb37b50_0 .net "PCPlus1", 31 0, L_000001d34fc26eb0;  1 drivers
v000001d34fb373d0_0 .net "PCsrc", 0 0, v000001d34fbc8910_0;  1 drivers
v000001d34fb36ed0_0 .net "RegDst", 0 0, v000001d34fb082a0_0;  1 drivers
v000001d34fb38190_0 .net "RegWriteEn", 0 0, v000001d34fb09600_0;  1 drivers
v000001d34fb37bf0_0 .net "WriteRegister", 4 0, L_000001d34fc27130;  1 drivers
v000001d34fb36c50_0 .net *"_ivl_0", 0 0, L_000001d34fbcdc70;  1 drivers
L_000001d34fbcdef0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d34fb378d0_0 .net/2u *"_ivl_10", 4 0, L_000001d34fbcdef0;  1 drivers
L_000001d34fbce2e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb37970_0 .net *"_ivl_101", 15 0, L_000001d34fbce2e0;  1 drivers
v000001d34fb37fb0_0 .net *"_ivl_102", 31 0, L_000001d34fc26c30;  1 drivers
L_000001d34fbce328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb380f0_0 .net *"_ivl_105", 25 0, L_000001d34fbce328;  1 drivers
L_000001d34fbce370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb38230_0 .net/2u *"_ivl_106", 31 0, L_000001d34fbce370;  1 drivers
v000001d34fb36bb0_0 .net *"_ivl_108", 0 0, L_000001d34fc26870;  1 drivers
L_000001d34fbce3b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d34fb36cf0_0 .net/2u *"_ivl_110", 5 0, L_000001d34fbce3b8;  1 drivers
v000001d34fb38730_0 .net *"_ivl_112", 0 0, L_000001d34fc27d10;  1 drivers
v000001d34fb37a10_0 .net *"_ivl_115", 0 0, L_000001d34fbcd570;  1 drivers
v000001d34fb384b0_0 .net *"_ivl_116", 47 0, L_000001d34fc27b30;  1 drivers
L_000001d34fbce400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb38050_0 .net *"_ivl_119", 15 0, L_000001d34fbce400;  1 drivers
L_000001d34fbcdf38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34fb36a70_0 .net/2u *"_ivl_12", 5 0, L_000001d34fbcdf38;  1 drivers
v000001d34fb36f70_0 .net *"_ivl_120", 47 0, L_000001d34fc274f0;  1 drivers
L_000001d34fbce448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb382d0_0 .net *"_ivl_123", 15 0, L_000001d34fbce448;  1 drivers
v000001d34fb375b0_0 .net *"_ivl_125", 0 0, L_000001d34fc26410;  1 drivers
v000001d34fb37010_0 .net *"_ivl_126", 31 0, L_000001d34fc271d0;  1 drivers
v000001d34fb371f0_0 .net *"_ivl_128", 47 0, L_000001d34fc27a90;  1 drivers
v000001d34fb38370_0 .net *"_ivl_130", 47 0, L_000001d34fc26230;  1 drivers
v000001d34fb370b0_0 .net *"_ivl_132", 47 0, L_000001d34fc26050;  1 drivers
v000001d34fb37ab0_0 .net *"_ivl_134", 47 0, L_000001d34fc264b0;  1 drivers
v000001d34fb37150_0 .net *"_ivl_14", 0 0, L_000001d34fbcbca0;  1 drivers
v000001d34fb37c90_0 .net *"_ivl_140", 0 0, L_000001d34fbcd5e0;  1 drivers
L_000001d34fbce4d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb37330_0 .net/2u *"_ivl_142", 31 0, L_000001d34fbce4d8;  1 drivers
L_000001d34fbce5b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d34fb37650_0 .net/2u *"_ivl_146", 5 0, L_000001d34fbce5b0;  1 drivers
v000001d34fb37d30_0 .net *"_ivl_148", 0 0, L_000001d34fc27810;  1 drivers
L_000001d34fbce5f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d34fb37f10_0 .net/2u *"_ivl_150", 5 0, L_000001d34fbce5f8;  1 drivers
v000001d34fb37dd0_0 .net *"_ivl_152", 0 0, L_000001d34fc27c70;  1 drivers
v000001d34fb36b10_0 .net *"_ivl_155", 0 0, L_000001d34fbcd6c0;  1 drivers
L_000001d34fbce640 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d34fb387d0_0 .net/2u *"_ivl_156", 5 0, L_000001d34fbce640;  1 drivers
v000001d34fb37290_0 .net *"_ivl_158", 0 0, L_000001d34fc26910;  1 drivers
L_000001d34fbcdf80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d34fb38550_0 .net/2u *"_ivl_16", 4 0, L_000001d34fbcdf80;  1 drivers
v000001d34fb385f0_0 .net *"_ivl_161", 0 0, L_000001d34fbcd7a0;  1 drivers
L_000001d34fbce688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb37470_0 .net/2u *"_ivl_162", 15 0, L_000001d34fbce688;  1 drivers
v000001d34fb37510_0 .net *"_ivl_164", 31 0, L_000001d34fc278b0;  1 drivers
v000001d34fb376f0_0 .net *"_ivl_167", 0 0, L_000001d34fc26190;  1 drivers
v000001d34fb37790_0 .net *"_ivl_168", 15 0, L_000001d34fc26550;  1 drivers
v000001d34fb38690_0 .net *"_ivl_170", 31 0, L_000001d34fc279f0;  1 drivers
v000001d34fb38870_0 .net *"_ivl_174", 31 0, L_000001d34fc26690;  1 drivers
L_000001d34fbce6d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb37830_0 .net *"_ivl_177", 25 0, L_000001d34fbce6d0;  1 drivers
L_000001d34fbce718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb37e70_0 .net/2u *"_ivl_178", 31 0, L_000001d34fbce718;  1 drivers
v000001d34fb3d710_0 .net *"_ivl_180", 0 0, L_000001d34fc26730;  1 drivers
L_000001d34fbce760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3e890_0 .net/2u *"_ivl_182", 5 0, L_000001d34fbce760;  1 drivers
v000001d34fb3cd10_0 .net *"_ivl_184", 0 0, L_000001d34fc269b0;  1 drivers
L_000001d34fbce7a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d34fb3d990_0 .net/2u *"_ivl_186", 5 0, L_000001d34fbce7a8;  1 drivers
v000001d34fb3de90_0 .net *"_ivl_188", 0 0, L_000001d34fc26a50;  1 drivers
v000001d34fb3d8f0_0 .net *"_ivl_19", 4 0, L_000001d34fbcc420;  1 drivers
v000001d34fb3d170_0 .net *"_ivl_191", 0 0, L_000001d34fbcdd50;  1 drivers
v000001d34fb3e430_0 .net *"_ivl_193", 0 0, L_000001d34fbcdb90;  1 drivers
L_000001d34fbce7f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34fb3dcb0_0 .net/2u *"_ivl_194", 5 0, L_000001d34fbce7f0;  1 drivers
v000001d34fb3d490_0 .net *"_ivl_196", 0 0, L_000001d34fc289c0;  1 drivers
L_000001d34fbce838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d34fb3db70_0 .net/2u *"_ivl_198", 31 0, L_000001d34fbce838;  1 drivers
L_000001d34fbcdea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3d350_0 .net/2u *"_ivl_2", 5 0, L_000001d34fbcdea8;  1 drivers
v000001d34fb3e390_0 .net *"_ivl_20", 4 0, L_000001d34fbcbb60;  1 drivers
v000001d34fb3e070_0 .net *"_ivl_200", 31 0, L_000001d34fc28c40;  1 drivers
v000001d34fb3da30_0 .net *"_ivl_204", 31 0, L_000001d34fc28920;  1 drivers
L_000001d34fbce880 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3e250_0 .net *"_ivl_207", 25 0, L_000001d34fbce880;  1 drivers
L_000001d34fbce8c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3df30_0 .net/2u *"_ivl_208", 31 0, L_000001d34fbce8c8;  1 drivers
v000001d34fb3dfd0_0 .net *"_ivl_210", 0 0, L_000001d34fc27fc0;  1 drivers
L_000001d34fbce910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3d0d0_0 .net/2u *"_ivl_212", 5 0, L_000001d34fbce910;  1 drivers
v000001d34fb3d850_0 .net *"_ivl_214", 0 0, L_000001d34fc29500;  1 drivers
L_000001d34fbce958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d34fb3d670_0 .net/2u *"_ivl_216", 5 0, L_000001d34fbce958;  1 drivers
v000001d34fb3e2f0_0 .net *"_ivl_218", 0 0, L_000001d34fc29320;  1 drivers
v000001d34fb3d3f0_0 .net *"_ivl_221", 0 0, L_000001d34fbcd420;  1 drivers
v000001d34fb3ddf0_0 .net *"_ivl_223", 0 0, L_000001d34fbcd960;  1 drivers
L_000001d34fbce9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34fb3e4d0_0 .net/2u *"_ivl_224", 5 0, L_000001d34fbce9a0;  1 drivers
v000001d34fb3d7b0_0 .net *"_ivl_226", 0 0, L_000001d34fc28100;  1 drivers
v000001d34fb3cbd0_0 .net *"_ivl_228", 31 0, L_000001d34fc29b40;  1 drivers
v000001d34fb3e610_0 .net *"_ivl_24", 0 0, L_000001d34fbcd810;  1 drivers
L_000001d34fbcdfc8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3e570_0 .net/2u *"_ivl_26", 4 0, L_000001d34fbcdfc8;  1 drivers
v000001d34fb3cdb0_0 .net *"_ivl_29", 4 0, L_000001d34fbcbf20;  1 drivers
v000001d34fb3dad0_0 .net *"_ivl_32", 0 0, L_000001d34fbcdab0;  1 drivers
L_000001d34fbce010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3dc10_0 .net/2u *"_ivl_34", 4 0, L_000001d34fbce010;  1 drivers
v000001d34fb3ce50_0 .net *"_ivl_37", 4 0, L_000001d34fbcad00;  1 drivers
v000001d34fb3e6b0_0 .net *"_ivl_40", 0 0, L_000001d34fbcd030;  1 drivers
L_000001d34fbce058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3d530_0 .net/2u *"_ivl_42", 15 0, L_000001d34fbce058;  1 drivers
v000001d34fb3dd50_0 .net *"_ivl_45", 15 0, L_000001d34fc27310;  1 drivers
v000001d34fb3e750_0 .net *"_ivl_48", 0 0, L_000001d34fbcd9d0;  1 drivers
v000001d34fb3d210_0 .net *"_ivl_5", 5 0, L_000001d34fbcc1a0;  1 drivers
L_000001d34fbce0a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3cb30_0 .net/2u *"_ivl_50", 36 0, L_000001d34fbce0a0;  1 drivers
L_000001d34fbce0e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3e7f0_0 .net/2u *"_ivl_52", 31 0, L_000001d34fbce0e8;  1 drivers
v000001d34fb3c9f0_0 .net *"_ivl_55", 4 0, L_000001d34fc27450;  1 drivers
v000001d34fb3d5d0_0 .net *"_ivl_56", 36 0, L_000001d34fc260f0;  1 drivers
v000001d34fb3e110_0 .net *"_ivl_58", 36 0, L_000001d34fc27950;  1 drivers
v000001d34fb3e1b0_0 .net *"_ivl_62", 0 0, L_000001d34fbccee0;  1 drivers
L_000001d34fbce130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3ca90_0 .net/2u *"_ivl_64", 5 0, L_000001d34fbce130;  1 drivers
v000001d34fb3cc70_0 .net *"_ivl_67", 5 0, L_000001d34fc25f10;  1 drivers
v000001d34fb3cef0_0 .net *"_ivl_70", 0 0, L_000001d34fbcd650;  1 drivers
L_000001d34fbce178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3cf90_0 .net/2u *"_ivl_72", 57 0, L_000001d34fbce178;  1 drivers
L_000001d34fbce1c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fb3d030_0 .net/2u *"_ivl_74", 31 0, L_000001d34fbce1c0;  1 drivers
v000001d34fb3d2b0_0 .net *"_ivl_77", 25 0, L_000001d34fc26d70;  1 drivers
v000001d34fbca760_0 .net *"_ivl_78", 57 0, L_000001d34fc26ff0;  1 drivers
v000001d34fbcb7a0_0 .net *"_ivl_8", 0 0, L_000001d34fbcdb20;  1 drivers
v000001d34fbcb700_0 .net *"_ivl_80", 57 0, L_000001d34fc27db0;  1 drivers
L_000001d34fbce208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d34fbcbac0_0 .net/2u *"_ivl_84", 31 0, L_000001d34fbce208;  1 drivers
L_000001d34fbce250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34fbcc4c0_0 .net/2u *"_ivl_88", 5 0, L_000001d34fbce250;  1 drivers
v000001d34fbcb480_0 .net *"_ivl_90", 0 0, L_000001d34fc25fb0;  1 drivers
L_000001d34fbce298 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d34fbca9e0_0 .net/2u *"_ivl_92", 5 0, L_000001d34fbce298;  1 drivers
v000001d34fbcb020_0 .net *"_ivl_94", 0 0, L_000001d34fc267d0;  1 drivers
v000001d34fbcc240_0 .net *"_ivl_97", 0 0, L_000001d34fbcd1f0;  1 drivers
v000001d34fbcb520_0 .net *"_ivl_98", 47 0, L_000001d34fc26370;  1 drivers
v000001d34fbcab20_0 .net "adderResult", 31 0, L_000001d34fc27bd0;  1 drivers
v000001d34fbcb2a0_0 .net "address", 31 0, L_000001d34fc26af0;  1 drivers
v000001d34fbcbc00_0 .net "clk", 0 0, L_000001d34fbcdce0;  alias, 1 drivers
v000001d34fbca6c0_0 .var "cycles_consumed", 31 0;
v000001d34fbcb340_0 .net "extImm", 31 0, L_000001d34fc265f0;  1 drivers
v000001d34fbcabc0_0 .net "funct", 5 0, L_000001d34fc262d0;  1 drivers
v000001d34fbcbd40_0 .net "hlt", 0 0, v000001d34fb09740_0;  1 drivers
v000001d34fbcb160_0 .net "imm", 15 0, L_000001d34fc273b0;  1 drivers
v000001d34fbcc2e0_0 .net "immediate", 31 0, L_000001d34fc291e0;  1 drivers
v000001d34fbca800_0 .net "input_clk", 0 0, v000001d34fbcbfc0_0;  1 drivers
v000001d34fbcb5c0_0 .net "instruction", 31 0, L_000001d34fc26f50;  1 drivers
v000001d34fbcbe80_0 .net "memoryReadData", 31 0, v000001d34fbc8eb0_0;  1 drivers
v000001d34fbcb840_0 .net "nextPC", 31 0, L_000001d34fc26b90;  1 drivers
v000001d34fbcc380_0 .net "opcode", 5 0, L_000001d34fbcac60;  1 drivers
v000001d34fbcc560_0 .net "rd", 4 0, L_000001d34fbcbde0;  1 drivers
v000001d34fbcc060_0 .net "readData1", 31 0, L_000001d34fbcd8f0;  1 drivers
v000001d34fbcae40_0 .net "readData1_w", 31 0, L_000001d34fc27f20;  1 drivers
v000001d34fbcb8e0_0 .net "readData2", 31 0, L_000001d34fbccf50;  1 drivers
v000001d34fbcaee0_0 .net "rs", 4 0, L_000001d34fbca940;  1 drivers
v000001d34fbcaf80_0 .net "rst", 0 0, v000001d34fbcba20_0;  1 drivers
v000001d34fbcaa80_0 .net "rt", 4 0, L_000001d34fbcada0;  1 drivers
v000001d34fbcb0c0_0 .net "shamt", 31 0, L_000001d34fc27770;  1 drivers
v000001d34fbcc100_0 .net "wire_instruction", 31 0, L_000001d34fbcda40;  1 drivers
v000001d34fbcb200_0 .net "writeData", 31 0, L_000001d34fc28740;  1 drivers
v000001d34fbcb660_0 .net "zero", 0 0, L_000001d34fc29000;  1 drivers
L_000001d34fbcc1a0 .part L_000001d34fc26f50, 26, 6;
L_000001d34fbcac60 .functor MUXZ 6, L_000001d34fbcc1a0, L_000001d34fbcdea8, L_000001d34fbcdc70, C4<>;
L_000001d34fbcbca0 .cmp/eq 6, L_000001d34fbcac60, L_000001d34fbcdf38;
L_000001d34fbcc420 .part L_000001d34fc26f50, 11, 5;
L_000001d34fbcbb60 .functor MUXZ 5, L_000001d34fbcc420, L_000001d34fbcdf80, L_000001d34fbcbca0, C4<>;
L_000001d34fbcbde0 .functor MUXZ 5, L_000001d34fbcbb60, L_000001d34fbcdef0, L_000001d34fbcdb20, C4<>;
L_000001d34fbcbf20 .part L_000001d34fc26f50, 21, 5;
L_000001d34fbca940 .functor MUXZ 5, L_000001d34fbcbf20, L_000001d34fbcdfc8, L_000001d34fbcd810, C4<>;
L_000001d34fbcad00 .part L_000001d34fc26f50, 16, 5;
L_000001d34fbcada0 .functor MUXZ 5, L_000001d34fbcad00, L_000001d34fbce010, L_000001d34fbcdab0, C4<>;
L_000001d34fc27310 .part L_000001d34fc26f50, 0, 16;
L_000001d34fc273b0 .functor MUXZ 16, L_000001d34fc27310, L_000001d34fbce058, L_000001d34fbcd030, C4<>;
L_000001d34fc27450 .part L_000001d34fc26f50, 6, 5;
L_000001d34fc260f0 .concat [ 5 32 0 0], L_000001d34fc27450, L_000001d34fbce0e8;
L_000001d34fc27950 .functor MUXZ 37, L_000001d34fc260f0, L_000001d34fbce0a0, L_000001d34fbcd9d0, C4<>;
L_000001d34fc27770 .part L_000001d34fc27950, 0, 32;
L_000001d34fc25f10 .part L_000001d34fc26f50, 0, 6;
L_000001d34fc262d0 .functor MUXZ 6, L_000001d34fc25f10, L_000001d34fbce130, L_000001d34fbccee0, C4<>;
L_000001d34fc26d70 .part L_000001d34fc26f50, 0, 26;
L_000001d34fc26ff0 .concat [ 26 32 0 0], L_000001d34fc26d70, L_000001d34fbce1c0;
L_000001d34fc27db0 .functor MUXZ 58, L_000001d34fc26ff0, L_000001d34fbce178, L_000001d34fbcd650, C4<>;
L_000001d34fc26af0 .part L_000001d34fc27db0, 0, 32;
L_000001d34fc26eb0 .arith/sum 32, v000001d34fbc94f0_0, L_000001d34fbce208;
L_000001d34fc25fb0 .cmp/eq 6, L_000001d34fbcac60, L_000001d34fbce250;
L_000001d34fc267d0 .cmp/eq 6, L_000001d34fbcac60, L_000001d34fbce298;
L_000001d34fc26370 .concat [ 32 16 0 0], L_000001d34fc26af0, L_000001d34fbce2e0;
L_000001d34fc26c30 .concat [ 6 26 0 0], L_000001d34fbcac60, L_000001d34fbce328;
L_000001d34fc26870 .cmp/eq 32, L_000001d34fc26c30, L_000001d34fbce370;
L_000001d34fc27d10 .cmp/eq 6, L_000001d34fc262d0, L_000001d34fbce3b8;
L_000001d34fc27b30 .concat [ 32 16 0 0], L_000001d34fbcd8f0, L_000001d34fbce400;
L_000001d34fc274f0 .concat [ 32 16 0 0], v000001d34fbc94f0_0, L_000001d34fbce448;
L_000001d34fc26410 .part L_000001d34fc273b0, 15, 1;
LS_000001d34fc271d0_0_0 .concat [ 1 1 1 1], L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410;
LS_000001d34fc271d0_0_4 .concat [ 1 1 1 1], L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410;
LS_000001d34fc271d0_0_8 .concat [ 1 1 1 1], L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410;
LS_000001d34fc271d0_0_12 .concat [ 1 1 1 1], L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410;
LS_000001d34fc271d0_0_16 .concat [ 1 1 1 1], L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410;
LS_000001d34fc271d0_0_20 .concat [ 1 1 1 1], L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410;
LS_000001d34fc271d0_0_24 .concat [ 1 1 1 1], L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410;
LS_000001d34fc271d0_0_28 .concat [ 1 1 1 1], L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410, L_000001d34fc26410;
LS_000001d34fc271d0_1_0 .concat [ 4 4 4 4], LS_000001d34fc271d0_0_0, LS_000001d34fc271d0_0_4, LS_000001d34fc271d0_0_8, LS_000001d34fc271d0_0_12;
LS_000001d34fc271d0_1_4 .concat [ 4 4 4 4], LS_000001d34fc271d0_0_16, LS_000001d34fc271d0_0_20, LS_000001d34fc271d0_0_24, LS_000001d34fc271d0_0_28;
L_000001d34fc271d0 .concat [ 16 16 0 0], LS_000001d34fc271d0_1_0, LS_000001d34fc271d0_1_4;
L_000001d34fc27a90 .concat [ 16 32 0 0], L_000001d34fc273b0, L_000001d34fc271d0;
L_000001d34fc26230 .arith/sum 48, L_000001d34fc274f0, L_000001d34fc27a90;
L_000001d34fc26050 .functor MUXZ 48, L_000001d34fc26230, L_000001d34fc27b30, L_000001d34fbcd570, C4<>;
L_000001d34fc264b0 .functor MUXZ 48, L_000001d34fc26050, L_000001d34fc26370, L_000001d34fbcd1f0, C4<>;
L_000001d34fc27bd0 .part L_000001d34fc264b0, 0, 32;
L_000001d34fc26b90 .functor MUXZ 32, L_000001d34fc26eb0, L_000001d34fc27bd0, v000001d34fbc8910_0, C4<>;
L_000001d34fc26f50 .functor MUXZ 32, L_000001d34fbcda40, L_000001d34fbce4d8, L_000001d34fbcd5e0, C4<>;
L_000001d34fc27810 .cmp/eq 6, L_000001d34fbcac60, L_000001d34fbce5b0;
L_000001d34fc27c70 .cmp/eq 6, L_000001d34fbcac60, L_000001d34fbce5f8;
L_000001d34fc26910 .cmp/eq 6, L_000001d34fbcac60, L_000001d34fbce640;
L_000001d34fc278b0 .concat [ 16 16 0 0], L_000001d34fc273b0, L_000001d34fbce688;
L_000001d34fc26190 .part L_000001d34fc273b0, 15, 1;
LS_000001d34fc26550_0_0 .concat [ 1 1 1 1], L_000001d34fc26190, L_000001d34fc26190, L_000001d34fc26190, L_000001d34fc26190;
LS_000001d34fc26550_0_4 .concat [ 1 1 1 1], L_000001d34fc26190, L_000001d34fc26190, L_000001d34fc26190, L_000001d34fc26190;
LS_000001d34fc26550_0_8 .concat [ 1 1 1 1], L_000001d34fc26190, L_000001d34fc26190, L_000001d34fc26190, L_000001d34fc26190;
LS_000001d34fc26550_0_12 .concat [ 1 1 1 1], L_000001d34fc26190, L_000001d34fc26190, L_000001d34fc26190, L_000001d34fc26190;
L_000001d34fc26550 .concat [ 4 4 4 4], LS_000001d34fc26550_0_0, LS_000001d34fc26550_0_4, LS_000001d34fc26550_0_8, LS_000001d34fc26550_0_12;
L_000001d34fc279f0 .concat [ 16 16 0 0], L_000001d34fc273b0, L_000001d34fc26550;
L_000001d34fc265f0 .functor MUXZ 32, L_000001d34fc279f0, L_000001d34fc278b0, L_000001d34fbcd7a0, C4<>;
L_000001d34fc26690 .concat [ 6 26 0 0], L_000001d34fbcac60, L_000001d34fbce6d0;
L_000001d34fc26730 .cmp/eq 32, L_000001d34fc26690, L_000001d34fbce718;
L_000001d34fc269b0 .cmp/eq 6, L_000001d34fc262d0, L_000001d34fbce760;
L_000001d34fc26a50 .cmp/eq 6, L_000001d34fc262d0, L_000001d34fbce7a8;
L_000001d34fc289c0 .cmp/eq 6, L_000001d34fbcac60, L_000001d34fbce7f0;
L_000001d34fc28c40 .functor MUXZ 32, L_000001d34fc265f0, L_000001d34fbce838, L_000001d34fc289c0, C4<>;
L_000001d34fc291e0 .functor MUXZ 32, L_000001d34fc28c40, L_000001d34fc27770, L_000001d34fbcdb90, C4<>;
L_000001d34fc28920 .concat [ 6 26 0 0], L_000001d34fbcac60, L_000001d34fbce880;
L_000001d34fc27fc0 .cmp/eq 32, L_000001d34fc28920, L_000001d34fbce8c8;
L_000001d34fc29500 .cmp/eq 6, L_000001d34fc262d0, L_000001d34fbce910;
L_000001d34fc29320 .cmp/eq 6, L_000001d34fc262d0, L_000001d34fbce958;
L_000001d34fc28100 .cmp/eq 6, L_000001d34fbcac60, L_000001d34fbce9a0;
L_000001d34fc29b40 .functor MUXZ 32, L_000001d34fbcd8f0, v000001d34fbc94f0_0, L_000001d34fc28100, C4<>;
L_000001d34fc27f20 .functor MUXZ 32, L_000001d34fc29b40, L_000001d34fbccf50, L_000001d34fbcd960, C4<>;
S_000001d34fb00b40 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d34faf81b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d34fbcdc00 .functor NOT 1, v000001d34fb08ca0_0, C4<0>, C4<0>, C4<0>;
v000001d34fb08f20_0 .net *"_ivl_0", 0 0, L_000001d34fbcdc00;  1 drivers
v000001d34fb085c0_0 .net "in1", 31 0, L_000001d34fbccf50;  alias, 1 drivers
v000001d34fb08200_0 .net "in2", 31 0, L_000001d34fc291e0;  alias, 1 drivers
v000001d34fb088e0_0 .net "out", 31 0, L_000001d34fc28f60;  alias, 1 drivers
v000001d34fb091a0_0 .net "s", 0 0, v000001d34fb08ca0_0;  alias, 1 drivers
L_000001d34fc28f60 .functor MUXZ 32, L_000001d34fc291e0, L_000001d34fbccf50, L_000001d34fbcdc00, C4<>;
S_000001d34faa40f0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d34fb363c0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d34fb363f8 .param/l "add" 0 4 5, C4<100000>;
P_000001d34fb36430 .param/l "addi" 0 4 8, C4<001000>;
P_000001d34fb36468 .param/l "addu" 0 4 5, C4<100001>;
P_000001d34fb364a0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d34fb364d8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d34fb36510 .param/l "beq" 0 4 10, C4<000100>;
P_000001d34fb36548 .param/l "bne" 0 4 10, C4<000101>;
P_000001d34fb36580 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d34fb365b8 .param/l "j" 0 4 12, C4<000010>;
P_000001d34fb365f0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d34fb36628 .param/l "jr" 0 4 6, C4<001000>;
P_000001d34fb36660 .param/l "lw" 0 4 8, C4<100011>;
P_000001d34fb36698 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d34fb366d0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d34fb36708 .param/l "ori" 0 4 8, C4<001101>;
P_000001d34fb36740 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d34fb36778 .param/l "sll" 0 4 6, C4<000000>;
P_000001d34fb367b0 .param/l "slt" 0 4 5, C4<101010>;
P_000001d34fb367e8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d34fb36820 .param/l "srl" 0 4 6, C4<000010>;
P_000001d34fb36858 .param/l "sub" 0 4 5, C4<100010>;
P_000001d34fb36890 .param/l "subu" 0 4 5, C4<100011>;
P_000001d34fb368c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d34fb36900 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d34fb36938 .param/l "xori" 0 4 8, C4<001110>;
v000001d34fb09560_0 .var "ALUOp", 3 0;
v000001d34fb08ca0_0 .var "ALUSrc", 0 0;
v000001d34fb094c0_0 .var "MemReadEn", 0 0;
v000001d34fb09100_0 .var "MemWriteEn", 0 0;
v000001d34fb092e0_0 .var "MemtoReg", 0 0;
v000001d34fb082a0_0 .var "RegDst", 0 0;
v000001d34fb09600_0 .var "RegWriteEn", 0 0;
v000001d34fb08660_0 .net "funct", 5 0, L_000001d34fc262d0;  alias, 1 drivers
v000001d34fb09740_0 .var "hlt", 0 0;
v000001d34fb08700_0 .net "opcode", 5 0, L_000001d34fbcac60;  alias, 1 drivers
v000001d34fb097e0_0 .net "rst", 0 0, v000001d34fbcba20_0;  alias, 1 drivers
E_000001d34faf86b0 .event anyedge, v000001d34fb097e0_0, v000001d34fb08700_0, v000001d34fb08660_0;
S_000001d34faa4340 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d34faf8a30 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d34fbcda40 .functor BUFZ 32, L_000001d34fc27090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d34fb08980_0 .net "Data_Out", 31 0, L_000001d34fbcda40;  alias, 1 drivers
v000001d34fb09880 .array "InstMem", 0 1023, 31 0;
v000001d34fb07bc0_0 .net *"_ivl_0", 31 0, L_000001d34fc27090;  1 drivers
v000001d34fb08d40_0 .net *"_ivl_3", 9 0, L_000001d34fc26e10;  1 drivers
v000001d34fb099c0_0 .net *"_ivl_4", 11 0, L_000001d34fc27630;  1 drivers
L_000001d34fbce490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d34fb07c60_0 .net *"_ivl_7", 1 0, L_000001d34fbce490;  1 drivers
v000001d34fb07f80_0 .net "addr", 31 0, v000001d34fbc94f0_0;  alias, 1 drivers
v000001d34fb07d00_0 .var/i "i", 31 0;
L_000001d34fc27090 .array/port v000001d34fb09880, L_000001d34fc27630;
L_000001d34fc26e10 .part v000001d34fbc94f0_0, 0, 10;
L_000001d34fc27630 .concat [ 10 2 0 0], L_000001d34fc26e10, L_000001d34fbce490;
S_000001d34fb869a0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d34fbcd8f0 .functor BUFZ 32, L_000001d34fc27270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d34fbccf50 .functor BUFZ 32, L_000001d34fc27590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d34fb08e80_0 .net *"_ivl_0", 31 0, L_000001d34fc27270;  1 drivers
v000001d34fb07e40_0 .net *"_ivl_10", 6 0, L_000001d34fc276d0;  1 drivers
L_000001d34fbce568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d34fb08340_0 .net *"_ivl_13", 1 0, L_000001d34fbce568;  1 drivers
v000001d34fae5650_0 .net *"_ivl_2", 6 0, L_000001d34fc26cd0;  1 drivers
L_000001d34fbce520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d34fae3ad0_0 .net *"_ivl_5", 1 0, L_000001d34fbce520;  1 drivers
v000001d34fbc8c30_0 .net *"_ivl_8", 31 0, L_000001d34fc27590;  1 drivers
v000001d34fbc84b0_0 .net "clk", 0 0, L_000001d34fbcdce0;  alias, 1 drivers
v000001d34fbc8550_0 .var/i "i", 31 0;
v000001d34fbc8a50_0 .net "readData1", 31 0, L_000001d34fbcd8f0;  alias, 1 drivers
v000001d34fbc85f0_0 .net "readData2", 31 0, L_000001d34fbccf50;  alias, 1 drivers
v000001d34fbc8690_0 .net "readRegister1", 4 0, L_000001d34fbca940;  alias, 1 drivers
v000001d34fbc8730_0 .net "readRegister2", 4 0, L_000001d34fbcada0;  alias, 1 drivers
v000001d34fbc9c70 .array "registers", 31 0, 31 0;
v000001d34fbc8870_0 .net "rst", 0 0, v000001d34fbcba20_0;  alias, 1 drivers
v000001d34fbc9a90_0 .net "we", 0 0, v000001d34fb09600_0;  alias, 1 drivers
v000001d34fbc9630_0 .net "writeData", 31 0, L_000001d34fc28740;  alias, 1 drivers
v000001d34fbc9450_0 .net "writeRegister", 4 0, L_000001d34fc27130;  alias, 1 drivers
E_000001d34faf8d30/0 .event negedge, v000001d34fb097e0_0;
E_000001d34faf8d30/1 .event posedge, v000001d34fbc84b0_0;
E_000001d34faf8d30 .event/or E_000001d34faf8d30/0, E_000001d34faf8d30/1;
L_000001d34fc27270 .array/port v000001d34fbc9c70, L_000001d34fc26cd0;
L_000001d34fc26cd0 .concat [ 5 2 0 0], L_000001d34fbca940, L_000001d34fbce520;
L_000001d34fc27590 .array/port v000001d34fbc9c70, L_000001d34fc276d0;
L_000001d34fc276d0 .concat [ 5 2 0 0], L_000001d34fbcada0, L_000001d34fbce568;
S_000001d34fb86b30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d34fb869a0;
 .timescale 0 0;
v000001d34fb08de0_0 .var/i "i", 31 0;
S_000001d34faa1790 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d34faf86f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d34fbcd730 .functor NOT 1, v000001d34fb082a0_0, C4<0>, C4<0>, C4<0>;
v000001d34fbc8e10_0 .net *"_ivl_0", 0 0, L_000001d34fbcd730;  1 drivers
v000001d34fbc9130_0 .net "in1", 4 0, L_000001d34fbcada0;  alias, 1 drivers
v000001d34fbc80f0_0 .net "in2", 4 0, L_000001d34fbcbde0;  alias, 1 drivers
v000001d34fbc87d0_0 .net "out", 4 0, L_000001d34fc27130;  alias, 1 drivers
v000001d34fbc8190_0 .net "s", 0 0, v000001d34fb082a0_0;  alias, 1 drivers
L_000001d34fc27130 .functor MUXZ 5, L_000001d34fbcbde0, L_000001d34fbcada0, L_000001d34fbcd730, C4<>;
S_000001d34faa1920 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d34faf7e30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d34fbcd2d0 .functor NOT 1, v000001d34fb092e0_0, C4<0>, C4<0>, C4<0>;
v000001d34fbc8230_0 .net *"_ivl_0", 0 0, L_000001d34fbcd2d0;  1 drivers
v000001d34fbc9270_0 .net "in1", 31 0, v000001d34fbc9d10_0;  alias, 1 drivers
v000001d34fbc9bd0_0 .net "in2", 31 0, v000001d34fbc8eb0_0;  alias, 1 drivers
v000001d34fbc8af0_0 .net "out", 31 0, L_000001d34fc28740;  alias, 1 drivers
v000001d34fbc96d0_0 .net "s", 0 0, v000001d34fb092e0_0;  alias, 1 drivers
L_000001d34fc28740 .functor MUXZ 32, v000001d34fbc8eb0_0, v000001d34fbc9d10_0, L_000001d34fbcd2d0, C4<>;
S_000001d34fa8d8c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d34fa8da50 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d34fa8da88 .param/l "AND" 0 9 12, C4<0010>;
P_000001d34fa8dac0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d34fa8daf8 .param/l "OR" 0 9 12, C4<0011>;
P_000001d34fa8db30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d34fa8db68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d34fa8dba0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d34fa8dbd8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d34fa8dc10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d34fa8dc48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d34fa8dc80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d34fa8dcb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d34fbce9e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34fbc82d0_0 .net/2u *"_ivl_0", 31 0, L_000001d34fbce9e8;  1 drivers
v000001d34fbc89b0_0 .net "opSel", 3 0, v000001d34fb09560_0;  alias, 1 drivers
v000001d34fbc9b30_0 .net "operand1", 31 0, L_000001d34fc27f20;  alias, 1 drivers
v000001d34fbc8f50_0 .net "operand2", 31 0, L_000001d34fc28f60;  alias, 1 drivers
v000001d34fbc9d10_0 .var "result", 31 0;
v000001d34fbc9db0_0 .net "zero", 0 0, L_000001d34fc29000;  alias, 1 drivers
E_000001d34faf81f0 .event anyedge, v000001d34fb09560_0, v000001d34fbc9b30_0, v000001d34fb088e0_0;
L_000001d34fc29000 .cmp/eq 32, v000001d34fbc9d10_0, L_000001d34fbce9e8;
S_000001d34fad4e00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001d34fbca0b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d34fbca0e8 .param/l "add" 0 4 5, C4<100000>;
P_000001d34fbca120 .param/l "addi" 0 4 8, C4<001000>;
P_000001d34fbca158 .param/l "addu" 0 4 5, C4<100001>;
P_000001d34fbca190 .param/l "and_" 0 4 5, C4<100100>;
P_000001d34fbca1c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d34fbca200 .param/l "beq" 0 4 10, C4<000100>;
P_000001d34fbca238 .param/l "bne" 0 4 10, C4<000101>;
P_000001d34fbca270 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d34fbca2a8 .param/l "j" 0 4 12, C4<000010>;
P_000001d34fbca2e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d34fbca318 .param/l "jr" 0 4 6, C4<001000>;
P_000001d34fbca350 .param/l "lw" 0 4 8, C4<100011>;
P_000001d34fbca388 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d34fbca3c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d34fbca3f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d34fbca430 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d34fbca468 .param/l "sll" 0 4 6, C4<000000>;
P_000001d34fbca4a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001d34fbca4d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d34fbca510 .param/l "srl" 0 4 6, C4<000010>;
P_000001d34fbca548 .param/l "sub" 0 4 5, C4<100010>;
P_000001d34fbca580 .param/l "subu" 0 4 5, C4<100011>;
P_000001d34fbca5b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d34fbca5f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d34fbca628 .param/l "xori" 0 4 8, C4<001110>;
v000001d34fbc8910_0 .var "PCsrc", 0 0;
v000001d34fbc8b90_0 .net "funct", 5 0, L_000001d34fc262d0;  alias, 1 drivers
v000001d34fbc9310_0 .net "opcode", 5 0, L_000001d34fbcac60;  alias, 1 drivers
v000001d34fbc8cd0_0 .net "operand1", 31 0, L_000001d34fbcd8f0;  alias, 1 drivers
v000001d34fbc9e50_0 .net "operand2", 31 0, L_000001d34fc28f60;  alias, 1 drivers
v000001d34fbc8d70_0 .net "rst", 0 0, v000001d34fbcba20_0;  alias, 1 drivers
E_000001d34faf7eb0/0 .event anyedge, v000001d34fb097e0_0, v000001d34fb08700_0, v000001d34fbc8a50_0, v000001d34fb088e0_0;
E_000001d34faf7eb0/1 .event anyedge, v000001d34fb08660_0;
E_000001d34faf7eb0 .event/or E_000001d34faf7eb0/0, E_000001d34faf7eb0/1;
S_000001d34fad4f90 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d34fbc91d0 .array "DataMem", 0 1023, 31 0;
v000001d34fbc8ff0_0 .net "address", 31 0, v000001d34fbc9d10_0;  alias, 1 drivers
v000001d34fbc9ef0_0 .net "clock", 0 0, L_000001d34fbcd260;  1 drivers
v000001d34fbc9810_0 .net "data", 31 0, L_000001d34fbccf50;  alias, 1 drivers
v000001d34fbc93b0_0 .var/i "i", 31 0;
v000001d34fbc8eb0_0 .var "q", 31 0;
v000001d34fbc9770_0 .net "rden", 0 0, v000001d34fb094c0_0;  alias, 1 drivers
v000001d34fbc8410_0 .net "wren", 0 0, v000001d34fb09100_0;  alias, 1 drivers
E_000001d34faf8530 .event posedge, v000001d34fbc9ef0_0;
S_000001d34fabd490 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001d34fb009b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d34faf7f30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d34fbc9090_0 .net "PCin", 31 0, L_000001d34fc26b90;  alias, 1 drivers
v000001d34fbc94f0_0 .var "PCout", 31 0;
v000001d34fbc9950_0 .net "clk", 0 0, L_000001d34fbcdce0;  alias, 1 drivers
v000001d34fbc9590_0 .net "rst", 0 0, v000001d34fbcba20_0;  alias, 1 drivers
    .scope S_000001d34fad4e00;
T_0 ;
    %wait E_000001d34faf7eb0;
    %load/vec4 v000001d34fbc8d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d34fbc8910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d34fbc9310_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001d34fbc8cd0_0;
    %load/vec4 v000001d34fbc9e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001d34fbc9310_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001d34fbc8cd0_0;
    %load/vec4 v000001d34fbc9e50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001d34fbc9310_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001d34fbc9310_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001d34fbc9310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001d34fbc8b90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001d34fbc8910_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d34fabd490;
T_1 ;
    %wait E_000001d34faf8d30;
    %load/vec4 v000001d34fbc9590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d34fbc94f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d34fbc9090_0;
    %assign/vec4 v000001d34fbc94f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d34faa4340;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34fb07d00_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d34fb07d00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d34fb07d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %load/vec4 v000001d34fb07d00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34fb07d00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fb09880, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d34faa40f0;
T_3 ;
    %wait E_000001d34faf86b0;
    %load/vec4 v000001d34fb097e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d34fb09740_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34fb09100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34fb092e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34fb094c0_0, 0;
    %assign/vec4 v000001d34fb082a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d34fb09740_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d34fb09560_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d34fb08ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d34fb09600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d34fb09100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d34fb092e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d34fb094c0_0, 0, 1;
    %store/vec4 v000001d34fb082a0_0, 0, 1;
    %load/vec4 v000001d34fb08700_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09740_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb082a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %load/vec4 v000001d34fb08660_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb082a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d34fb082a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb094c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb092e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb09100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34fb08ca0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d34fb09560_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d34fb869a0;
T_4 ;
    %wait E_000001d34faf8d30;
    %fork t_1, S_000001d34fb86b30;
    %jmp t_0;
    .scope S_000001d34fb86b30;
t_1 ;
    %load/vec4 v000001d34fbc8870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34fb08de0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d34fb08de0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d34fb08de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc9c70, 0, 4;
    %load/vec4 v000001d34fb08de0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34fb08de0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d34fbc9a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d34fbc9630_0;
    %load/vec4 v000001d34fbc9450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc9c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc9c70, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d34fb869a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d34fb869a0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34fbc8550_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d34fbc8550_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d34fbc8550_0;
    %ix/getv/s 4, v000001d34fbc8550_0;
    %load/vec4a v000001d34fbc9c70, 4;
    %ix/getv/s 4, v000001d34fbc8550_0;
    %load/vec4a v000001d34fbc9c70, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d34fbc8550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34fbc8550_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d34fa8d8c0;
T_6 ;
    %wait E_000001d34faf81f0;
    %load/vec4 v000001d34fbc89b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d34fbc9b30_0;
    %load/vec4 v000001d34fbc8f50_0;
    %add;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d34fbc9b30_0;
    %load/vec4 v000001d34fbc8f50_0;
    %sub;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d34fbc9b30_0;
    %load/vec4 v000001d34fbc8f50_0;
    %and;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d34fbc9b30_0;
    %load/vec4 v000001d34fbc8f50_0;
    %or;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d34fbc9b30_0;
    %load/vec4 v000001d34fbc8f50_0;
    %xor;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d34fbc9b30_0;
    %load/vec4 v000001d34fbc8f50_0;
    %or;
    %inv;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d34fbc9b30_0;
    %load/vec4 v000001d34fbc8f50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d34fbc8f50_0;
    %load/vec4 v000001d34fbc9b30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d34fbc9b30_0;
    %ix/getv 4, v000001d34fbc8f50_0;
    %shiftl 4;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d34fbc9b30_0;
    %ix/getv 4, v000001d34fbc8f50_0;
    %shiftr 4;
    %assign/vec4 v000001d34fbc9d10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d34fad4f90;
T_7 ;
    %wait E_000001d34faf8530;
    %load/vec4 v000001d34fbc9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d34fbc8ff0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d34fbc91d0, 4;
    %assign/vec4 v000001d34fbc8eb0_0, 0;
T_7.0 ;
    %load/vec4 v000001d34fbc8410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d34fbc9810_0;
    %ix/getv 3, v000001d34fbc8ff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d34fad4f90;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34fbc93b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001d34fbc93b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d34fbc93b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %load/vec4 v000001d34fbc93b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34fbc93b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34fbc91d0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d34fad4f90;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34fbc93b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d34fbc93b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d34fbc93b0_0;
    %load/vec4a v000001d34fbc91d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001d34fbc93b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d34fbc93b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34fbc93b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d34fb009b0;
T_10 ;
    %wait E_000001d34faf8d30;
    %load/vec4 v000001d34fbcaf80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d34fbca6c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d34fbca6c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d34fbca6c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d34fb00690;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d34fbcbfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d34fbcba20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d34fb00690;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d34fbcbfc0_0;
    %inv;
    %assign/vec4 v000001d34fbcbfc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d34fb00690;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d34fbcba20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d34fbcba20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001d34fbcb980_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
