# toy-pipelined-cpu
Pipelined CPU simulation with Verilog

## Design
![design](https://user-images.githubusercontent.com/20160685/120676630-33ba7a00-c4d1-11eb-8f57-ae46392b0af4.PNG)

## Result
- baseline     
![baseline](https://user-images.githubusercontent.com/20160685/120676645-361cd400-c4d1-11eb-84a7-cf44058ec79d.PNG)  
- result     
![result](https://user-images.githubusercontent.com/20160685/120676650-374e0100-c4d1-11eb-90f1-9a6ea4a79ee2.PNG)    
4.43 speed up (comparison with multi-cycle CPU baseline)

## Contributors
오창훈
이주용
