// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree file for Eswin EIC7702 SoC only active die0.
 *
 * Copyright 2024, Beijing ESWIN Computing Technology Co., Ltd.. All rights reserved.
 * SPDX-License-Identifier: GPL-2.0
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, version 2.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <https://www.gnu.org/licenses/>.
 */

/dts-v1/;

#define RTCCLK_FREQ		1000000
#define LSPCLK_FREQ		200000000

/* If wanna enable ECC capability of DDR, should reserve highest zone of 1/8 all space for it */
#define MEMORY_SIZE_H		0x4
#define MEMORY_SIZE_L		0x0
#define CMA_SIZE		0x20000000

#include "eswin-win2030-die0-soc.dtsi"
#include "eic7700-pinctrl.dtsi"
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/* Clock frequency (in Hz) of the PCB crystal for rtcclk */

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	model = "ESWIN EIC7700";
	compatible = "sifive,hifive-unmatched-a00", "sifive,fu740-c000",
			 "sifive,fu740", "eswin,eic7700";

	aliases {
		serial0 = &d0_uart0;
		ethernet0 = &d0_gmac0;
		ethernet1 = &d0_gmac1;
		rtc0 = &die0_rtc;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	cpus {
		timebase-frequency = <RTCCLK_FREQ>;
	};

	memory@59000000 {
		device_type = "memory";
		reg = <0x0 0x59000000 0x0 0x400000>;
		numa-node-id = <0>;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 MEMORY_SIZE_H MEMORY_SIZE_L>;
		numa-node-id = <0>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 CMA_SIZE>;
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x80000000 MEMORY_SIZE_H MEMORY_SIZE_L>;
			linux,cma-default;
		};

		npu0_reserved: sprammemory@59000000 {
			no-map;
			reg = <0x0 0x59000000 0x0 0x400000>;
		};

		g2d_4GB_boundary_reserved_4k {
			no-map;
			reg = <0x0 0xfffff000 0x0 0x1000>;
		};

		g2d_8GB_boundary_reserved_4k {
			no-map;
			reg = <0x1 0xfffff000 0x0 0x1000>;
		};

		g2d_12GB_boundary_reserved_4k {
			no-map;
			reg = <0x2 0xfffff000 0x0 0x1000>;
		};

		mmz_nid_0_part_0 {
			compatible = "eswin-reserve-memory";
			reg = <0x3 0x0 0x1 0x10000000>;
			no-map;
		};

		rpc_reserved:rpc_reserved@410000000 {
			reg = <0x4 0x10000000 0 0x1000>;
			no-map;
		};

		commu_reserved:commu_reserved@410001000 {
			reg = <0x4 0x10001000 0 0x10000>;
			no-map;
		};

		kernel_debug_reserved:kernel_debug_reserved@410011000 {
			reg = <0x4 0x10011000 0 0x100000>;
			no-map;
		};

		pgretire_reserved:pgretire_reserved@410111000 {
			reg = <0x4 0x10111000 0 0x100000>;
			no-map;
		};

		configs_reserved:configs_reserved@410211000 {
			reg = <0x4 0x10211000 0 0x1000>;
			no-map;
		};

		ipcm_vdev0vring0:vdev0vring0@410212000 {
			reg = <0x4 0x10212000 0 0x100000>;
			no-map;
		};

		ipcm_vdev0vring1:vdev0vring1@410312000 {
			reg = <0x4 0x10312000 0 0x100000>;
			no-map;
		};

		ipcm_vdev0buffer:vdev0buffer@410412000 {
			compatible = "shared-dma-pool";
			reg = <0x4 0x10412000 0 0x4000000>; // pre is rx
			no-map;
		};

		rsc_table0:rsc_table0@414412000 {
			reg = <0x4 0x14412000 0 0x100>;
			no-map;
		};

		share_memory {
			compatible = "cambr,shm";
			#address-cells = <2>;
			#size-cells = <2>;

			phys-base = <0x4 0x14412100>;
			virt-base = <0x4 0x14412100>;
			shm-size = <0xbbedf00>;
			reg = <0x4 0x14412100 0 0xbbedf00>;
			no-map;
		};
	};

	soc {
		d0_ipcm:ipcm@0 {
			compatible = "eswin,ipcm", "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			vf_id = <0>;
			numa-node-id = <0>;
			memory-region = <&ipcm_vdev0vring0>,<&ipcm_vdev0vring1>,<&ipcm_vdev0buffer>;
			interrupt-parent = <&plic0>;
			interrupts = <119>;
		};

		dev_smmu_cfg: smmu_cfg@0 {
			compatible = "riscv,dev_smmu_cfg";
			#size-cells = <2>;
			dma-ranges = <0x0 0x20000000 0x0 0xc0000000 0x0 0x40000000>;
			iommus = <&smmu0 WIN2030_SID_DEV_FOO_B>;
			iommu-map = <0x000000 &smmu0 0xff0000 0xffffff>;
			tbus = <WIN2030_TBUID_PCIE>;
			status = "okay";
			numa-node-id = <0>;
			dma-noncoherent;

			smmu_cfg_0: smmu_cfg0@0 {
			};
			smmu_cfg_1: smmu_cfg1@0 {
			};
		};
	};

};

&d0_clock {
	status = "okay";
};

&d0_reset {
	status = "okay";
};

&d0_pmu {
	status = "okay";
};

&ddr0 {
	status = "okay";
};

&ddr1 {
	status = "okay";
};

&smmu0 {
	status = "okay";
};

&smmu_pmu0 {
	status = "disabled";
};

&dev_foo_a {
	status = "okay";
};

&d0_cfg_noc {
	status = "okay";
};

&d0_llc_noc {
	status = "okay";
	stat,0 = "TracePort:ddr0_p0_req";
	stat,1 = "TracePort:ddr1_p0_req";
	//latency,0 = "TracePort:llcnoc_trans_probe";
	//pending,0 = "TracePort:llcnoc_trans_probe";
};

&d0_sys_noc {
	status = "okay";

	//eswin,DSPT-qos-owner;
	//eswin,NPU-qos-owner;
	//eswin,SPISLV_TBU3-qos-owner;

	stat,0 = "TracePort:ddr0_p1_req",
		 "InitFlow:mcput_snoc_mp/I/0";

	stat,1 = "TracePort:ddr0_p2_req",
		 "InitFlow:dspt_snoc/I/0",
		 "AddrBase:0x81000000", "AddrSize:0x30",
		 "Opcode:RdWrLockUrg", "Status:ReqRsp", "Length:0x8000", "Urgency:0x0";

	stat,2 = "TracePort:ddr1_p1_req",
		 "Status:Req", "AddrSize:0x28";

	stat,3 = "TracePort:ddr1_p2_req";

	latency,0 = "TracePort:sysnoc_trans_probe_0", "AddrSize:0x0";
	latency,1 = "TracePort:sysnoc_trans_probe_1","Mode:latency","AddrBase:0x82000000","AddrSize:0x28","Opcode:RdWr";
	//latency,2 = "TracePort:sysnoc_trans_probe_2";

	//pending,0 = "TracePort:sysnoc_trans_probe_0";
	//pending,1 = "TracePort:sysnoc_trans_probe_1","Mode:latency","AddrBase:0x82000000","AddrSize:0x0","Opcode:RdWr";
	pending,0 = "TracePort:sysnoc_trans_probe_2", "AddrSize:0x3";
};

&d0_media_noc {
	status = "okay";

	//eswin,GPU-qos-owner;
	//eswin,TBU2-qos-owner;
	//eswin,VC-qos-owner;

	stat,0 = "TracePort:ddr0_p3_req";
	stat,1 = "TracePort:ddr1_p3_req";
	//latency,0 = "TracePort:mnoc_trans_probe";
	//pending,0 = "TracePort:mnoc_trans_probe";
};

&d0_realtime_noc {
	status = "okay";

	//eswin,TBU0-qos-owner;
	//eswin,VO-qos-owner;

	stat,0 = "TracePort:ddr0_p4_req";
	stat,1 = "TracePort:ddr1_p4_req";
	//latency,0 = "TracePort:rnoc_trans_probe";
	//pending,0 = "TracePort:rnoc_trans_probe";
};

&d0_noc_wdt {
	status = "okay";
};

&d0_ipc_scpu {
	status = "okay";
};

&d0_lpcpu {
	status = "okay";
};

&pcie {
	status = "disabled";
};

&d0_npu{
	status = "disabled";
};

&d0_dsp_subsys {
	status = "disabled";
};

&d0_dsp0 {
	status = "disabled";
};

&d0_dsp1 {
	status = "disabled";
};

&d0_dsp2 {
	status = "disabled";
};

&d0_dsp3 {
	status = "disabled";
};

&gpu0 {
	status = "disabled";
};

&gc820 {
	status = "disabled";
};

&vdec0 {
	status = "okay";
};

&venc0 {
	status = "okay";
};

&video_output {
	status = "okay";
};

&dc {
	status = "okay";
	dc_out: port {
		#address-cells = <1>;
		#size-cells = <0>;
		dc_out_dsi: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&dsi_input>;
		};
		dc_out_dpi1: endpoint@1 {
			reg = <1>;
			remote-endpoint = <&vd_input>;
		};
		dc_out_hdmi: endpoint@2 {
			reg = <2>;
			remote-endpoint = <&hdmi_in_dc>;
		};
	};
};

&dc_test {
	status = "disabled";
};

&virtual_display {
	status = "okay";
	port {
		vd_input: endpoint {
			remote-endpoint = <&dc_out_dpi1>;
		};
	};
};

&dsi_output {
	status = "okay";
};

&dsi_controller {
	status = "okay";
	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			dsi_input: endpoint {
				remote-endpoint = <&dc_out_dsi>;
			};
		};
		port@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			mipi_dsi_out: endpoint {
				remote-endpoint = <&panel_in>;
			};
		};
	};

	dsi_panel:dsi_panel@0 {
		compatible = "eswin,generic-panel";
		reg = <0>;
		dsi,format = <0>; //RGB888:0, RGB666:1, RGB565:3
		dsi,lanes = <4>;
		port {
			panel_in: endpoint {
				remote-endpoint = <&mipi_dsi_out>;
			};
		};
	};
};

&dsi_panel {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio27_default &pinctrl_gpio106_default>;
	backlight0-gpios = <&porta 27 GPIO_ACTIVE_HIGH>;
	rst-gpios = <&portd 10 GPIO_ACTIVE_HIGH>;
};

&dw_hdmi {
	status = "okay";
	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			hdmi_in_dc: endpoint@0 {
				remote-endpoint = <&dc_out_hdmi>;
			};
		};
		port@2 {
			reg = <2>;
			hdmi_in_i2s: endpoint@1 {
				system-clock-frequency = <12288000>;
				remote-endpoint = <&d0_i2s0_endpoint>;
			};
		};
	};
};

&dw_hdmi_hdcp2 {
	status = "okay";
};

&d0_i2s0 {
	status = "okay";
	d0_i2s0_port: port {
		d0_i2s0_endpoint: endpoint {
			remote-endpoint = <&hdmi_in_i2s>;
			dai-format = "i2s";
		};
	};
};

&d0_i2s1 {
	status = "disabled";
};

&d0_i2s2 {
	status = "disabled";
};

&d0_graphcard0 {
	status = "disabled";
};

&d0_graphcard1 {
	status = "disabled";
};

&d0_graphcard2 {
	status = "okay";
	label = "HDMI Audio";
	dais = <&d0_i2s0_port>;
};

&isp_0 {
	status = "disabled";
};

&isp_1 {
	status = "disabled";
};

&dewarp {
	status = "disabled";
};

&mipi_dphy_rx {
	status = "okay";
};

&csi_dma0 {
	status = "okay";
};

&csi_dma1 {
	status = "disabled";
};

&csi2_0 {
	status = "okay";
};

&csi2_1 {
	status = "disabled";
};

&sdhci_emmc {
	/* emmc */
	status = "disabled";
	delay_code = <0x17>;
	drive-impedance-ohm = <50>;
	enable-cmd-pullup;
	enable-data-pullup;
	no-sdio;
	no-sd;
};

&sdio0 {
	/* sd card */
	status = "disabled";
	delay_code = <0x55>;
	drive-impedance-ohm = <33>;
	enable-cmd-pullup;
	enable-data-pullup;
	no-sdio;
	no-mmc;
};

&sdio1 {
	/* unused */
	status = "disabled";
};

&d0_gmac0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio15_default>;
	rst-gpios = <&porta 15 GPIO_ACTIVE_LOW>;
	eswin,rgmiisel = <&pinctrl 0x290 0x3>;
	eswin,led-cfgs = <0x6100 0xa40 0x420>;

	status = "disabled";
};

&d0_gmac1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio14_default>;
	rst-gpios = <&porta 14 GPIO_ACTIVE_LOW>;
	eswin,rgmiisel = <&pinctrl 0x294 0x3>;
	eswin,led-cfgs = <0x6100 0xa40 0x420>;

	status = "disabled";
};

&d0_sata {
	status = "disabled";
};

&d0_usbdrd3_0 {
	status = "okay";
};

&d0_usbdrd_dwc3_0 {
	status = "okay";
	dr_mode = "host";
	maximum-speed = "super-speed";
};

&d0_usbdrd3_1 {
	status = "okay";
};

&d0_usbdrd_dwc3_1 {
	status = "okay";
	dr_mode = "host";
	maximum-speed = "super-speed";
};

&d0_dmac0 {
	status = "okay";
};

&d0_aon_dmac {
	status = "okay";
};

&d0_uart0 {
	/* debug */
	status = "okay";
};

&d0_uart1 {
	/* RS232 DB9 */
	status = "okay";
};

&d0_uart2 {
	/* pin header */
	status = "okay";
};

&d0_uart3 {
	/* unused */
	status = "disabled";
};

&d0_uart4 {
	/* unused */
	status = "disabled";
};

&ssi0 {
	/* spi flash */
	status = "okay";
	num-cs = <2>;
	spi-flash@0 {
		compatible = "winbond,w25q128fw",
					"jedec,spi-nor";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <4800000>;
		rx-sample-delay-ns = <10>;
	};
	spi-flash@1 {
		compatible = "winbond,w25q128fw",
					"jedec,spi-nor";
		reg = <1>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <4800000>;
		rx-sample-delay-ns = <10>;
	};
};

&ssi1 {
	/* unused */
	status = "disabled";
};

&bootspi {
	/* spi flash */
	status = "okay";
	num-cs = <1>;
	cs-gpios = <&portd 0 GPIO_ACTIVE_LOW>;
	wp-gpios = <&portd 4 GPIO_ACTIVE_LOW>;
	spi-flash@0 {
		compatible = "winbond,w25q128jw",
					"jedec,spi-nor";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <4800000>;
		rx-sample-delay-ns = <10>;
	};
};

&d0_mbox0 {
	status = "okay";
};

#if 0
&d0_mbox1 {
	status = "okay";
};
#endif

&d0_mbox2 {
	status = "okay";
};

&d0_mbox3 {
	status = "okay";
};

&d0_mbox4 {
	status = "okay";
};

&d0_mbox5 {
	status = "okay";
};

&d0_mbox6 {
	status = "okay";
};

&d0_mbox7 {
	status = "okay";
};

&fan_control {
	status = "okay";
};

&d0_i2c0 {
	/* ina226x4 */
	status = "disabled";
	i2c-sda-hold-time-ns = <0x40>;
	ina226@45 {
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		label = "cpu_vdd";
		reg = <0x45>;
		shunt-resistor = <1000>;
	};
	ina226@44 {
			compatible = "ti,ina226";
			#io-channel-cells = <1>;
			label = "soc_vdd";
			reg = <0x44>;
			shunt-resistor = <1000>;
		};
	ina226@41 {
			compatible = "ti,ina226";
			#io-channel-cells = <1>;
			label = "lpddr_vdd";
			reg = <0x41>;
			shunt-resistor = <1000>;
		};
	ina226@48 {
			compatible = "ti,ina226";
			#io-channel-cells = <1>;
			label = "dc_vdd";
			reg = <0x48>;
			shunt-resistor = <1000>;
		};
};

&d0_i2c1 {
	/* NPU Power Control */
	status = "disabled";
	tps549d22@10 {
		compatible = "ti,tps549d22";
		reg = <0x10>;
		eswin,regulator_default-microvolt=<1000000>;
		label = "npu_vdd";
		regulators{
			npu_vcc1:npu_svcc{
				regulator-name="NPU_SVCC";
				regulator-min-microvolt=<700000>;
				regulator-max-microvolt=<1120000>;
				regulator-min-microamp=<20000000>;
				regulator-max-microamp=<40000000>;
				regulator-ov-protection-microvolt=<1100000>;
			};
		};
	};
};

&d0_i2c2 {
	status = "disabled";
	tmp102@48 {
		compatible = "ti,tmp102";
		reg = <0x48>;
		label = "d0_board_tmp";
		#thermal-sensor-cells = <1>;
	};
};

&d0_i2c3 {
	/* d2d serdes */
	status = "disabled";
};

&d0_i2c4 {
	/* SMBUS */
	status = "disabled";
};

&d0_i2c5 {
	/* AT24C02C EEPROM */
	status = "disabled";
	eswin,syscfg = <&d0_sys_con 0x3C0 16>;
	eeprom@50 {
		compatible = "atmel,24c02";
		reg = <0x50>;
	};
};

&d0_i2c6 {
	/* unused */
	status = "disabled";
};

&d0_i2c7 {
	/* unused */
	status = "disabled";
};

&d0_i2c8 {
	/* unused */
	status = "disabled";
};

&d0_i2c9 {
	/* unused */
	status = "disabled";
};

#if 0
&d0_i2c10 {
	/* ads1115 */
	status = "disabled";
};
#endif

&d0_aon_i2c0 {
    status = "disabled";
};

&d0_aon_i2c1 {

	status = "disabled";
};

&pwm0 {
	/* fan */
	status = "okay";
};

&pvt0 {
	status = "okay";
};

&pvt1 {
	status = "okay";
};

&wdt0 {
	status = "disabled";
};

&wdt1 {
	status = "disabled";
};

&wdt2 {
	status = "disabled";
};

&wdt3 {
	status = "disabled";
};

&die0_rtc {
	status = "okay";
};

&timer0 {
	status = "okay";
};

&timer1 {
	status = "okay";
};

&timer2 {
	status = "okay";
};

&timer3 {
	status = "okay";
};

&pinctrl {
	status = "okay";
};

/* GPIO Function Description

	gpio0   : pcie prstn(I)
	gpio11  : tmp alert(I)
	gpio13  : tf card detect(I)
	gpio14  : gphy1 resetn(O)
	gpio15  : gphy0 resetn(O)
	gpio18  : ina226 alert(I)
	gpio20  : lcd touch int(I)
	gpio21  : head phone plug/unplug detection2(I)
	gpio27  : black light pwr_en(O)
	gpio28  : head phone plug/unplug detection1(I)
	gpio68  : fan pwm(O)
	gpio69  : fan touch(I)
	gpio92  : frex gp0(O)
	gpio93  : frex gp1(O)
	gpio106 : mipi dsi resetn(O)
	gpio111 : lcd touch resetn(O)
*/

&gpio0 {
	status = "okay";
};
&dev_llc_d0{
	/* apply_npu_1G_freq; */
	npu-supply=<&npu_vcc1>;
	status = "disabled";
};
