Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\groven\Desktop\lab371\lab4\workingdirectory\nios2_tutorial.qsys --block-symbol-file --output-directory=C:\Users\groven\Desktop\lab371\lab4\workingdirectory\nios2_tutorial --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading workingdirectory/nios2_tutorial.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\groven\Desktop\lab371\lab4\workingdirectory\nios2_tutorial.qsys --synthesis=VERILOG --output-directory=C:\Users\groven\Desktop\lab371\lab4\workingdirectory\nios2_tutorial\synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading workingdirectory/nios2_tutorial.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_tutorial: Generating nios2_tutorial "nios2_tutorial" for QUARTUS_SYNTH
Info: nios2_tutorial: Done "nios2_tutorial" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
