// Seed: 1853075875
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input supply0 id_9
    , id_12,
    input wor id_10
);
  assign id_6 = id_2;
endmodule
module module_1 (
    output wor id_0
    , id_19,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    output wor id_5,
    output logic id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wire id_9,
    input logic id_10,
    output wor id_11
    , id_20,
    output wire id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output supply0 id_16,
    input supply0 id_17
);
  reg  id_21;
  wire id_22;
  reg  id_23 = 1;
  module_0(
      id_2, id_15, id_2, id_12, id_11, id_0, id_13, id_11, id_2, id_9, id_14
  );
  always @(posedge id_19 or posedge 1) begin
    id_23 <= 1'd0;
    id_23 <= id_10;
    id_22 -= id_17 - (1);
    id_6 <= 1 * 1'b0;
  end
  always @(posedge 1 - 1) begin
    id_21 <= 1'b0;
  end
  and (
      id_11,
      id_3,
      id_20,
      id_8,
      id_21,
      id_10,
      id_22,
      id_19,
      id_15,
      id_23,
      id_1,
      id_2,
      id_17,
      id_4,
      id_9
  );
  assign id_5 = 1'b0;
endmodule
