INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/ascii_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/dFilpflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dFlipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/divClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/hexTo7Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/single_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/thai_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thai_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/Display_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/clk_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/new/memory_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_array_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_system_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/vga_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_tb
