Protel Design System Design Rule Check
PCB File : E:\My_Project\Weapon_of_Aphelios\2.HARDWARE\PCB\Weapon_of_Aphelios\Weapon_of_Aphelios.PcbDoc
Date     : 2023/3/10
Time     : 10:32:18

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (InComponent('U1')),(InComponent('U1'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=20mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.75mil < 10mil) Between Pad SW3-1(2518.74mil,1270mil) on Multi-Layer And Pad SW3-2(2440mil,1270mil) on Multi-Layer [Top Solder] Mask Sliver [7.75mil] / [Bottom Solder] Mask Sliver [7.75mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.785mil < 10mil) Between Pad SW3-1(2518.74mil,1270mil) on Multi-Layer And Pad SW3-5(2603.39mil,1270mil) on Multi-Layer [Top Solder] Mask Sliver [5.785mil] / [Bottom Solder] Mask Sliver [5.785mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.75mil < 10mil) Between Pad SW3-2(2440mil,1270mil) on Multi-Layer And Pad SW3-3(2361.26mil,1270mil) on Multi-Layer [Top Solder] Mask Sliver [7.75mil] / [Bottom Solder] Mask Sliver [7.75mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.785mil < 10mil) Between Pad SW3-3(2361.26mil,1270mil) on Multi-Layer And Pad SW3-4(2276.61mil,1270mil) on Multi-Layer [Top Solder] Mask Sliver [5.785mil] / [Bottom Solder] Mask Sliver [5.785mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad U1-1(1925mil,2423.74mil) on Top Layer And Pad U1-48(1978.15mil,2476.89mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad U1-12(1925mil,2207.205mil) on Top Layer And Pad U1-13(1978.15mil,2154.055mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad U1-24(2194.685mil,2154.055mil) on Top Layer And Pad U1-25(2247.835mil,2207.205mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad U1-36(2247.835mil,2423.74mil) on Top Layer And Pad U1-37(2194.685mil,2476.89mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB1-A5(2039.685mil,1440.71mil) on Bottom Layer And Pad USB1-B5(2000.315mil,1440.71mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.632mil < 10mil) Between Pad USB1-A5(2039.685mil,1440.71mil) on Bottom Layer And Pad USB1-B9(2079.845mil,1440.71mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.632mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.632mil < 10mil) Between Pad USB1-A9(1960.155mil,1440.71mil) on Bottom Layer And Pad USB1-B5(2000.315mil,1440.71mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.632mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.955mil < 10mil) Between Pad USB1-B12(2128.265mil,1440.71mil) on Bottom Layer And Pad USB1-B9(2079.845mil,1440.71mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.955mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1370mil,2705mil) from Top Layer to Bottom Layer And Via (1370mil,2735mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1370mil,2735mil) from Top Layer to Bottom Layer And Via (1370mil,2765mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1370mil,2765mil) from Top Layer to Bottom Layer And Via (1370mil,2795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1530mil,2980mil) from Top Layer to Bottom Layer And Via (1560mil,2980mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1560mil,2980mil) from Top Layer to Bottom Layer And Via (1590mil,2980mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1630mil,2705mil) from Top Layer to Bottom Layer And Via (1630mil,2735mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1630mil,2735mil) from Top Layer to Bottom Layer And Via (1630mil,2765mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1825mil,2980mil) from Top Layer to Bottom Layer And Via (1855mil,2980mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1905mil,2705mil) from Top Layer to Bottom Layer And Via (1905mil,2735mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1905mil,2735mil) from Top Layer to Bottom Layer And Via (1905mil,2765mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1905mil,2765mil) from Top Layer to Bottom Layer And Via (1905mil,2795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2045mil,2980mil) from Top Layer to Bottom Layer And Via (2075mil,2980mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2075mil,2980mil) from Top Layer to Bottom Layer And Via (2105mil,2980mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2180mil,2705mil) from Top Layer to Bottom Layer And Via (2180mil,2735mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2180mil,2765mil) from Top Layer to Bottom Layer And Via (2180mil,2795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2595mil,2975mil) from Top Layer to Bottom Layer And Via (2625mil,2975mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
Rule Violations :28

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.835mil < 10mil) Between Arc (1426.58mil,2836.895mil) on Top Overlay And Pad LED1-1(1460.04mil,2858.545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1453mil,2741mil) on Top Overlay And Pad C4-2(1460mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1454.5mil,2758.5mil) on Top Overlay And Pad C4-2(1460mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1473.5mil,2423.5mil) on Top Overlay And Pad C2-1(1485mil,2415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1475.5mil,2354.5mil) on Top Overlay And Pad C2-2(1484mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1493mil,2353mil) on Top Overlay And Pad C2-2(1484mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (1496mil,2424mil) on Top Overlay And Pad C2-1(1485mil,2415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1523.5mil,2760.5mil) on Top Overlay And Pad C4-1(1515mil,2749mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (1524mil,2738mil) on Top Overlay And Pad C4-1(1515mil,2749mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1606.5mil,2508.5mil) on Top Overlay And Pad C1-1(1615mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1606mil,2531mil) on Top Overlay And Pad C1-1(1615mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1608.5mil,2273.5mil) on Top Overlay And Pad C3-1(1620mil,2265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1610.5mil,2204.5mil) on Top Overlay And Pad C3-2(1619mil,2210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1628mil,2203mil) on Top Overlay And Pad C3-2(1619mil,2210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (1631mil,2274mil) on Top Overlay And Pad C3-1(1620mil,2265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1658.8mil,1716.2mil) on Bottom Overlay And Pad C19-1(1670.3mil,1724.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1660.8mil,1785.2mil) on Bottom Overlay And Pad C19-2(1669.3mil,1779.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1675.5mil,2510.5mil) on Top Overlay And Pad C1-2(1670mil,2519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1677mil,2528mil) on Top Overlay And Pad C1-2(1670mil,2519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1678.3mil,1786.7mil) on Bottom Overlay And Pad C19-2(1669.3mil,1779.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1681.3mil,1715.7mil) on Bottom Overlay And Pad C19-1(1670.3mil,1724.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.835mil < 10mil) Between Arc (1691.58mil,2836.895mil) on Top Overlay And Pad LED2-1(1725.04mil,2858.545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1718mil,2741mil) on Top Overlay And Pad C5-2(1725mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1719.5mil,2758.5mil) on Top Overlay And Pad C5-2(1725mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1728.8mil,1716.2mil) on Bottom Overlay And Pad C18-1(1740.3mil,1724.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1730.8mil,1785.2mil) on Bottom Overlay And Pad C18-2(1739.3mil,1779.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1748.3mil,1786.7mil) on Bottom Overlay And Pad C18-2(1739.3mil,1779.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1751.3mil,1715.7mil) on Bottom Overlay And Pad C18-1(1740.3mil,1724.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1769.5mil,2273.5mil) on Top Overlay And Pad C12-1(1781mil,2265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1769.5mil,2568.5mil) on Top Overlay And Pad C13-1(1781mil,2560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1771.3mil,1637.7mil) on Bottom Overlay And Pad C20-1(1780.3mil,1648.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1771.5mil,2204.5mil) on Top Overlay And Pad C12-2(1780mil,2210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1771.5mil,2499.5mil) on Top Overlay And Pad C13-2(1780mil,2505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1771.8mil,1660.2mil) on Bottom Overlay And Pad C20-1(1780.3mil,1648.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1788.5mil,2760.5mil) on Top Overlay And Pad C5-1(1780mil,2749mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1789mil,2203mil) on Top Overlay And Pad C12-2(1780mil,2210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1789mil,2498mil) on Top Overlay And Pad C13-2(1780mil,2505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (1789mil,2738mil) on Top Overlay And Pad C5-1(1780mil,2749mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (1792mil,2274mil) on Top Overlay And Pad C12-1(1781mil,2265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (1792mil,2569mil) on Top Overlay And Pad C13-1(1781mil,2560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1799.8mil,1716.2mil) on Bottom Overlay And Pad C16-1(1811.3mil,1724.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1801.8mil,1785.2mil) on Bottom Overlay And Pad C16-2(1810.3mil,1779.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1819.3mil,1786.7mil) on Bottom Overlay And Pad C16-2(1810.3mil,1779.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (1822.3mil,1715.7mil) on Bottom Overlay And Pad C16-1(1811.3mil,1724.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1840.8mil,1658.2mil) on Bottom Overlay And Pad C20-2(1835.3mil,1649.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1842.3mil,1640.7mil) on Bottom Overlay And Pad C20-2(1835.3mil,1649.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (1966.075mil,2646.925mil) on Top Overlay And Pad C9-1(1977.575mil,2638.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.835mil < 10mil) Between Arc (1966.58mil,2836.895mil) on Top Overlay And Pad LED3-1(2000.04mil,2858.545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1968.075mil,2577.925mil) on Top Overlay And Pad C9-2(1976.575mil,2583.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1985.575mil,2576.425mil) on Top Overlay And Pad C9-2(1976.575mil,2583.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (1988.575mil,2647.425mil) on Top Overlay And Pad C9-1(1977.575mil,2638.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (1993mil,2741mil) on Top Overlay And Pad C6-2(2000mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (1994.5mil,2758.5mil) on Top Overlay And Pad C6-2(2000mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2063.5mil,2760.5mil) on Top Overlay And Pad C6-1(2055mil,2749mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (2064mil,2738mil) on Top Overlay And Pad C6-1(2055mil,2749mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Arc (2139.3mil,1853.8mil) on Bottom Overlay And Pad U3-1(2139.3mil,1824.7mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2146.5mil,2024.5mil) on Top Overlay And Pad C11-1(2155mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (2146mil,2047mil) on Top Overlay And Pad C11-1(2155mil,2036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (2215.5mil,2026.5mil) on Top Overlay And Pad C11-2(2210mil,2035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (2217mil,2044mil) on Top Overlay And Pad C11-2(2210mil,2035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.835mil < 10mil) Between Arc (2241.58mil,2836.895mil) on Top Overlay And Pad LED4-1(2275.04mil,2858.545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (2268mil,2742mil) on Top Overlay And Pad C7-2(2275mil,2751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (2269.5mil,2759.5mil) on Top Overlay And Pad C7-2(2275mil,2751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (2278mil,1874mil) on Bottom Overlay And Pad C17-2(2285mil,1865mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (2279.5mil,1856.5mil) on Bottom Overlay And Pad C17-2(2285mil,1865mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (2313mil,2509mil) on Bottom Overlay And Pad C14-1(2324mil,2500mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2314.5mil,2241.5mil) on Bottom Overlay And Pad C15-1(2326mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (2316.5mil,2310.5mil) on Bottom Overlay And Pad C15-2(2325mil,2305mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (2316mil,2438mil) on Bottom Overlay And Pad C14-2(2325mil,2445mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (2333.5mil,2439.5mil) on Bottom Overlay And Pad C14-2(2325mil,2445mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (2334mil,2312mil) on Bottom Overlay And Pad C15-2(2325mil,2305mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2335.5mil,2508.5mil) on Bottom Overlay And Pad C14-1(2324mil,2500mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (2337mil,2241mil) on Bottom Overlay And Pad C15-1(2326mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2338.5mil,2761.5mil) on Top Overlay And Pad C7-1(2330mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (2339mil,2739mil) on Top Overlay And Pad C7-1(2330mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2348.5mil,1854.5mil) on Bottom Overlay And Pad C17-1(2340mil,1866mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (2349mil,1877mil) on Bottom Overlay And Pad C17-1(2340mil,1866mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Arc (2369mil,2401mil) on Top Overlay And Pad C10-1(2380mil,2410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (2372mil,2472mil) on Top Overlay And Pad C10-2(2381mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (2389.5mil,2470.5mil) on Top Overlay And Pad C10-2(2381mil,2465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2391.5mil,2401.5mil) on Top Overlay And Pad C10-1(2380mil,2410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2446.984mil,2030mil) on Bottom Overlay And Pad EC1-1(2358.748mil,2030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2446.984mil,2030mil) on Bottom Overlay And Pad EC1-2(2535mil,2030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.835mil < 10mil) Between Arc (2516.58mil,2836.895mil) on Top Overlay And Pad LED5-1(2550.04mil,2858.545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Arc (2543mil,2742mil) on Top Overlay And Pad C8-2(2550mil,2751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.058mil < 10mil) Between Arc (2544.5mil,2759.5mil) on Top Overlay And Pad C8-2(2550mil,2751mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (2613.5mil,2761.5mil) on Top Overlay And Pad C8-1(2605mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Arc (2614mil,2739mil) on Top Overlay And Pad C8-1(2605mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2417.787mil,2010.315mil) (2476.118mil,2049.685mil) on Bottom Overlay And Pad EC1-1(2358.748mil,2030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2417.787mil,2010.315mil) (2476.118mil,2049.685mil) on Bottom Overlay And Pad EC1-2(2535mil,2030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C10-1(2380mil,2410mil) on Top Layer And Track (2352mil,2400mil)(2352mil,2423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C10-1(2380mil,2410mil) on Top Layer And Track (2370mil,2384mil)(2390mil,2384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C10-2(2381mil,2465mil) on Top Layer And Track (2353mil,2452mil)(2353mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C10-2(2381mil,2465mil) on Top Layer And Track (2370mil,2491mil)(2390mil,2491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C1-1(1615mil,2520mil) on Top Layer And Track (1589mil,2510mil)(1589mil,2530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C1-1(1615mil,2520mil) on Top Layer And Track (1605mil,2548mil)(1628mil,2548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C11-1(2155mil,2036mil) on Top Layer And Track (2129mil,2026mil)(2129mil,2046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C11-1(2155mil,2036mil) on Top Layer And Track (2145mil,2064mil)(2168mil,2064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C11-2(2210mil,2035mil) on Top Layer And Track (2197mil,2063mil)(2215mil,2063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C11-2(2210mil,2035mil) on Top Layer And Track (2236mil,2026mil)(2236mil,2046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C1-2(1670mil,2519mil) on Top Layer And Track (1657mil,2547mil)(1675mil,2547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C1-2(1670mil,2519mil) on Top Layer And Track (1696mil,2510mil)(1696mil,2530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C12-1(1781mil,2265mil) on Top Layer And Track (1771mil,2291mil)(1791mil,2291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C12-1(1781mil,2265mil) on Top Layer And Track (1809mil,2252mil)(1809mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C12-2(1780mil,2210mil) on Top Layer And Track (1771mil,2184mil)(1791mil,2184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C12-2(1780mil,2210mil) on Top Layer And Track (1808mil,2205mil)(1808mil,2223mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C13-1(1781mil,2560mil) on Top Layer And Track (1771mil,2586mil)(1791mil,2586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C13-1(1781mil,2560mil) on Top Layer And Track (1809mil,2547mil)(1809mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C13-2(1780mil,2505mil) on Top Layer And Track (1771mil,2479mil)(1791mil,2479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C13-2(1780mil,2505mil) on Top Layer And Track (1808mil,2500mil)(1808mil,2518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C14-1(2324mil,2500mil) on Bottom Layer And Track (2296mil,2487mil)(2296mil,2510mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C14-1(2324mil,2500mil) on Bottom Layer And Track (2314mil,2526mil)(2334mil,2526mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C14-2(2325mil,2445mil) on Bottom Layer And Track (2297mil,2440mil)(2297mil,2458mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C14-2(2325mil,2445mil) on Bottom Layer And Track (2314mil,2419mil)(2334mil,2419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C15-1(2326mil,2250mil) on Bottom Layer And Track (2316mil,2224mil)(2336mil,2224mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C15-1(2326mil,2250mil) on Bottom Layer And Track (2354mil,2240mil)(2354mil,2263mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C15-2(2325mil,2305mil) on Bottom Layer And Track (2316mil,2331mil)(2336mil,2331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C15-2(2325mil,2305mil) on Bottom Layer And Track (2353mil,2292mil)(2353mil,2310mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C16-1(1811.3mil,1724.7mil) on Bottom Layer And Track (1801.3mil,1698.7mil)(1821.3mil,1698.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C16-1(1811.3mil,1724.7mil) on Bottom Layer And Track (1839.3mil,1714.7mil)(1839.3mil,1737.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C16-2(1810.3mil,1779.7mil) on Bottom Layer And Track (1801.3mil,1805.7mil)(1821.3mil,1805.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C16-2(1810.3mil,1779.7mil) on Bottom Layer And Track (1838.3mil,1766.7mil)(1838.3mil,1784.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C17-1(2340mil,1866mil) on Bottom Layer And Track (2327mil,1894mil)(2350mil,1894mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C17-1(2340mil,1866mil) on Bottom Layer And Track (2366mil,1856mil)(2366mil,1876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C17-2(2285mil,1865mil) on Bottom Layer And Track (2259mil,1856mil)(2259mil,1876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C17-2(2285mil,1865mil) on Bottom Layer And Track (2280mil,1893mil)(2298mil,1893mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C18-1(1740.3mil,1724.7mil) on Bottom Layer And Track (1730.3mil,1698.7mil)(1750.3mil,1698.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C18-1(1740.3mil,1724.7mil) on Bottom Layer And Track (1768.3mil,1714.7mil)(1768.3mil,1737.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C18-2(1739.3mil,1779.7mil) on Bottom Layer And Track (1730.3mil,1805.7mil)(1750.3mil,1805.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C18-2(1739.3mil,1779.7mil) on Bottom Layer And Track (1767.3mil,1766.7mil)(1767.3mil,1784.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C19-1(1670.3mil,1724.7mil) on Bottom Layer And Track (1660.3mil,1698.7mil)(1680.3mil,1698.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C19-1(1670.3mil,1724.7mil) on Bottom Layer And Track (1698.3mil,1714.7mil)(1698.3mil,1737.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C19-2(1669.3mil,1779.7mil) on Bottom Layer And Track (1660.3mil,1805.7mil)(1680.3mil,1805.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C19-2(1669.3mil,1779.7mil) on Bottom Layer And Track (1697.3mil,1766.7mil)(1697.3mil,1784.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C20-1(1780.3mil,1648.7mil) on Bottom Layer And Track (1754.3mil,1638.7mil)(1754.3mil,1658.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C20-1(1780.3mil,1648.7mil) on Bottom Layer And Track (1770.3mil,1620.7mil)(1793.3mil,1620.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C20-2(1835.3mil,1649.7mil) on Bottom Layer And Track (1822.3mil,1621.7mil)(1840.3mil,1621.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C20-2(1835.3mil,1649.7mil) on Bottom Layer And Track (1861.3mil,1638.7mil)(1861.3mil,1658.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C2-1(1485mil,2415mil) on Top Layer And Track (1475mil,2441mil)(1495mil,2441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C2-1(1485mil,2415mil) on Top Layer And Track (1513mil,2402mil)(1513mil,2425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C2-2(1484mil,2360mil) on Top Layer And Track (1475mil,2334mil)(1495mil,2334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C2-2(1484mil,2360mil) on Top Layer And Track (1512mil,2355mil)(1512mil,2373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C3-1(1620mil,2265mil) on Top Layer And Track (1610mil,2291mil)(1630mil,2291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C3-1(1620mil,2265mil) on Top Layer And Track (1648mil,2252mil)(1648mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C3-2(1619mil,2210mil) on Top Layer And Track (1610mil,2184mil)(1630mil,2184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C3-2(1619mil,2210mil) on Top Layer And Track (1647mil,2205mil)(1647mil,2223mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C4-1(1515mil,2749mil) on Top Layer And Track (1502mil,2721mil)(1525mil,2721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C4-1(1515mil,2749mil) on Top Layer And Track (1541mil,2739mil)(1541mil,2759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C4-2(1460mil,2750mil) on Top Layer And Track (1434mil,2739mil)(1434mil,2759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C4-2(1460mil,2750mil) on Top Layer And Track (1455mil,2722mil)(1473mil,2722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C5-1(1780mil,2749mil) on Top Layer And Track (1767mil,2721mil)(1790mil,2721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C5-1(1780mil,2749mil) on Top Layer And Track (1806mil,2739mil)(1806mil,2759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C5-2(1725mil,2750mil) on Top Layer And Track (1699mil,2739mil)(1699mil,2759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C5-2(1725mil,2750mil) on Top Layer And Track (1720mil,2722mil)(1738mil,2722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C6-1(2055mil,2749mil) on Top Layer And Track (2042mil,2721mil)(2065mil,2721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C6-1(2055mil,2749mil) on Top Layer And Track (2081mil,2739mil)(2081mil,2759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C6-2(2000mil,2750mil) on Top Layer And Track (1974mil,2739mil)(1974mil,2759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C6-2(2000mil,2750mil) on Top Layer And Track (1995mil,2722mil)(2013mil,2722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C7-1(2330mil,2750mil) on Top Layer And Track (2317mil,2722mil)(2340mil,2722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C7-1(2330mil,2750mil) on Top Layer And Track (2356mil,2740mil)(2356mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C7-2(2275mil,2751mil) on Top Layer And Track (2249mil,2740mil)(2249mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C7-2(2275mil,2751mil) on Top Layer And Track (2270mil,2723mil)(2288mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C8-1(2605mil,2750mil) on Top Layer And Track (2592mil,2722mil)(2615mil,2722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C8-1(2605mil,2750mil) on Top Layer And Track (2631mil,2740mil)(2631mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C8-2(2550mil,2751mil) on Top Layer And Track (2524mil,2740mil)(2524mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C8-2(2550mil,2751mil) on Top Layer And Track (2545mil,2723mil)(2563mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C9-1(1977.575mil,2638.425mil) on Top Layer And Track (1967.575mil,2664.425mil)(1987.575mil,2664.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C9-1(1977.575mil,2638.425mil) on Top Layer And Track (2005.575mil,2625.425mil)(2005.575mil,2648.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C9-2(1976.575mil,2583.425mil) on Top Layer And Track (1967.575mil,2557.425mil)(1987.575mil,2557.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad C9-2(1976.575mil,2583.425mil) on Top Layer And Track (2004.575mil,2578.425mil)(2004.575mil,2596.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D1-A(1945.3mil,2024.7mil) on Bottom Layer And Track (1886.245mil,1955.802mil)(2024.04mil,1955.802mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D1-A(1945.3mil,2024.7mil) on Bottom Layer And Track (1886.245mil,2093.598mil)(2024.04mil,2093.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D1-K(2145.3mil,2024.7mil) on Bottom Layer And Track (2072.56mil,2093.598mil)(2173.457mil,2093.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D1-K(2145.3mil,2024.7mil) on Bottom Layer And Track (2073.402mil,1955.802mil)(2174.3mil,1955.802mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D1-K(2145.3mil,2024.7mil) on Bottom Layer And Track (2173.457mil,2093.598mil)(2182.56mil,2093.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D1-K(2145.3mil,2024.7mil) on Bottom Layer And Track (2174.3mil,1955.802mil)(2183.402mil,1955.802mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.468mil < 10mil) Between Pad D1-K(2145.3mil,2024.7mil) on Bottom Layer And Track (2182.56mil,2093.598mil)(2204.457mil,2071.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad D1-K(2145.3mil,2024.7mil) on Bottom Layer And Track (2183.402mil,1955.802mil)(2205.3mil,1977.7mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D2-A(1620.3mil,1336.305mil) on Top Layer And Track (1592.3mil,1300.305mil)(1646.3mil,1300.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-A(1620.3mil,1336.305mil) on Top Layer And Track (1592.3mil,1301.305mil)(1592.3mil,1354.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad D2-A(1620.3mil,1336.305mil) on Top Layer And Track (1646.3mil,1300.305mil)(1648.3mil,1300.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-A(1620.3mil,1336.305mil) on Top Layer And Track (1648.3mil,1300.305mil)(1648.3mil,1354.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-K(1620.3mil,1406.305mil) on Top Layer And Track (1592.3mil,1388.305mil)(1592.3mil,1442.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-K(1620.3mil,1406.305mil) on Top Layer And Track (1648.3mil,1388.305mil)(1648.3mil,1443.556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D3-A(2490mil,2500mil) on Bottom Layer And Track (2421.102mil,2421.26mil)(2421.102mil,2559.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D3-A(2490mil,2500mil) on Bottom Layer And Track (2558.898mil,2421.26mil)(2558.898mil,2559.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D3-K(2490mil,2300mil) on Bottom Layer And Track (2421.102mil,2261.898mil)(2421.102mil,2271mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad D3-K(2490mil,2300mil) on Bottom Layer And Track (2421.102mil,2261.898mil)(2443mil,2240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D3-K(2490mil,2300mil) on Bottom Layer And Track (2421.102mil,2271mil)(2421.102mil,2371.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.468mil < 10mil) Between Pad D3-K(2490mil,2300mil) on Bottom Layer And Track (2537mil,2240.843mil)(2558.898mil,2262.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D3-K(2490mil,2300mil) on Bottom Layer And Track (2558.898mil,2262.74mil)(2558.898mil,2271.843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D3-K(2490mil,2300mil) on Bottom Layer And Track (2558.898mil,2271.843mil)(2558.898mil,2372.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D4-A(2545mil,1775mil) on Bottom Layer And Track (2476.102mil,1696.26mil)(2476.102mil,1834.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D4-A(2545mil,1775mil) on Bottom Layer And Track (2613.898mil,1696.26mil)(2613.898mil,1834.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D4-K(2545mil,1575mil) on Bottom Layer And Track (2476.102mil,1536.898mil)(2476.102mil,1546mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad D4-K(2545mil,1575mil) on Bottom Layer And Track (2476.102mil,1536.898mil)(2498mil,1515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D4-K(2545mil,1575mil) on Bottom Layer And Track (2476.102mil,1546mil)(2476.102mil,1646.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.468mil < 10mil) Between Pad D4-K(2545mil,1575mil) on Bottom Layer And Track (2592mil,1515.843mil)(2613.898mil,1537.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D4-K(2545mil,1575mil) on Bottom Layer And Track (2613.898mil,1537.74mil)(2613.898mil,1546.843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D4-K(2545mil,1575mil) on Bottom Layer And Track (2613.898mil,1546.843mil)(2613.898mil,1647.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D5-A(1695.044mil,1336.3mil) on Top Layer And Track (1667.044mil,1300.3mil)(1721.044mil,1300.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D5-A(1695.044mil,1336.3mil) on Top Layer And Track (1667.044mil,1301.3mil)(1667.044mil,1354.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad D5-A(1695.044mil,1336.3mil) on Top Layer And Track (1721.044mil,1300.3mil)(1723.044mil,1300.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D5-A(1695.044mil,1336.3mil) on Top Layer And Track (1723.044mil,1300.3mil)(1723.044mil,1354.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D5-K(1695.044mil,1406.3mil) on Top Layer And Track (1667.044mil,1388.3mil)(1667.044mil,1442.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D5-K(1695.044mil,1406.3mil) on Top Layer And Track (1723.044mil,1388.3mil)(1723.044mil,1443.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.989mil < 10mil) Between Pad EC1-1(2358.748mil,2030mil) on Bottom Layer And Text "+" (2376.26mil,2099.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC1-1(2358.748mil,2030mil) on Bottom Layer And Track (2342.732mil,1962.787mil)(2342.732mil,2097.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad EC1-2(2535mil,2030mil) on Bottom Layer And Track (2551.331mil,1925.512mil)(2551.331mil,2134.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad L1-1(1730mil,2062.83mil) on Bottom Layer And Track (1649.291mil,2078.583mil)(1671.687mil,2078.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad L1-1(1730mil,2062.83mil) on Bottom Layer And Track (1788.313mil,2078.583mil)(1810.709mil,2078.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad L1-2(1730mil,1917.17mil) on Bottom Layer And Track (1649.291mil,1901.417mil)(1671.687mil,1901.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad L1-2(1730mil,1917.17mil) on Bottom Layer And Track (1788.313mil,1901.417mil)(1810.709mil,1901.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED1-1(1460.04mil,2858.545mil) on Top Layer And Track (1426.573mil,2856.573mil)(1426.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED1-1(1460.04mil,2858.545mil) on Top Layer And Track (1426.573mil,2856.573mil)(1431.287mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED1-1(1460.04mil,2858.545mil) on Top Layer And Track (1494.698mil,2856.573mil)(1555.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED1-2(1589.96mil,2858.545mil) on Top Layer And Track (1494.698mil,2856.573mil)(1555.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED1-2(1589.96mil,2858.545mil) on Top Layer And Track (1618.709mil,2856.573mil)(1623.423mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED1-2(1589.96mil,2858.545mil) on Top Layer And Track (1623.423mil,2856.573mil)(1623.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED1-3(1589.96mil,3051.455mil) on Top Layer And Track (1494.698mil,3053.423mil)(1555.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED1-3(1589.96mil,3051.455mil) on Top Layer And Track (1595.856mil,3010.118mil)(1623.426mil,2982.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED1-3(1589.96mil,3051.455mil) on Top Layer And Track (1595.866mil,3010.118mil)(1623.426mil,3010.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED1-3(1589.96mil,3051.455mil) on Top Layer And Track (1618.709mil,3053.423mil)(1623.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED1-3(1589.96mil,3051.455mil) on Top Layer And Track (1623.423mil,2856.573mil)(1623.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED1-4(1460.04mil,3051.455mil) on Top Layer And Track (1426.573mil,2856.573mil)(1426.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED1-4(1460.04mil,3051.455mil) on Top Layer And Track (1426.573mil,3053.423mil)(1431.287mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED1-4(1460.04mil,3051.455mil) on Top Layer And Track (1494.698mil,3053.423mil)(1555.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED2-1(1725.04mil,2858.545mil) on Top Layer And Track (1691.573mil,2856.573mil)(1691.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED2-1(1725.04mil,2858.545mil) on Top Layer And Track (1691.573mil,2856.573mil)(1696.287mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED2-1(1725.04mil,2858.545mil) on Top Layer And Track (1759.698mil,2856.573mil)(1820.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED2-2(1854.96mil,2858.545mil) on Top Layer And Track (1759.698mil,2856.573mil)(1820.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED2-2(1854.96mil,2858.545mil) on Top Layer And Track (1883.709mil,2856.573mil)(1888.423mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED2-2(1854.96mil,2858.545mil) on Top Layer And Track (1888.423mil,2856.573mil)(1888.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED2-3(1854.96mil,3051.455mil) on Top Layer And Track (1759.698mil,3053.423mil)(1820.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED2-3(1854.96mil,3051.455mil) on Top Layer And Track (1860.856mil,3010.118mil)(1888.426mil,2982.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED2-3(1854.96mil,3051.455mil) on Top Layer And Track (1860.866mil,3010.118mil)(1888.426mil,3010.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED2-3(1854.96mil,3051.455mil) on Top Layer And Track (1883.709mil,3053.423mil)(1888.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED2-3(1854.96mil,3051.455mil) on Top Layer And Track (1888.423mil,2856.573mil)(1888.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED2-4(1725.04mil,3051.455mil) on Top Layer And Track (1691.573mil,2856.573mil)(1691.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED2-4(1725.04mil,3051.455mil) on Top Layer And Track (1691.573mil,3053.423mil)(1696.287mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED2-4(1725.04mil,3051.455mil) on Top Layer And Track (1759.698mil,3053.423mil)(1820.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED3-1(2000.04mil,2858.545mil) on Top Layer And Track (1966.573mil,2856.573mil)(1966.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED3-1(2000.04mil,2858.545mil) on Top Layer And Track (1966.573mil,2856.573mil)(1971.287mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED3-1(2000.04mil,2858.545mil) on Top Layer And Track (2034.698mil,2856.573mil)(2095.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED3-2(2129.96mil,2858.545mil) on Top Layer And Track (2034.698mil,2856.573mil)(2095.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED3-2(2129.96mil,2858.545mil) on Top Layer And Track (2158.709mil,2856.573mil)(2163.423mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED3-2(2129.96mil,2858.545mil) on Top Layer And Track (2163.423mil,2856.573mil)(2163.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED3-3(2129.96mil,3051.455mil) on Top Layer And Track (2034.698mil,3053.423mil)(2095.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED3-3(2129.96mil,3051.455mil) on Top Layer And Track (2135.856mil,3010.118mil)(2163.426mil,2982.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED3-3(2129.96mil,3051.455mil) on Top Layer And Track (2135.866mil,3010.118mil)(2163.426mil,3010.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED3-3(2129.96mil,3051.455mil) on Top Layer And Track (2158.709mil,3053.423mil)(2163.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED3-3(2129.96mil,3051.455mil) on Top Layer And Track (2163.423mil,2856.573mil)(2163.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED3-4(2000.04mil,3051.455mil) on Top Layer And Track (1966.573mil,2856.573mil)(1966.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED3-4(2000.04mil,3051.455mil) on Top Layer And Track (1966.573mil,3053.423mil)(1971.287mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED3-4(2000.04mil,3051.455mil) on Top Layer And Track (2034.698mil,3053.423mil)(2095.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED4-1(2275.04mil,2858.545mil) on Top Layer And Track (2241.573mil,2856.573mil)(2241.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED4-1(2275.04mil,2858.545mil) on Top Layer And Track (2241.573mil,2856.573mil)(2246.287mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED4-1(2275.04mil,2858.545mil) on Top Layer And Track (2309.698mil,2856.573mil)(2370.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED4-2(2404.96mil,2858.545mil) on Top Layer And Track (2309.698mil,2856.573mil)(2370.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED4-2(2404.96mil,2858.545mil) on Top Layer And Track (2433.709mil,2856.573mil)(2438.423mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED4-2(2404.96mil,2858.545mil) on Top Layer And Track (2438.423mil,2856.573mil)(2438.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED4-3(2404.96mil,3051.455mil) on Top Layer And Track (2309.698mil,3053.423mil)(2370.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED4-3(2404.96mil,3051.455mil) on Top Layer And Track (2410.856mil,3010.118mil)(2438.426mil,2982.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED4-3(2404.96mil,3051.455mil) on Top Layer And Track (2410.866mil,3010.118mil)(2438.426mil,3010.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED4-3(2404.96mil,3051.455mil) on Top Layer And Track (2433.709mil,3053.423mil)(2438.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED4-3(2404.96mil,3051.455mil) on Top Layer And Track (2438.423mil,2856.573mil)(2438.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED4-4(2275.04mil,3051.455mil) on Top Layer And Track (2241.573mil,2856.573mil)(2241.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED4-4(2275.04mil,3051.455mil) on Top Layer And Track (2241.573mil,3053.423mil)(2246.287mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED4-4(2275.04mil,3051.455mil) on Top Layer And Track (2309.698mil,3053.423mil)(2370.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED5-1(2550.04mil,2858.545mil) on Top Layer And Track (2516.573mil,2856.573mil)(2516.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED5-1(2550.04mil,2858.545mil) on Top Layer And Track (2516.573mil,2856.573mil)(2521.287mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED5-1(2550.04mil,2858.545mil) on Top Layer And Track (2584.698mil,2856.573mil)(2645.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED5-2(2679.96mil,2858.545mil) on Top Layer And Track (2584.698mil,2856.573mil)(2645.298mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED5-2(2679.96mil,2858.545mil) on Top Layer And Track (2708.709mil,2856.573mil)(2713.423mil,2856.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED5-2(2679.96mil,2858.545mil) on Top Layer And Track (2713.423mil,2856.573mil)(2713.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad LED5-3(2679.96mil,3051.455mil) on Top Layer And Track (2584.698mil,3053.423mil)(2645.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED5-3(2679.96mil,3051.455mil) on Top Layer And Track (2685.856mil,3010.118mil)(2713.426mil,2982.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED5-3(2679.96mil,3051.455mil) on Top Layer And Track (2685.866mil,3010.118mil)(2713.426mil,3010.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad LED5-3(2679.96mil,3051.455mil) on Top Layer And Track (2708.709mil,3053.423mil)(2713.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.778mil < 10mil) Between Pad LED5-3(2679.96mil,3051.455mil) on Top Layer And Track (2713.423mil,2856.573mil)(2713.423mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.782mil < 10mil) Between Pad LED5-4(2550.04mil,3051.455mil) on Top Layer And Track (2516.573mil,2856.573mil)(2516.573mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.068mil < 10mil) Between Pad LED5-4(2550.04mil,3051.455mil) on Top Layer And Track (2516.573mil,3053.423mil)(2521.287mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.973mil < 10mil) Between Pad LED5-4(2550.04mil,3051.455mil) on Top Layer And Track (2584.698mil,3053.423mil)(2645.298mil,3053.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R1-1(1780mil,2422.992mil) on Top Layer And Track (1750mil,2402.992mil)(1750mil,2447.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R1-1(1780mil,2422.992mil) on Top Layer And Track (1750mil,2447.992mil)(1810mil,2447.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R1-1(1780mil,2422.992mil) on Top Layer And Track (1810mil,2402.992mil)(1810mil,2447.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R1-2(1780mil,2360mil) on Top Layer And Track (1750mil,2335.992mil)(1750mil,2377.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R1-2(1780mil,2360mil) on Top Layer And Track (1750mil,2335.992mil)(1810mil,2335.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R1-2(1780mil,2360mil) on Top Layer And Track (1810mil,2335.992mil)(1810mil,2377.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R2-1(1700mil,2205mil) on Top Layer And Track (1670mil,2180mil)(1670mil,2225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R2-1(1700mil,2205mil) on Top Layer And Track (1670mil,2180mil)(1730mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R2-1(1700mil,2205mil) on Top Layer And Track (1730mil,2180mil)(1730mil,2225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R2-2(1700mil,2267.992mil) on Top Layer And Track (1670mil,2250mil)(1670mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R2-2(1700mil,2267.992mil) on Top Layer And Track (1670mil,2292mil)(1730mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R2-2(1700mil,2267.992mil) on Top Layer And Track (1730mil,2250mil)(1730mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R3-1(2055mil,2645mil) on Top Layer And Track (2025mil,2625mil)(2025mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R3-1(2055mil,2645mil) on Top Layer And Track (2025mil,2670mil)(2085mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R3-1(2055mil,2645mil) on Top Layer And Track (2085mil,2625mil)(2085mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R3-2(2055mil,2582.008mil) on Top Layer And Track (2025mil,2558mil)(2025mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R3-2(2055mil,2582.008mil) on Top Layer And Track (2025mil,2558mil)(2085mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R3-2(2055mil,2582.008mil) on Top Layer And Track (2085mil,2558mil)(2085mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R4-1(2027.008mil,2035mil) on Top Layer And Track (2002.008mil,2005mil)(2002.008mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R4-1(2027.008mil,2035mil) on Top Layer And Track (2002.008mil,2005mil)(2047.008mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R4-1(2027.008mil,2035mil) on Top Layer And Track (2002.008mil,2065mil)(2047.008mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R4-2(2090mil,2035mil) on Top Layer And Track (2072.008mil,2005mil)(2114.008mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R4-2(2090mil,2035mil) on Top Layer And Track (2072.008mil,2065mil)(2114.008mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R4-2(2090mil,2035mil) on Top Layer And Track (2114.008mil,2005mil)(2114.008mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R5-1(1840mil,1575mil) on Bottom Layer And Track (1820mil,1545mil)(1865mil,1545mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R5-1(1840mil,1575mil) on Bottom Layer And Track (1820mil,1605mil)(1865mil,1605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R5-1(1840mil,1575mil) on Bottom Layer And Track (1865mil,1545mil)(1865mil,1605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R5-2(1777.008mil,1575mil) on Bottom Layer And Track (1753mil,1545mil)(1753mil,1605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R5-2(1777.008mil,1575mil) on Bottom Layer And Track (1753mil,1545mil)(1795mil,1545mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R5-2(1777.008mil,1575mil) on Bottom Layer And Track (1753mil,1605mil)(1795mil,1605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R6-1(2132.992mil,1590mil) on Bottom Layer And Track (2112.992mil,1560mil)(2157.992mil,1560mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R6-1(2132.992mil,1590mil) on Bottom Layer And Track (2112.992mil,1620mil)(2157.992mil,1620mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R6-1(2132.992mil,1590mil) on Bottom Layer And Track (2157.992mil,1560mil)(2157.992mil,1620mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R6-2(2070mil,1590mil) on Bottom Layer And Track (2045.992mil,1560mil)(2045.992mil,1620mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R6-2(2070mil,1590mil) on Bottom Layer And Track (2045.992mil,1560mil)(2087.992mil,1560mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R6-2(2070mil,1590mil) on Bottom Layer And Track (2045.992mil,1620mil)(2087.992mil,1620mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R7-1(1545mil,1397.992mil) on Top Layer And Track (1515mil,1377.992mil)(1515mil,1422.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad R7-1(1545mil,1397.992mil) on Top Layer And Track (1515mil,1422.992mil)(1575mil,1422.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R7-1(1545mil,1397.992mil) on Top Layer And Track (1575mil,1377.992mil)(1575mil,1422.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R7-2(1545mil,1335mil) on Top Layer And Track (1515mil,1310.992mil)(1515mil,1352.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R7-2(1545mil,1335mil) on Top Layer And Track (1515mil,1310.992mil)(1575mil,1310.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.004mil < 10mil) Between Pad R7-2(1545mil,1335mil) on Top Layer And Track (1575mil,1310.992mil)(1575mil,1352.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.365mil < 10mil) Between Pad SW1-1(1477.2mil,1928.58mil) on Top Layer And Track (1181.102mil,1968.504mil)(2952.756mil,1968.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.365mil < 10mil) Between Pad SW1-2(1842.8mil,1928.58mil) on Top Layer And Track (1181.102mil,1968.504mil)(2952.756mil,1968.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.536mil < 10mil) Between Pad SW1-3(1842.8mil,1751.42mil) on Top Layer And Text "Weapon_of_Aphelios" (1797.583mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.365mil < 10mil) Between Pad SW2-1(2297.2mil,1933.58mil) on Top Layer And Track (1181.102mil,1968.504mil)(2952.756mil,1968.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.365mil < 10mil) Between Pad SW2-2(2662.8mil,1933.58mil) on Top Layer And Track (1181.102mil,1968.504mil)(2952.756mil,1968.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.34mil < 10mil) Between Pad SW3-3(2361.26mil,1270mil) on Multi-Layer And Text "SW3" (2399.987mil,1195.005mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.573mil < 10mil) Between Pad SW3-4(2276.61mil,1270mil) on Multi-Layer And Text "SW3" (2399.987mil,1195.005mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.442mil < 10mil) Between Pad SW3-4(2276.61mil,1270mil) on Multi-Layer And Track (2266.772mil,1183.386mil)(2266.772mil,1202.49mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.442mil < 10mil) Between Pad SW3-4(2276.61mil,1270mil) on Multi-Layer And Track (2266.772mil,1337.51mil)(2266.772mil,1356.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.442mil < 10mil) Between Pad SW3-5(2603.39mil,1270mil) on Multi-Layer And Track (2613.228mil,1183.386mil)(2613.228mil,1202.49mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.442mil < 10mil) Between Pad SW3-5(2603.39mil,1270mil) on Multi-Layer And Track (2613.228mil,1337.51mil)(2613.228mil,1356.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U2-1(2181.614mil,2495.551mil) on Bottom Layer And Track (2123.992mil,2274.047mil)(2123.992mil,2535.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U2-2(2181.614mil,2405mil) on Bottom Layer And Track (2123.992mil,2274.047mil)(2123.992mil,2535.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U2-3(2181.614mil,2314.449mil) on Bottom Layer And Track (2123.992mil,2274.047mil)(2123.992mil,2535.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U2-4(1958.386mil,2405mil) on Bottom Layer And Track (2016.008mil,2274.047mil)(2016.008mil,2535.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-1(2139.3mil,1824.7mil) on Bottom Layer And Track (2090.2mil,1650.2mil)(2090.2mil,1849.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-2(2139.3mil,1774.7mil) on Bottom Layer And Track (2090.2mil,1650.2mil)(2090.2mil,1849.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-3(2139.3mil,1724.7mil) on Bottom Layer And Track (2090.2mil,1650.2mil)(2090.2mil,1849.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-4(2139.3mil,1674.7mil) on Bottom Layer And Track (2090.2mil,1650.2mil)(2090.2mil,1849.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-5(1921.3mil,1674.7mil) on Bottom Layer And Track (1970.4mil,1650.2mil)(1970.4mil,1849.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-6(1921.3mil,1724.7mil) on Bottom Layer And Track (1970.4mil,1650.2mil)(1970.4mil,1849.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-7(1921.3mil,1774.7mil) on Bottom Layer And Track (1970.4mil,1650.2mil)(1970.4mil,1849.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-8(1921.3mil,1824.7mil) on Bottom Layer And Track (1970.4mil,1650.2mil)(1970.4mil,1849.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-A12(1911.735mil,1440.71mil) on Bottom Layer And Track (1842.836mil,1458.031mil)(1909.995mil,1458.011mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-A12(1911.735mil,1440.71mil) on Bottom Layer And Track (1909.995mil,1458.011mil)(2197.165mil,1458.031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-A5(2039.685mil,1440.71mil) on Bottom Layer And Track (1909.995mil,1458.011mil)(2197.165mil,1458.031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.955mil < 10mil) Between Pad USB1-A5(2039.685mil,1440.71mil) on Bottom Layer And Track (2035.749mil,1401.338mil)(2035.749mil,1409.212mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-A9(1960.155mil,1440.71mil) on Bottom Layer And Track (1909.995mil,1458.011mil)(2197.165mil,1458.031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-B12(2128.265mil,1440.71mil) on Bottom Layer And Track (1909.995mil,1458.011mil)(2197.165mil,1458.031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-B5(2000.315mil,1440.71mil) on Bottom Layer And Track (1909.995mil,1458.011mil)(2197.165mil,1458.031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.955mil < 10mil) Between Pad USB1-B5(2000.315mil,1440.71mil) on Bottom Layer And Track (2004.253mil,1401.338mil)(2004.253mil,1409.212mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-B9(2079.845mil,1440.71mil) on Bottom Layer And Track (1909.995mil,1458.011mil)(2197.165mil,1458.031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.734mil < 10mil) Between Pad X1-1(1596.694mil,2366.501mil) on Top Layer And Track (1550mil,2333.905mil)(1560.1mil,2333.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.559mil < 10mil) Between Pad X1-1(1596.694mil,2366.501mil) on Top Layer And Track (1560.1mil,2333.905mil)(1730mil,2335.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Pad X1-2(1683.306mil,2366.501mil) on Top Layer And Track (1560.1mil,2333.905mil)(1730mil,2335.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad X1-3(1683.304mil,2433.509mil) on Top Layer And Track (1550mil,2465.005mil)(1730mil,2465.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.876mil < 10mil) Between Pad X1-4(1596.696mil,2433.507mil) on Top Layer And Track (1550mil,2465.005mil)(1730mil,2465.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.876mil]
Rule Violations :362

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Arc (1453mil,2741mil) on Top Overlay And Text "C4" (1419.995mil,2725.008mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (6.926mil < 10mil) Between Arc (1454.5mil,2758.5mil) on Top Overlay And Text "C4" (1419.995mil,2725.008mil) on Top Overlay Silk Text to Silk Clearance [6.926mil]
   Violation between Silk To Silk Clearance Constraint: (5.216mil < 10mil) Between Arc (1473.5mil,2423.5mil) on Top Overlay And Text "C2" (1460.362mil,2455.218mil) on Top Overlay Silk Text to Silk Clearance [5.216mil]
   Violation between Silk To Silk Clearance Constraint: (5.251mil < 10mil) Between Arc (1496mil,2424mil) on Top Overlay And Text "C2" (1460.362mil,2455.218mil) on Top Overlay Silk Text to Silk Clearance [5.251mil]
   Violation between Silk To Silk Clearance Constraint: (5.071mil < 10mil) Between Arc (1610.5mil,2204.5mil) on Top Overlay And Text "C3" (1633.995mil,2120.008mil) on Top Overlay Silk Text to Silk Clearance [5.071mil]
   Violation between Silk To Silk Clearance Constraint: (5.107mil < 10mil) Between Arc (1628mil,2203mil) on Top Overlay And Text "C3" (1633.995mil,2120.008mil) on Top Overlay Silk Text to Silk Clearance [5.107mil]
   Violation between Silk To Silk Clearance Constraint: (0.544mil < 10mil) Between Arc (1660.8mil,1785.2mil) on Bottom Overlay And Text "C19" (1687.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [0.544mil]
   Violation between Silk To Silk Clearance Constraint: (9.204mil < 10mil) Between Arc (1678.3mil,1786.7mil) on Bottom Overlay And Text "C18" (1772.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [9.204mil]
   Violation between Silk To Silk Clearance Constraint: (0.368mil < 10mil) Between Arc (1678.3mil,1786.7mil) on Bottom Overlay And Text "C19" (1687.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [0.368mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Arc (1718mil,2741mil) on Top Overlay And Text "C5" (1684.995mil,2725.008mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.095mil < 10mil) Between Arc (1719.5mil,2758.5mil) on Top Overlay And Text "C5" (1684.995mil,2725.008mil) on Top Overlay Silk Text to Silk Clearance [5.095mil]
   Violation between Silk To Silk Clearance Constraint: (0.625mil < 10mil) Between Arc (1730.8mil,1785.2mil) on Bottom Overlay And Text "C18" (1772.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [0.625mil]
   Violation between Silk To Silk Clearance Constraint: (1.718mil < 10mil) Between Arc (1748.3mil,1786.7mil) on Bottom Overlay And Text "C18" (1772.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [1.718mil]
   Violation between Silk To Silk Clearance Constraint: (0.466mil < 10mil) Between Arc (1771.3mil,1637.7mil) on Bottom Overlay And Text "C20" (1665.013mil,1664.995mil) on Bottom Overlay Silk Text to Silk Clearance [0.466mil]
   Violation between Silk To Silk Clearance Constraint: (2.575mil < 10mil) Between Arc (1771.5mil,2204.5mil) on Top Overlay And Text "C12" (1794.995mil,2097.512mil) on Top Overlay Silk Text to Silk Clearance [2.575mil]
   Violation between Silk To Silk Clearance Constraint: (0.312mil < 10mil) Between Arc (1771.8mil,1660.2mil) on Bottom Overlay And Text "C20" (1665.013mil,1664.995mil) on Bottom Overlay Silk Text to Silk Clearance [0.312mil]
   Violation between Silk To Silk Clearance Constraint: (3.053mil < 10mil) Between Arc (1789mil,2203mil) on Top Overlay And Text "C12" (1794.995mil,2097.512mil) on Top Overlay Silk Text to Silk Clearance [3.053mil]
   Violation between Silk To Silk Clearance Constraint: (0.67mil < 10mil) Between Arc (1801.8mil,1785.2mil) on Bottom Overlay And Text "C16" (1857.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [0.67mil]
   Violation between Silk To Silk Clearance Constraint: (0.368mil < 10mil) Between Arc (1819.3mil,1786.7mil) on Bottom Overlay And Text "C16" (1857.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [0.368mil]
   Violation between Silk To Silk Clearance Constraint: (6.062mil < 10mil) Between Arc (1968.075mil,2577.925mil) on Top Overlay And Text "C9" (1932.57mil,2563.433mil) on Top Overlay Silk Text to Silk Clearance [6.062mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Arc (1993mil,2741mil) on Top Overlay And Text "C6" (1959.995mil,2729.008mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.497mil < 10mil) Between Arc (1994.5mil,2758.5mil) on Top Overlay And Text "C6" (1959.995mil,2729.008mil) on Top Overlay Silk Text to Silk Clearance [5.497mil]
   Violation between Silk To Silk Clearance Constraint: (2.574mil < 10mil) Between Arc (2215.5mil,2026.5mil) on Top Overlay And Text "C11" (2247.51mil,2021.005mil) on Top Overlay Silk Text to Silk Clearance [2.574mil]
   Violation between Silk To Silk Clearance Constraint: (2.573mil < 10mil) Between Arc (2217mil,2044mil) on Top Overlay And Text "C11" (2247.51mil,2021.005mil) on Top Overlay Silk Text to Silk Clearance [2.573mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Arc (2268mil,2742mil) on Top Overlay And Text "C7" (2234.995mil,2731.008mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.095mil < 10mil) Between Arc (2269.5mil,2759.5mil) on Top Overlay And Text "C7" (2234.995mil,2731.008mil) on Top Overlay Silk Text to Silk Clearance [5.095mil]
   Violation between Silk To Silk Clearance Constraint: (4.386mil < 10mil) Between Arc (2313mil,2509mil) on Bottom Overlay And Text "C14" (2255.005mil,2432.512mil) on Bottom Overlay Silk Text to Silk Clearance [4.386mil]
   Violation between Silk To Silk Clearance Constraint: (4.386mil < 10mil) Between Arc (2314.5mil,2241.5mil) on Bottom Overlay And Text "C15" (2256.005mil,2242.512mil) on Bottom Overlay Silk Text to Silk Clearance [4.386mil]
   Violation between Silk To Silk Clearance Constraint: (1.062mil < 10mil) Between Arc (2316.5mil,2310.5mil) on Bottom Overlay And Text "C15" (2256.005mil,2242.512mil) on Bottom Overlay Silk Text to Silk Clearance [1.062mil]
   Violation between Silk To Silk Clearance Constraint: (2.963mil < 10mil) Between Arc (2316mil,2438mil) on Bottom Overlay And Text "C14" (2255.005mil,2432.512mil) on Bottom Overlay Silk Text to Silk Clearance [2.963mil]
   Violation between Silk To Silk Clearance Constraint: (5.951mil < 10mil) Between Arc (2446.984mil,2030mil) on Bottom Overlay And Text "+" (2376.26mil,2099.953mil) on Bottom Overlay Silk Text to Silk Clearance [5.951mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Arc (2543mil,2742mil) on Top Overlay And Text "C8" (2509.995mil,2725.008mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Arc (2544.5mil,2759.5mil) on Top Overlay And Text "C8" (2509.995mil,2725.008mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "3v3" (2685mil,2300mil) on Top Overlay And Track (2695mil,2190mil)(2695mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "3v3" (2935mil,2300mil) on Top Overlay And Track (2895mil,2190mil)(2895mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (7.795mil < 10mil) Between Text "BATTERY" (1540mil,2005mil) on Bottom Overlay And Track (1243.543mil,1997.205mil)(1534.882mil,1997.205mil) on Bottom Overlay Silk Text to Silk Clearance [7.795mil]
   Violation between Silk To Silk Clearance Constraint: (9.744mil < 10mil) Between Text "BATTERY" (1540mil,2005mil) on Bottom Overlay And Track (1371.496mil,1839.724mil)(1371.496mil,1997.205mil) on Bottom Overlay Silk Text to Silk Clearance [9.744mil]
   Violation between Silk To Silk Clearance Constraint: (7.795mil < 10mil) Between Text "BATTERY" (1540mil,2005mil) on Bottom Overlay And Track (1406.929mil,1839.724mil)(1406.929mil,1997.205mil) on Bottom Overlay Silk Text to Silk Clearance [7.795mil]
   Violation between Silk To Silk Clearance Constraint: (8.453mil < 10mil) Between Text "BATTERY" (1540mil,2005mil) on Bottom Overlay And Track (1534.882mil,1544.449mil)(1534.882mil,1997.205mil) on Bottom Overlay Silk Text to Silk Clearance [8.453mil]
   Violation between Silk To Silk Clearance Constraint: (2.574mil < 10mil) Between Text "C11" (2247.51mil,2021.005mil) on Top Overlay And Track (2236mil,2026mil)(2236mil,2046mil) on Top Overlay Silk Text to Silk Clearance [2.574mil]
   Violation between Silk To Silk Clearance Constraint: (2.575mil < 10mil) Between Text "C12" (1794.995mil,2097.512mil) on Top Overlay And Track (1771mil,2184mil)(1791mil,2184mil) on Top Overlay Silk Text to Silk Clearance [2.575mil]
   Violation between Silk To Silk Clearance Constraint: (2.068mil < 10mil) Between Text "C14" (2255.005mil,2432.512mil) on Bottom Overlay And Track (2296mil,2487mil)(2296mil,2510mil) on Bottom Overlay Silk Text to Silk Clearance [2.068mil]
   Violation between Silk To Silk Clearance Constraint: (3.068mil < 10mil) Between Text "C14" (2255.005mil,2432.512mil) on Bottom Overlay And Track (2297mil,2440mil)(2297mil,2458mil) on Bottom Overlay Silk Text to Silk Clearance [3.068mil]
   Violation between Silk To Silk Clearance Constraint: (1.068mil < 10mil) Between Text "C15" (2256.005mil,2242.512mil) on Bottom Overlay And Track (2296mil,2294mil)(2296mil,2310mil) on Bottom Overlay Silk Text to Silk Clearance [1.068mil]
   Violation between Silk To Silk Clearance Constraint: (2.068mil < 10mil) Between Text "C15" (2256.005mil,2242.512mil) on Bottom Overlay And Track (2297mil,2240mil)(2297mil,2266mil) on Bottom Overlay Silk Text to Silk Clearance [2.068mil]
   Violation between Silk To Silk Clearance Constraint: (0.024mil < 10mil) Between Text "C16" (1857.488mil,1815.005mil) on Bottom Overlay And Text "C18" (1772.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [0.024mil]
   Violation between Silk To Silk Clearance Constraint: (0.368mil < 10mil) Between Text "C16" (1857.488mil,1815.005mil) on Bottom Overlay And Track (1801.3mil,1805.7mil)(1821.3mil,1805.7mil) on Bottom Overlay Silk Text to Silk Clearance [0.368mil]
   Violation between Silk To Silk Clearance Constraint: (0.024mil < 10mil) Between Text "C18" (1772.488mil,1815.005mil) on Bottom Overlay And Text "C19" (1687.488mil,1815.005mil) on Bottom Overlay Silk Text to Silk Clearance [0.024mil]
   Violation between Silk To Silk Clearance Constraint: (0.368mil < 10mil) Between Text "C18" (1772.488mil,1815.005mil) on Bottom Overlay And Track (1730.3mil,1805.7mil)(1750.3mil,1805.7mil) on Bottom Overlay Silk Text to Silk Clearance [0.368mil]
   Violation between Silk To Silk Clearance Constraint: (0.368mil < 10mil) Between Text "C19" (1687.488mil,1815.005mil) on Bottom Overlay And Track (1660.3mil,1805.7mil)(1680.3mil,1805.7mil) on Bottom Overlay Silk Text to Silk Clearance [0.368mil]
   Violation between Silk To Silk Clearance Constraint: (5.28mil < 10mil) Between Text "C2" (1460.362mil,2455.218mil) on Top Overlay And Track (1475mil,2441mil)(1495mil,2441mil) on Top Overlay Silk Text to Silk Clearance [5.28mil]
   Violation between Silk To Silk Clearance Constraint: (0.376mil < 10mil) Between Text "C20" (1665.013mil,1664.995mil) on Bottom Overlay And Track (1754.3mil,1638.7mil)(1754.3mil,1658.7mil) on Bottom Overlay Silk Text to Silk Clearance [0.376mil]
   Violation between Silk To Silk Clearance Constraint: (5.071mil < 10mil) Between Text "C3" (1633.995mil,2120.008mil) on Top Overlay And Track (1610mil,2184mil)(1630mil,2184mil) on Top Overlay Silk Text to Silk Clearance [5.071mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Text "C4" (1419.995mil,2725.008mil) on Top Overlay And Track (1434mil,2739mil)(1434mil,2759mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Text "C5" (1684.995mil,2725.008mil) on Top Overlay And Track (1699mil,2739mil)(1699mil,2759mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Text "C6" (1959.995mil,2729.008mil) on Top Overlay And Track (1974mil,2739mil)(1974mil,2759mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Text "C7" (2234.995mil,2731.008mil) on Top Overlay And Track (2249mil,2740mil)(2249mil,2760mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.068mil < 10mil) Between Text "C8" (2509.995mil,2725.008mil) on Top Overlay And Track (2524mil,2740mil)(2524mil,2760mil) on Top Overlay Silk Text to Silk Clearance [5.068mil]
   Violation between Silk To Silk Clearance Constraint: (6.068mil < 10mil) Between Text "C9" (1932.57mil,2563.433mil) on Top Overlay And Track (1947.575mil,2578.425mil)(1947.575mil,2594.425mil) on Top Overlay Silk Text to Silk Clearance [6.068mil]
   Violation between Silk To Silk Clearance Constraint: (9.118mil < 10mil) Between Text "CLK" (2935mil,2495mil) on Top Overlay And Track (2695mil,2590mil)(2895mil,2590mil) on Top Overlay Silk Text to Silk Clearance [9.118mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "CLK" (2935mil,2495mil) on Top Overlay And Track (2895mil,2190mil)(2895mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (6.107mil < 10mil) Between Text "D3" (2404.995mil,2539.992mil) on Bottom Overlay And Track (2421.102mil,2421.26mil)(2421.102mil,2559.055mil) on Bottom Overlay Silk Text to Silk Clearance [6.107mil]
   Violation between Silk To Silk Clearance Constraint: (4.705mil < 10mil) Between Text "D4" (2574.692mil,1470.305mil) on Bottom Overlay And Track (2498mil,1515mil)(2591.157mil,1515mil) on Bottom Overlay Silk Text to Silk Clearance [4.705mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "DIO" (2935mil,2400mil) on Top Overlay And Track (2895mil,2190mil)(2895mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "GND" (2685mil,2195mil) on Top Overlay And Track (2695mil,2190mil)(2695mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (5.204mil < 10mil) Between Text "GND" (2685mil,2195mil) on Top Overlay And Track (2695mil,2190mil)(2895mil,2190mil) on Top Overlay Silk Text to Silk Clearance [5.204mil]
   Violation between Silk To Silk Clearance Constraint: (5.211mil < 10mil) Between Text "GND" (2935mil,2195mil) on Top Overlay And Track (2695mil,2190mil)(2895mil,2190mil) on Top Overlay Silk Text to Silk Clearance [5.211mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "GND" (2935mil,2195mil) on Top Overlay And Track (2895mil,2190mil)(2895mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (4.296mil < 10mil) Between Text "L1" (1634.995mil,1954.994mil) on Bottom Overlay And Track (1649.291mil,1901.417mil)(1649.291mil,2078.583mil) on Bottom Overlay Silk Text to Silk Clearance [4.296mil]
   Violation between Silk To Silk Clearance Constraint: (9.724mil < 10mil) Between Text "L1" (1634.995mil,1954.994mil) on Bottom Overlay And Track (1649.291mil,1901.417mil)(1671.687mil,1901.417mil) on Bottom Overlay Silk Text to Silk Clearance [9.724mil]
   Violation between Silk To Silk Clearance Constraint: (6.578mil < 10mil) Between Text "LED1" (1409.995mil,2860.016mil) on Top Overlay And Track (1426.573mil,2856.573mil)(1426.573mil,3053.423mil) on Top Overlay Silk Text to Silk Clearance [6.578mil]
   Violation between Silk To Silk Clearance Constraint: (6.932mil < 10mil) Between Text "LED1" (1409.995mil,2860.016mil) on Top Overlay And Track (1426.573mil,2856.573mil)(1431.287mil,2856.573mil) on Top Overlay Silk Text to Silk Clearance [6.932mil]
   Violation between Silk To Silk Clearance Constraint: (6.578mil < 10mil) Between Text "LED2" (1674.995mil,2860.018mil) on Top Overlay And Track (1691.573mil,2856.573mil)(1691.573mil,3053.423mil) on Top Overlay Silk Text to Silk Clearance [6.578mil]
   Violation between Silk To Silk Clearance Constraint: (6.932mil < 10mil) Between Text "LED2" (1674.995mil,2860.018mil) on Top Overlay And Track (1691.573mil,2856.573mil)(1696.287mil,2856.573mil) on Top Overlay Silk Text to Silk Clearance [6.932mil]
   Violation between Silk To Silk Clearance Constraint: (6.578mil < 10mil) Between Text "LED3" (1949.995mil,2860.018mil) on Top Overlay And Track (1966.573mil,2856.573mil)(1966.573mil,3053.423mil) on Top Overlay Silk Text to Silk Clearance [6.578mil]
   Violation between Silk To Silk Clearance Constraint: (6.932mil < 10mil) Between Text "LED3" (1949.995mil,2860.018mil) on Top Overlay And Track (1966.573mil,2856.573mil)(1971.287mil,2856.573mil) on Top Overlay Silk Text to Silk Clearance [6.932mil]
   Violation between Silk To Silk Clearance Constraint: (6.578mil < 10mil) Between Text "LED4" (2224.995mil,2860.018mil) on Top Overlay And Track (2241.573mil,2856.573mil)(2241.573mil,3053.423mil) on Top Overlay Silk Text to Silk Clearance [6.578mil]
   Violation between Silk To Silk Clearance Constraint: (6.932mil < 10mil) Between Text "LED4" (2224.995mil,2860.018mil) on Top Overlay And Track (2241.573mil,2856.573mil)(2246.287mil,2856.573mil) on Top Overlay Silk Text to Silk Clearance [6.932mil]
   Violation between Silk To Silk Clearance Constraint: (6.578mil < 10mil) Between Text "LED5" (2499.995mil,2860.018mil) on Top Overlay And Track (2516.573mil,2856.573mil)(2516.573mil,3053.423mil) on Top Overlay Silk Text to Silk Clearance [6.578mil]
   Violation between Silk To Silk Clearance Constraint: (6.932mil < 10mil) Between Text "LED5" (2499.995mil,2860.018mil) on Top Overlay And Track (2516.573mil,2856.573mil)(2521.287mil,2856.573mil) on Top Overlay Silk Text to Silk Clearance [6.932mil]
   Violation between Silk To Silk Clearance Constraint: (3.386mil < 10mil) Between Text "OFF" (2425mil,1370mil) on Bottom Overlay And Track (2266.772mil,1356.614mil)(2613.228mil,1356.614mil) on Bottom Overlay Silk Text to Silk Clearance [3.386mil]
   Violation between Silk To Silk Clearance Constraint: (3.386mil < 10mil) Between Text "ON" (2515mil,1370mil) on Bottom Overlay And Track (2266.772mil,1356.614mil)(2613.228mil,1356.614mil) on Bottom Overlay Silk Text to Silk Clearance [3.386mil]
   Violation between Silk To Silk Clearance Constraint: (2.251mil < 10mil) Between Text "P1" (2700.006mil,2600.005mil) on Top Overlay And Track (2695mil,2190mil)(2695mil,2590mil) on Top Overlay Silk Text to Silk Clearance [2.251mil]
   Violation between Silk To Silk Clearance Constraint: (1.068mil < 10mil) Between Text "P1" (2700.006mil,2600.005mil) on Top Overlay And Track (2695mil,2590mil)(2895mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.068mil]
   Violation between Silk To Silk Clearance Constraint: (5.138mil < 10mil) Between Text "R1" (1854.995mil,2337.999mil) on Top Overlay And Track (1750mil,2335.992mil)(1810mil,2335.992mil) on Top Overlay Silk Text to Silk Clearance [5.138mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "R1" (1854.995mil,2337.999mil) on Top Overlay And Track (1810mil,2335.992mil)(1810mil,2377.992mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.138mil < 10mil) Between Text "R3" (2129.995mil,2560.008mil) on Top Overlay And Track (2025mil,2558mil)(2085mil,2558mil) on Top Overlay Silk Text to Silk Clearance [5.138mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "R3" (2129.995mil,2560.008mil) on Top Overlay And Track (2085mil,2558mil)(2085mil,2600mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (2.016mil < 10mil) Between Text "R4" (1940.008mil,2020.005mil) on Top Overlay And Track (2002.008mil,2005mil)(2002.008mil,2065mil) on Top Overlay Silk Text to Silk Clearance [2.016mil]
   Violation between Silk To Silk Clearance Constraint: (3.008mil < 10mil) Between Text "R5" (1690.008mil,1594.995mil) on Bottom Overlay And Track (1753mil,1545mil)(1753mil,1605mil) on Bottom Overlay Silk Text to Silk Clearance [3.008mil]
   Violation between Silk To Silk Clearance Constraint: (9.807mil < 10mil) Between Text "R5" (1690.008mil,1594.995mil) on Bottom Overlay And Track (1753mil,1605mil)(1795mil,1605mil) on Bottom Overlay Silk Text to Silk Clearance [9.807mil]
   Violation between Silk To Silk Clearance Constraint: (9.705mil < 10mil) Between Text "R6" (2177.697mil,1565.308mil) on Bottom Overlay And Track (2157.992mil,1560mil)(2157.992mil,1620mil) on Bottom Overlay Silk Text to Silk Clearance [9.705mil]
   Violation between Silk To Silk Clearance Constraint: (6mil < 10mil) Between Text "R7" (1564.995mil,1245.008mil) on Top Overlay And Track (1515mil,1310.992mil)(1575mil,1310.992mil) on Top Overlay Silk Text to Silk Clearance [6mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "RX" (2685mil,2515mil) on Top Overlay And Track (2695mil,2190mil)(2695mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (1.501mil < 10mil) Between Text "SW1" (1560.011mil,1980.005mil) on Top Overlay And Track (1181.102mil,1968.504mil)(2952.756mil,1968.504mil) on Top Overlay Silk Text to Silk Clearance [1.501mil]
   Violation between Silk To Silk Clearance Constraint: (8.926mil < 10mil) Between Text "SW1" (1560.011mil,1980.005mil) on Top Overlay And Track (1555.795mil,1963.079mil)(1762.205mil,1963.079mil) on Top Overlay Silk Text to Silk Clearance [8.926mil]
   Violation between Silk To Silk Clearance Constraint: (6.501mil < 10mil) Between Text "SW2" (2385.013mil,1985.005mil) on Top Overlay And Track (1181.102mil,1968.504mil)(2952.756mil,1968.504mil) on Top Overlay Silk Text to Silk Clearance [6.501mil]
   Violation between Silk To Silk Clearance Constraint: (8.926mil < 10mil) Between Text "SW2" (2385.013mil,1985.005mil) on Top Overlay And Track (2375.795mil,1968.079mil)(2582.205mil,1968.079mil) on Top Overlay Silk Text to Silk Clearance [8.926mil]
   Violation between Silk To Silk Clearance Constraint: (1.619mil < 10mil) Between Text "SW3" (2399.987mil,1195.005mil) on Bottom Overlay And Track (2266.772mil,1183.386mil)(2613.228mil,1183.386mil) on Bottom Overlay Silk Text to Silk Clearance [1.619mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "TX" (2685mil,2410mil) on Top Overlay And Track (2695mil,2190mil)(2695mil,2590mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.219mil < 10mil) Between Text "USB1" (2139.984mil,1200.005mil) on Bottom Overlay And Track (1842.836mil,1180.865mil)(2197.165mil,1180.865mil) on Bottom Overlay Silk Text to Silk Clearance [9.219mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB1" (2139.984mil,1200.005mil) on Bottom Overlay And Track (2040.432mil,1234.675mil)(2059.932mil,1234.675mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB1" (2139.984mil,1200.005mil) on Bottom Overlay And Track (2040.432mil,1234.675mil)(2060.132mil,1333.175mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB1" (2139.984mil,1200.005mil) on Bottom Overlay And Track (2059.932mil,1234.675mil)(2075.632mil,1317.375mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB1" (2139.984mil,1200.005mil) on Bottom Overlay And Track (2096.432mil,1317.375mil)(2112.232mil,1234.675mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.19mil < 10mil) Between Text "USB1" (2139.984mil,1200.005mil) on Bottom Overlay And Track (2111.332mil,1333.175mil)(2130.932mil,1234.675mil) on Bottom Overlay Silk Text to Silk Clearance [0.19mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB1" (2139.984mil,1200.005mil) on Bottom Overlay And Track (2112.232mil,1234.675mil)(2130.932mil,1234.675mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.824mil < 10mil) Between Text "X1" (1525.006mil,2280.005mil) on Top Overlay And Track (1540mil,2325mil)(1540mil,2345mil) on Top Overlay Silk Text to Silk Clearance [7.824mil]
   Violation between Silk To Silk Clearance Constraint: (7.013mil < 10mil) Between Text "X1" (1525.006mil,2280.005mil) on Top Overlay And Track (1540mil,2325mil)(1560mil,2325mil) on Top Overlay Silk Text to Silk Clearance [7.013mil]
   Violation between Silk To Silk Clearance Constraint: (4.893mil < 10mil) Between Text "XH1" (1519.989mil,1785.005mil) on Bottom Overlay And Track (1534.882mil,1544.449mil)(1534.882mil,1997.205mil) on Bottom Overlay Silk Text to Silk Clearance [4.893mil]
Rule Violations :110

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02