Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May  1 01:24:08 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -file impl_timing_report_aes.txt -max 20
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.291        0.000                      0                 2215        0.065        0.000                      0                 2215        3.000        0.000                       0                   999  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 14.925}     29.851          33.500          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen        11.291        0.000                      0                 2215        0.065        0.000                      0                 2215       13.945        0.000                       0                   995  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack       11.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.291ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_h_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.500ns  (logic 1.368ns (7.395%)  route 17.132ns (92.605%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 28.458 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.556    -0.956    gcm_aes_instance/clk_out
    SLICE_X54Y61         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  gcm_aes_instance/r_s8_h_reg[75]/Q
                         net (fo=60, routed)          6.119     5.681    gcm_aes_instance/r_s8_h[75]
    SLICE_X35Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.805 r  gcm_aes_instance/o_tag[2]_i_33/O
                         net (fo=68, routed)          6.845    12.650    gcm_aes_instance/p_0_in159_in[125]
    SLICE_X17Y123        LUT2 (Prop_lut2_I1_O)        0.152    12.802 r  gcm_aes_instance/r_s8_sblock[29]_i_10/O
                         net (fo=6, routed)           2.258    15.060    gcm_aes_instance/r_s8_sblock[29]_i_10_n_0
    SLICE_X34Y123        LUT6 (Prop_lut6_I4_O)        0.326    15.386 r  gcm_aes_instance/r_s8_sblock[11]_i_24/O
                         net (fo=1, routed)           1.181    16.567    gcm_aes_instance/r_s8_sblock[11]_i_24_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.124    16.691 r  gcm_aes_instance/r_s8_sblock[11]_i_6/O
                         net (fo=1, routed)           0.729    17.420    gcm_aes_instance/r_s8_sblock[11]_i_6_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I4_O)        0.124    17.544 r  gcm_aes_instance/r_s8_sblock[11]_i_1/O
                         net (fo=1, routed)           0.000    17.544    gcm_aes_instance/fn_product_return[11]
    SLICE_X40Y115        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.603    28.458    gcm_aes_instance/clk_out
    SLICE_X40Y115        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[11]/C
                         clock pessimism              0.491    28.949    
                         clock uncertainty           -0.143    28.806    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)        0.029    28.835    gcm_aes_instance/r_s8_sblock_reg[11]
  -------------------------------------------------------------------
                         required time                         28.835    
                         arrival time                         -17.544    
  -------------------------------------------------------------------
                         slack                                 11.291    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 1.393ns (7.530%)  route 17.105ns (92.470%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 28.457 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.888     7.729    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.853 r  gcm_aes_instance/o_tag[4]_i_19/O
                         net (fo=130, routed)         6.442    14.295    gcm_aes_instance/o_tag[4]_i_19_n_0
    SLICE_X15Y130        LUT4 (Prop_lut4_I1_O)        0.124    14.419 r  gcm_aes_instance/r_s8_sblock[64]_i_29/O
                         net (fo=1, routed)           0.682    15.101    gcm_aes_instance/r_s8_sblock[64]_i_29_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124    15.225 r  gcm_aes_instance/r_s8_sblock[64]_i_9/O
                         net (fo=1, routed)           0.805    16.030    gcm_aes_instance/r_s8_sblock[64]_i_9_n_0
    SLICE_X17Y130        LUT6 (Prop_lut6_I5_O)        0.124    16.154 r  gcm_aes_instance/r_s8_sblock[64]_i_2/O
                         net (fo=1, routed)           1.257    17.411    gcm_aes_instance/r_s8_sblock[64]_i_2_n_0
    SLICE_X23Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.535 r  gcm_aes_instance/r_s8_sblock[64]_i_1/O
                         net (fo=1, routed)           0.000    17.535    gcm_aes_instance/fn_product_return[64]
    SLICE_X23Y119        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.602    28.457    gcm_aes_instance/clk_out
    SLICE_X23Y119        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[64]/C
                         clock pessimism              0.484    28.941    
                         clock uncertainty           -0.143    28.798    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)        0.029    28.827    gcm_aes_instance/r_s8_sblock_reg[64]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                         -17.535    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.469ns  (logic 1.393ns (7.542%)  route 17.076ns (92.458%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 28.454 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.888     7.729    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.853 r  gcm_aes_instance/o_tag[4]_i_19/O
                         net (fo=130, routed)         6.300    14.153    gcm_aes_instance/o_tag[4]_i_19_n_0
    SLICE_X48Y133        LUT5 (Prop_lut5_I4_O)        0.124    14.277 r  gcm_aes_instance/r_s8_sblock[44]_i_51/O
                         net (fo=1, routed)           0.577    14.854    gcm_aes_instance/r_s8_sblock[44]_i_51_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    14.978 r  gcm_aes_instance/r_s8_sblock[44]_i_21/O
                         net (fo=1, routed)           0.340    15.318    gcm_aes_instance/r_s8_sblock[44]_i_21_n_0
    SLICE_X49Y131        LUT6 (Prop_lut6_I5_O)        0.124    15.442 r  gcm_aes_instance/r_s8_sblock[44]_i_6/O
                         net (fo=1, routed)           1.940    17.382    gcm_aes_instance/r_s8_sblock[44]_i_6_n_0
    SLICE_X21Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.506 r  gcm_aes_instance/r_s8_sblock[44]_i_1/O
                         net (fo=1, routed)           0.000    17.506    gcm_aes_instance/fn_product_return[44]
    SLICE_X21Y127        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.599    28.454    gcm_aes_instance/clk_out
    SLICE_X21Y127        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[44]/C
                         clock pessimism              0.484    28.938    
                         clock uncertainty           -0.143    28.795    
    SLICE_X21Y127        FDRE (Setup_fdre_C_D)        0.029    28.824    gcm_aes_instance/r_s8_sblock_reg[44]
  -------------------------------------------------------------------
                         required time                         28.824    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                 11.318    

Slack (MET) :             11.479ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.309ns  (logic 1.621ns (8.854%)  route 16.688ns (91.146%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 28.452 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.887     7.729    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.853 r  gcm_aes_instance/r_s8_sblock[19]_i_16/O
                         net (fo=128, routed)         6.005    13.858    gcm_aes_instance/r_s8_sblock[19]_i_16_n_0
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.150    14.008 r  gcm_aes_instance/r_s8_sblock[37]_i_44/O
                         net (fo=1, routed)           1.018    15.025    gcm_aes_instance/r_s8_sblock[37]_i_44_n_0
    SLICE_X51Y131        LUT6 (Prop_lut6_I1_O)        0.326    15.351 r  gcm_aes_instance/r_s8_sblock[37]_i_18/O
                         net (fo=1, routed)           1.076    16.428    gcm_aes_instance/r_s8_sblock[37]_i_18_n_0
    SLICE_X50Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.552 r  gcm_aes_instance/r_s8_sblock[37]_i_6/O
                         net (fo=1, routed)           0.669    17.221    gcm_aes_instance/r_s8_sblock[37]_i_6_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    17.345 r  gcm_aes_instance/r_s8_sblock[37]_i_1/O
                         net (fo=1, routed)           0.000    17.345    gcm_aes_instance/fn_product_return[37]
    SLICE_X45Y128        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.597    28.452    gcm_aes_instance/clk_out
    SLICE_X45Y128        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[37]/C
                         clock pessimism              0.484    28.936    
                         clock uncertainty           -0.143    28.793    
    SLICE_X45Y128        FDRE (Setup_fdre_C_D)        0.031    28.824    gcm_aes_instance/r_s8_sblock_reg[37]
  -------------------------------------------------------------------
                         required time                         28.824    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                 11.479    

Slack (MET) :             11.584ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.204ns  (logic 1.627ns (8.937%)  route 16.577ns (91.062%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 28.455 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.566     7.408    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  gcm_aes_instance/o_tag[1]_i_28/O
                         net (fo=129, routed)         6.499    14.031    gcm_aes_instance/o_tag[1]_i_28_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I1_O)        0.150    14.181 r  gcm_aes_instance/r_s8_sblock[48]_i_33/O
                         net (fo=1, routed)           0.307    14.488    gcm_aes_instance/r_s8_sblock[48]_i_33_n_0
    SLICE_X24Y127        LUT5 (Prop_lut5_I4_O)        0.332    14.820 r  gcm_aes_instance/r_s8_sblock[48]_i_12/O
                         net (fo=1, routed)           1.025    15.845    gcm_aes_instance/r_s8_sblock[48]_i_12_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  gcm_aes_instance/r_s8_sblock[48]_i_4/O
                         net (fo=1, routed)           1.148    17.117    gcm_aes_instance/r_s8_sblock[48]_i_4_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I2_O)        0.124    17.241 r  gcm_aes_instance/r_s8_sblock[48]_i_1/O
                         net (fo=1, routed)           0.000    17.241    gcm_aes_instance/fn_product_return[48]
    SLICE_X24Y121        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.600    28.455    gcm_aes_instance/clk_out
    SLICE_X24Y121        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[48]/C
                         clock pessimism              0.484    28.939    
                         clock uncertainty           -0.143    28.796    
    SLICE_X24Y121        FDRE (Setup_fdre_C_D)        0.029    28.825    gcm_aes_instance/r_s8_sblock_reg[48]
  -------------------------------------------------------------------
                         required time                         28.825    
                         arrival time                         -17.241    
  -------------------------------------------------------------------
                         slack                                 11.584    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 1.623ns (8.949%)  route 16.513ns (91.051%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 28.462 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.850     7.691    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X35Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.815 r  gcm_aes_instance/r_s8_sblock[0]_i_5/O
                         net (fo=129, routed)         5.805    13.620    gcm_aes_instance/r_s8_sblock[0]_i_5_n_0
    SLICE_X53Y124        LUT4 (Prop_lut4_I3_O)        0.152    13.772 r  gcm_aes_instance/r_s8_sblock[24]_i_51/O
                         net (fo=1, routed)           0.299    14.071    gcm_aes_instance/r_s8_sblock[24]_i_51_n_0
    SLICE_X53Y123        LUT6 (Prop_lut6_I5_O)        0.326    14.397 r  gcm_aes_instance/r_s8_sblock[24]_i_23/O
                         net (fo=1, routed)           0.790    15.187    gcm_aes_instance/r_s8_sblock[24]_i_23_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I2_O)        0.124    15.311 r  gcm_aes_instance/r_s8_sblock[24]_i_6/O
                         net (fo=1, routed)           1.737    17.048    gcm_aes_instance/r_s8_sblock[24]_i_6_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.172 r  gcm_aes_instance/r_s8_sblock[24]_i_1/O
                         net (fo=1, routed)           0.000    17.172    gcm_aes_instance/fn_product_return[24]
    SLICE_X40Y109        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.607    28.462    gcm_aes_instance/clk_out
    SLICE_X40Y109        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[24]/C
                         clock pessimism              0.484    28.946    
                         clock uncertainty           -0.143    28.803    
    SLICE_X40Y109        FDRE (Setup_fdre_C_D)        0.029    28.832    gcm_aes_instance/r_s8_sblock_reg[24]
  -------------------------------------------------------------------
                         required time                         28.832    
                         arrival time                         -17.172    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.662ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.172ns  (logic 1.269ns (6.983%)  route 16.903ns (93.017%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 28.452 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.614     7.455    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X36Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.579 r  gcm_aes_instance/o_tag[1]_i_8/O
                         net (fo=128, routed)         6.507    14.087    gcm_aes_instance/o_tag[1]_i_8_n_0
    SLICE_X25Y130        LUT6 (Prop_lut6_I2_O)        0.124    14.211 r  gcm_aes_instance/r_s8_sblock[22]_i_22/O
                         net (fo=1, routed)           1.038    15.249    gcm_aes_instance/r_s8_sblock[22]_i_22_n_0
    SLICE_X25Y130        LUT6 (Prop_lut6_I3_O)        0.124    15.373 r  gcm_aes_instance/r_s8_sblock[22]_i_6/O
                         net (fo=1, routed)           1.711    17.084    gcm_aes_instance/r_s8_sblock[22]_i_6_n_0
    SLICE_X50Y123        LUT6 (Prop_lut6_I4_O)        0.124    17.208 r  gcm_aes_instance/r_s8_sblock[22]_i_1/O
                         net (fo=1, routed)           0.000    17.208    gcm_aes_instance/fn_product_return[22]
    SLICE_X50Y123        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.597    28.452    gcm_aes_instance/clk_out
    SLICE_X50Y123        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[22]/C
                         clock pessimism              0.484    28.936    
                         clock uncertainty           -0.143    28.793    
    SLICE_X50Y123        FDRE (Setup_fdre_C_D)        0.077    28.870    gcm_aes_instance/r_s8_sblock_reg[22]
  -------------------------------------------------------------------
                         required time                         28.870    
                         arrival time                         -17.208    
  -------------------------------------------------------------------
                         slack                                 11.662    

Slack (MET) :             11.725ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.062ns  (logic 1.393ns (7.712%)  route 16.669ns (92.288%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 28.454 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.802     7.643    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  gcm_aes_instance/r_s8_sblock[12]_i_20/O
                         net (fo=128, routed)         6.852    14.619    gcm_aes_instance/r_s8_sblock[12]_i_20_n_0
    SLICE_X23Y132        LUT4 (Prop_lut4_I0_O)        0.124    14.743 r  gcm_aes_instance/r_s8_sblock[52]_i_31/O
                         net (fo=1, routed)           0.151    14.894    gcm_aes_instance/r_s8_sblock[52]_i_31_n_0
    SLICE_X23Y132        LUT6 (Prop_lut6_I4_O)        0.124    15.018 r  gcm_aes_instance/r_s8_sblock[52]_i_11/O
                         net (fo=1, routed)           0.656    15.674    gcm_aes_instance/r_s8_sblock[52]_i_11_n_0
    SLICE_X22Y132        LUT6 (Prop_lut6_I5_O)        0.124    15.798 r  gcm_aes_instance/r_s8_sblock[52]_i_3/O
                         net (fo=1, routed)           1.177    16.975    gcm_aes_instance/r_s8_sblock[52]_i_3_n_0
    SLICE_X22Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.099 r  gcm_aes_instance/r_s8_sblock[52]_i_1/O
                         net (fo=1, routed)           0.000    17.099    gcm_aes_instance/fn_product_return[52]
    SLICE_X22Y122        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.599    28.454    gcm_aes_instance/clk_out
    SLICE_X22Y122        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[52]/C
                         clock pessimism              0.484    28.938    
                         clock uncertainty           -0.143    28.795    
    SLICE_X22Y122        FDRE (Setup_fdre_C_D)        0.029    28.824    gcm_aes_instance/r_s8_sblock_reg[52]
  -------------------------------------------------------------------
                         required time                         28.824    
                         arrival time                         -17.099    
  -------------------------------------------------------------------
                         slack                                 11.725    

Slack (MET) :             11.771ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.010ns  (logic 1.393ns (7.734%)  route 16.617ns (92.266%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 28.448 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.981     7.822    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X51Y87         LUT4 (Prop_lut4_I0_O)        0.124     7.946 r  gcm_aes_instance/r_s8_sblock[24]_i_19/O
                         net (fo=128, routed)         6.074    14.021    gcm_aes_instance/r_s8_sblock[24]_i_19_n_0
    SLICE_X53Y131        LUT4 (Prop_lut4_I3_O)        0.124    14.145 r  gcm_aes_instance/r_s8_sblock[42]_i_48/O
                         net (fo=1, routed)           0.401    14.546    gcm_aes_instance/r_s8_sblock[42]_i_48_n_0
    SLICE_X53Y130        LUT6 (Prop_lut6_I5_O)        0.124    14.670 r  gcm_aes_instance/r_s8_sblock[42]_i_20/O
                         net (fo=1, routed)           1.097    15.767    gcm_aes_instance/r_s8_sblock[42]_i_20_n_0
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    15.891 r  gcm_aes_instance/r_s8_sblock[42]_i_6/O
                         net (fo=1, routed)           1.032    16.923    gcm_aes_instance/r_s8_sblock[42]_i_6_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  gcm_aes_instance/r_s8_sblock[42]_i_1/O
                         net (fo=1, routed)           0.000    17.047    gcm_aes_instance/fn_product_return[42]
    SLICE_X35Y126        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.593    28.448    gcm_aes_instance/clk_out
    SLICE_X35Y126        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[42]/C
                         clock pessimism              0.484    28.932    
                         clock uncertainty           -0.143    28.789    
    SLICE_X35Y126        FDRE (Setup_fdre_C_D)        0.029    28.818    gcm_aes_instance/r_s8_sblock_reg[42]
  -------------------------------------------------------------------
                         required time                         28.818    
                         arrival time                         -17.047    
  -------------------------------------------------------------------
                         slack                                 11.771    

Slack (MET) :             11.785ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.010ns  (logic 1.621ns (9.000%)  route 16.389ns (91.000%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 28.462 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         2.117     7.958    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  gcm_aes_instance/r_s8_sblock[21]_i_26/O
                         net (fo=128, routed)         5.245    13.327    gcm_aes_instance/r_s8_sblock[21]_i_26_n_0
    SLICE_X38Y121        LUT4 (Prop_lut4_I3_O)        0.148    13.475 r  gcm_aes_instance/r_s8_sblock[25]_i_45/O
                         net (fo=1, routed)           0.452    13.927    gcm_aes_instance/r_s8_sblock[25]_i_45_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.328    14.255 r  gcm_aes_instance/r_s8_sblock[25]_i_19/O
                         net (fo=1, routed)           1.127    15.382    gcm_aes_instance/r_s8_sblock[25]_i_19_n_0
    SLICE_X39Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.506 r  gcm_aes_instance/r_s8_sblock[25]_i_5/O
                         net (fo=1, routed)           1.416    16.923    gcm_aes_instance/r_s8_sblock[25]_i_5_n_0
    SLICE_X39Y108        LUT6 (Prop_lut6_I3_O)        0.124    17.047 r  gcm_aes_instance/r_s8_sblock[25]_i_1/O
                         net (fo=1, routed)           0.000    17.047    gcm_aes_instance/fn_product_return[25]
    SLICE_X39Y108        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.607    28.462    gcm_aes_instance/clk_out
    SLICE_X39Y108        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[25]/C
                         clock pessimism              0.484    28.946    
                         clock uncertainty           -0.143    28.803    
    SLICE_X39Y108        FDRE (Setup_fdre_C_D)        0.029    28.832    gcm_aes_instance/r_s8_sblock_reg[25]
  -------------------------------------------------------------------
                         required time                         28.832    
                         arrival time                         -17.047    
  -------------------------------------------------------------------
                         slack                                 11.785    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 1.393ns (7.730%)  route 16.628ns (92.270%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 28.447 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.748     7.589    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.713 r  gcm_aes_instance/r_s8_sblock[0]_i_6/O
                         net (fo=129, routed)         5.831    13.545    gcm_aes_instance/r_s8_sblock[0]_i_6_n_0
    SLICE_X30Y132        LUT4 (Prop_lut4_I3_O)        0.124    13.669 r  gcm_aes_instance/r_s8_sblock[32]_i_50/O
                         net (fo=1, routed)           0.680    14.349    gcm_aes_instance/r_s8_sblock[32]_i_50_n_0
    SLICE_X30Y132        LUT6 (Prop_lut6_I5_O)        0.124    14.473 r  gcm_aes_instance/r_s8_sblock[32]_i_23/O
                         net (fo=1, routed)           0.603    15.076    gcm_aes_instance/r_s8_sblock[32]_i_23_n_0
    SLICE_X26Y134        LUT6 (Prop_lut6_I4_O)        0.124    15.200 r  gcm_aes_instance/r_s8_sblock[32]_i_6/O
                         net (fo=1, routed)           1.734    16.934    gcm_aes_instance/r_s8_sblock[32]_i_6_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    17.058 r  gcm_aes_instance/r_s8_sblock[32]_i_1/O
                         net (fo=1, routed)           0.000    17.058    gcm_aes_instance/fn_product_return[32]
    SLICE_X42Y125        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.592    28.447    gcm_aes_instance/clk_out
    SLICE_X42Y125        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[32]/C
                         clock pessimism              0.484    28.931    
                         clock uncertainty           -0.143    28.788    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.077    28.865    gcm_aes_instance/r_s8_sblock_reg[32]
  -------------------------------------------------------------------
                         required time                         28.865    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.900ns  (logic 1.747ns (9.760%)  route 16.153ns (90.240%))
  Logic Levels:           7  (LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 28.470 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         7.904     7.418    gcm_aes_instance/r_s8_new_instance
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.295     7.713 r  gcm_aes_instance/r_s8_sblock[9]_i_73/O
                         net (fo=128, routed)         4.109    11.822    gcm_aes_instance/p_0_in436_out[112]
    SLICE_X14Y73         LUT4 (Prop_lut4_I2_O)        0.150    11.972 r  gcm_aes_instance/r_s8_sblock[90]_i_66/O
                         net (fo=1, routed)           0.595    12.567    gcm_aes_instance/r_s8_sblock[90]_i_66_n_0
    SLICE_X28Y73         LUT5 (Prop_lut5_I4_O)        0.328    12.895 r  gcm_aes_instance/r_s8_sblock[90]_i_60/O
                         net (fo=1, routed)           0.640    13.535    gcm_aes_instance/r_s8_sblock[90]_i_60_n_0
    SLICE_X29Y73         LUT5 (Prop_lut5_I1_O)        0.124    13.659 r  gcm_aes_instance/r_s8_sblock[90]_i_29/O
                         net (fo=1, routed)           0.403    14.062    gcm_aes_instance/r_s8_sblock[90]_i_29_n_0
    SLICE_X29Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.186 r  gcm_aes_instance/r_s8_sblock[90]_i_9/O
                         net (fo=1, routed)           1.754    15.940    gcm_aes_instance/Z79_in[37]
    SLICE_X28Y100        LUT5 (Prop_lut5_I1_O)        0.124    16.064 r  gcm_aes_instance/r_s8_sblock[90]_i_2/O
                         net (fo=1, routed)           0.748    16.812    gcm_aes_instance/r_s8_sblock[90]_i_2_n_0
    SLICE_X16Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.936 r  gcm_aes_instance/r_s8_sblock[90]_i_1/O
                         net (fo=1, routed)           0.000    16.936    gcm_aes_instance/fn_product_return[90]
    SLICE_X16Y101        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.615    28.470    gcm_aes_instance/clk_out
    SLICE_X16Y101        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[90]/C
                         clock pessimism              0.484    28.954    
                         clock uncertainty           -0.143    28.811    
    SLICE_X16Y101        FDRE (Setup_fdre_C_D)        0.029    28.840    gcm_aes_instance/r_s8_sblock_reg[90]
  -------------------------------------------------------------------
                         required time                         28.840    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             11.909ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.756ns  (logic 1.995ns (11.236%)  route 15.761ns (88.764%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 28.284 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         7.815     7.329    gcm_aes_instance/r_s8_new_instance
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.295     7.624 r  gcm_aes_instance/o_tag[0]_i_83/O
                         net (fo=128, routed)         2.741    10.365    gcm_aes_instance/p_0_in436_out[105]
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.152    10.517 r  gcm_aes_instance/r_s8_sblock[123]_i_64/O
                         net (fo=1, routed)           0.433    10.951    gcm_aes_instance/r_s8_sblock[123]_i_64_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.326    11.277 r  gcm_aes_instance/r_s8_sblock[123]_i_61/O
                         net (fo=1, routed)           0.915    12.191    gcm_aes_instance/r_s8_sblock[123]_i_61_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  gcm_aes_instance/r_s8_sblock[123]_i_57/O
                         net (fo=1, routed)           0.450    12.765    gcm_aes_instance/r_s8_sblock[123]_i_57_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I4_O)        0.124    12.889 r  gcm_aes_instance/r_s8_sblock[123]_i_54/O
                         net (fo=1, routed)           1.285    14.174    gcm_aes_instance/Z79_in[4]
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.124    14.298 r  gcm_aes_instance/r_s8_sblock[123]_i_24/O
                         net (fo=1, routed)           1.105    15.402    gcm_aes_instance/r_s8_sblock[123]_i_24_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  gcm_aes_instance/r_s8_sblock[123]_i_8/O
                         net (fo=1, routed)           0.565    16.091    gcm_aes_instance/r_s8_sblock[123]_i_8_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.215 r  gcm_aes_instance/r_s8_sblock[123]_i_2/O
                         net (fo=1, routed)           0.453    16.668    gcm_aes_instance/r_s8_sblock[123]_i_2_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.792 r  gcm_aes_instance/r_s8_sblock[123]_i_1/O
                         net (fo=1, routed)           0.000    16.792    gcm_aes_instance/fn_product_return[123]
    SLICE_X34Y85         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.429    28.284    gcm_aes_instance/clk_out
    SLICE_X34Y85         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[123]/C
                         clock pessimism              0.484    28.768    
                         clock uncertainty           -0.143    28.624    
    SLICE_X34Y85         FDRE (Setup_fdre_C_D)        0.077    28.701    gcm_aes_instance/r_s8_sblock_reg[123]
  -------------------------------------------------------------------
                         required time                         28.701    
                         arrival time                         -16.792    
  -------------------------------------------------------------------
                         slack                                 11.909    

Slack (MET) :             11.910ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.891ns  (logic 1.765ns (9.865%)  route 16.126ns (90.135%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 28.468 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.403     7.244    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X53Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.368 r  gcm_aes_instance/r_s8_sblock[115]_i_55/O
                         net (fo=128, routed)         4.249    11.617    gcm_aes_instance/p_0_in436_out[110]
    SLICE_X15Y76         LUT4 (Prop_lut4_I0_O)        0.124    11.741 r  gcm_aes_instance/r_s8_sblock[79]_i_63/O
                         net (fo=1, routed)           0.580    12.320    gcm_aes_instance/r_s8_sblock[79]_i_63_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.444 r  gcm_aes_instance/r_s8_sblock[79]_i_59/O
                         net (fo=1, routed)           0.444    12.888    gcm_aes_instance/r_s8_sblock[79]_i_59_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.012 r  gcm_aes_instance/r_s8_sblock[79]_i_56/O
                         net (fo=1, routed)           0.421    13.433    gcm_aes_instance/r_s8_sblock[79]_i_56_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.557 r  gcm_aes_instance/r_s8_sblock[79]_i_45/O
                         net (fo=1, routed)           1.856    15.413    gcm_aes_instance/Z79_in[48]
    SLICE_X24Y104        LUT5 (Prop_lut5_I0_O)        0.124    15.537 r  gcm_aes_instance/r_s8_sblock[79]_i_19/O
                         net (fo=1, routed)           0.505    16.042    gcm_aes_instance/r_s8_sblock[79]_i_19_n_0
    SLICE_X22Y109        LUT6 (Prop_lut6_I3_O)        0.124    16.166 r  gcm_aes_instance/r_s8_sblock[79]_i_6/O
                         net (fo=1, routed)           0.638    16.804    gcm_aes_instance/r_s8_sblock[79]_i_6_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.124    16.928 r  gcm_aes_instance/r_s8_sblock[79]_i_1/O
                         net (fo=1, routed)           0.000    16.928    gcm_aes_instance/fn_product_return[79]
    SLICE_X11Y109        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.613    28.468    gcm_aes_instance/clk_out
    SLICE_X11Y109        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[79]/C
                         clock pessimism              0.484    28.952    
                         clock uncertainty           -0.143    28.809    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.029    28.838    gcm_aes_instance/r_s8_sblock_reg[79]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                         -16.928    
  -------------------------------------------------------------------
                         slack                                 11.910    

Slack (MET) :             11.911ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.933ns  (logic 1.393ns (7.768%)  route 16.540ns (92.232%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 28.463 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.977     7.818    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X49Y87         LUT4 (Prop_lut4_I0_O)        0.124     7.942 r  gcm_aes_instance/r_s8_sblock[32]_i_15/O
                         net (fo=128, routed)         5.757    13.699    gcm_aes_instance/r_s8_sblock[32]_i_15_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  gcm_aes_instance/r_s8_sblock[74]_i_40/O
                         net (fo=1, routed)           0.433    14.256    gcm_aes_instance/r_s8_sblock[74]_i_40_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    14.380 r  gcm_aes_instance/r_s8_sblock[74]_i_15/O
                         net (fo=1, routed)           0.665    15.046    gcm_aes_instance/r_s8_sblock[74]_i_15_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I3_O)        0.124    15.170 r  gcm_aes_instance/r_s8_sblock[74]_i_5/O
                         net (fo=1, routed)           1.676    16.845    gcm_aes_instance/r_s8_sblock[74]_i_5_n_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I3_O)        0.124    16.969 r  gcm_aes_instance/r_s8_sblock[74]_i_1/O
                         net (fo=1, routed)           0.000    16.969    gcm_aes_instance/fn_product_return[74]
    SLICE_X30Y107        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.608    28.463    gcm_aes_instance/clk_out
    SLICE_X30Y107        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[74]/C
                         clock pessimism              0.484    28.947    
                         clock uncertainty           -0.143    28.804    
    SLICE_X30Y107        FDRE (Setup_fdre_C_D)        0.077    28.881    gcm_aes_instance/r_s8_sblock_reg[74]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -16.969    
  -------------------------------------------------------------------
                         slack                                 11.911    

Slack (MET) :             11.926ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.904ns  (logic 1.623ns (9.065%)  route 16.281ns (90.935%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 28.449 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.751     7.593    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.717 r  gcm_aes_instance/r_s8_sblock[10]_i_22/O
                         net (fo=129, routed)         6.514    14.230    gcm_aes_instance/r_s8_sblock[10]_i_22_n_0
    SLICE_X52Y121        LUT4 (Prop_lut4_I0_O)        0.150    14.380 r  gcm_aes_instance/r_s8_sblock[20]_i_36/O
                         net (fo=1, routed)           0.430    14.811    gcm_aes_instance/r_s8_sblock[20]_i_36_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  gcm_aes_instance/r_s8_sblock[20]_i_13/O
                         net (fo=1, routed)           1.102    16.241    gcm_aes_instance/r_s8_sblock[20]_i_13_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I5_O)        0.124    16.365 r  gcm_aes_instance/r_s8_sblock[20]_i_3/O
                         net (fo=1, routed)           0.452    16.816    gcm_aes_instance/r_s8_sblock[20]_i_3_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124    16.940 r  gcm_aes_instance/r_s8_sblock[20]_i_1/O
                         net (fo=1, routed)           0.000    16.940    gcm_aes_instance/fn_product_return[20]
    SLICE_X46Y126        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.594    28.449    gcm_aes_instance/clk_out
    SLICE_X46Y126        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[20]/C
                         clock pessimism              0.484    28.933    
                         clock uncertainty           -0.143    28.790    
    SLICE_X46Y126        FDRE (Setup_fdre_C_D)        0.077    28.867    gcm_aes_instance/r_s8_sblock_reg[20]
  -------------------------------------------------------------------
                         required time                         28.867    
                         arrival time                         -16.940    
  -------------------------------------------------------------------
                         slack                                 11.926    

Slack (MET) :             11.959ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.874ns  (logic 1.393ns (7.793%)  route 16.481ns (92.207%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 28.452 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.754     7.596    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  gcm_aes_instance/o_tag[4]_i_13/O
                         net (fo=128, routed)         6.473    14.192    gcm_aes_instance/o_tag[4]_i_13_n_0
    SLICE_X42Y129        LUT4 (Prop_lut4_I3_O)        0.124    14.316 r  gcm_aes_instance/r_s8_sblock[28]_i_52/O
                         net (fo=1, routed)           0.897    15.213    gcm_aes_instance/r_s8_sblock[28]_i_52_n_0
    SLICE_X42Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.337 r  gcm_aes_instance/r_s8_sblock[28]_i_22/O
                         net (fo=1, routed)           0.646    15.983    gcm_aes_instance/r_s8_sblock[28]_i_22_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I4_O)        0.124    16.107 r  gcm_aes_instance/r_s8_sblock[28]_i_6/O
                         net (fo=1, routed)           0.680    16.787    gcm_aes_instance/r_s8_sblock[28]_i_6_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I4_O)        0.124    16.911 r  gcm_aes_instance/r_s8_sblock[28]_i_1/O
                         net (fo=1, routed)           0.000    16.911    gcm_aes_instance/fn_product_return[28]
    SLICE_X42Y128        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.597    28.452    gcm_aes_instance/clk_out
    SLICE_X42Y128        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[28]/C
                         clock pessimism              0.484    28.936    
                         clock uncertainty           -0.143    28.793    
    SLICE_X42Y128        FDRE (Setup_fdre_C_D)        0.077    28.870    gcm_aes_instance/r_s8_sblock_reg[28]
  -------------------------------------------------------------------
                         required time                         28.870    
                         arrival time                         -16.911    
  -------------------------------------------------------------------
                         slack                                 11.959    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 1.393ns (7.814%)  route 16.434ns (92.186%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 28.454 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.887     7.729    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.853 r  gcm_aes_instance/r_s8_sblock[19]_i_16/O
                         net (fo=128, routed)         6.109    13.961    gcm_aes_instance/r_s8_sblock[19]_i_16_n_0
    SLICE_X20Y129        LUT4 (Prop_lut4_I3_O)        0.124    14.085 r  gcm_aes_instance/r_s8_sblock[59]_i_32/O
                         net (fo=1, routed)           0.667    14.752    gcm_aes_instance/r_s8_sblock[59]_i_32_n_0
    SLICE_X20Y129        LUT6 (Prop_lut6_I5_O)        0.124    14.876 r  gcm_aes_instance/r_s8_sblock[59]_i_11/O
                         net (fo=1, routed)           0.454    15.330    gcm_aes_instance/r_s8_sblock[59]_i_11_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I5_O)        0.124    15.454 r  gcm_aes_instance/r_s8_sblock[59]_i_3/O
                         net (fo=1, routed)           1.285    16.739    gcm_aes_instance/r_s8_sblock[59]_i_3_n_0
    SLICE_X23Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.863 r  gcm_aes_instance/r_s8_sblock[59]_i_1/O
                         net (fo=1, routed)           0.000    16.863    gcm_aes_instance/fn_product_return[59]
    SLICE_X23Y122        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.599    28.454    gcm_aes_instance/clk_out
    SLICE_X23Y122        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[59]/C
                         clock pessimism              0.484    28.938    
                         clock uncertainty           -0.143    28.795    
    SLICE_X23Y122        FDRE (Setup_fdre_C_D)        0.029    28.824    gcm_aes_instance/r_s8_sblock_reg[59]
  -------------------------------------------------------------------
                         required time                         28.824    
                         arrival time                         -16.863    
  -------------------------------------------------------------------
                         slack                                 11.960    

Slack (MET) :             12.054ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.734ns  (logic 1.393ns (7.855%)  route 16.341ns (92.145%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 28.455 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.786     7.627    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124     7.751 r  gcm_aes_instance/r_s8_sblock[10]_i_15/O
                         net (fo=128, routed)         6.266    14.017    gcm_aes_instance/r_s8_sblock[10]_i_15_n_0
    SLICE_X45Y134        LUT4 (Prop_lut4_I0_O)        0.124    14.141 r  gcm_aes_instance/r_s8_sblock[43]_i_29/O
                         net (fo=1, routed)           0.433    14.574    gcm_aes_instance/r_s8_sblock[43]_i_29_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124    14.698 r  gcm_aes_instance/r_s8_sblock[43]_i_9/O
                         net (fo=1, routed)           0.544    15.243    gcm_aes_instance/r_s8_sblock[43]_i_9_n_0
    SLICE_X45Y132        LUT6 (Prop_lut6_I5_O)        0.124    15.367 r  gcm_aes_instance/r_s8_sblock[43]_i_2/O
                         net (fo=1, routed)           1.280    16.647    gcm_aes_instance/r_s8_sblock[43]_i_2_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.771 r  gcm_aes_instance/r_s8_sblock[43]_i_1/O
                         net (fo=1, routed)           0.000    16.771    gcm_aes_instance/fn_product_return[43]
    SLICE_X49Y128        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.600    28.455    gcm_aes_instance/clk_out
    SLICE_X49Y128        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[43]/C
                         clock pessimism              0.484    28.939    
                         clock uncertainty           -0.143    28.796    
    SLICE_X49Y128        FDRE (Setup_fdre_C_D)        0.029    28.825    gcm_aes_instance/r_s8_sblock_reg[43]
  -------------------------------------------------------------------
                         required time                         28.825    
                         arrival time                         -16.771    
  -------------------------------------------------------------------
                         slack                                 12.054    

Slack (MET) :             12.064ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        17.725ns  (logic 1.393ns (7.859%)  route 16.332ns (92.141%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 28.456 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.548    -0.964    gcm_aes_instance/clk_out
    SLICE_X30Y27         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  gcm_aes_instance/r_s8_new_instance_reg__0/Q
                         net (fo=137, routed)         6.032     5.546    gcm_aes_instance/r_s8_new_instance
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.295     5.841 r  gcm_aes_instance/o_tag[0]_i_27/O
                         net (fo=132, routed)         1.802     7.643    gcm_aes_instance/o_tag[0]_i_27_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  gcm_aes_instance/r_s8_sblock[12]_i_20/O
                         net (fo=128, routed)         6.899    14.666    gcm_aes_instance/r_s8_sblock[12]_i_20_n_0
    SLICE_X22Y128        LUT4 (Prop_lut4_I1_O)        0.124    14.790 r  gcm_aes_instance/r_s8_sblock[47]_i_34/O
                         net (fo=1, routed)           0.159    14.949    gcm_aes_instance/r_s8_sblock[47]_i_34_n_0
    SLICE_X22Y128        LUT5 (Prop_lut5_I4_O)        0.124    15.073 r  gcm_aes_instance/r_s8_sblock[47]_i_12/O
                         net (fo=1, routed)           0.814    15.887    gcm_aes_instance/r_s8_sblock[47]_i_12_n_0
    SLICE_X22Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.011 r  gcm_aes_instance/r_s8_sblock[47]_i_4/O
                         net (fo=1, routed)           0.626    16.638    gcm_aes_instance/r_s8_sblock[47]_i_4_n_0
    SLICE_X21Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.762 r  gcm_aes_instance/r_s8_sblock[47]_i_1/O
                         net (fo=1, routed)           0.000    16.762    gcm_aes_instance/fn_product_return[47]
    SLICE_X21Y128        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         1.601    28.456    gcm_aes_instance/clk_out
    SLICE_X21Y128        FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[47]/C
                         clock pessimism              0.484    28.940    
                         clock uncertainty           -0.143    28.797    
    SLICE_X21Y128        FDRE (Setup_fdre_C_D)        0.029    28.826    gcm_aes_instance/r_s8_sblock_reg[47]
  -------------------------------------------------------------------
                         required time                         28.826    
                         arrival time                         -16.762    
  -------------------------------------------------------------------
                         slack                                 12.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s4_key_schedule_reg[441]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1193]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.690%)  route 0.265ns (65.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.564    -0.617    gcm_aes_instance/clk_out
    SLICE_X37Y49         FDRE                                         r  gcm_aes_instance/r_s4_key_schedule_reg[441]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/r_s4_key_schedule_reg[441]/Q
                         net (fo=33, routed)          0.265    -0.211    gcm_aes_instance/p_15_in402_in[70]
    SLICE_X43Y55         FDRE                                         r  gcm_aes_instance/r_s5_key_schedule_reg[1193]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.831    -0.859    gcm_aes_instance/clk_out
    SLICE_X43Y55         FDRE                                         r  gcm_aes_instance/r_s5_key_schedule_reg[1193]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.075    -0.275    gcm_aes_instance/r_s5_key_schedule_reg[1193]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_encrypted_j0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_encrypted_j0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.556    -0.625    gcm_aes_instance/clk_out
    SLICE_X45Y82         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  gcm_aes_instance/r_s7_encrypted_j0_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.428    gcm_aes_instance/r_s7_encrypted_j0[2]
    SLICE_X45Y82         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.823    -0.866    gcm_aes_instance/clk_out
    SLICE_X45Y82         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[2]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X45Y82         FDRE (Hold_fdre_C_D)         0.075    -0.550    gcm_aes_instance/r_s8_encrypted_j0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_h_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_h_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.561    -0.620    gcm_aes_instance/clk_out
    SLICE_X47Y59         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gcm_aes_instance/r_s7_h_reg[56]/Q
                         net (fo=1, routed)           0.056    -0.423    gcm_aes_instance/r_s7_h[56]
    SLICE_X47Y59         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.831    -0.859    gcm_aes_instance/clk_out
    SLICE_X47Y59         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[56]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.075    -0.545    gcm_aes_instance/r_s8_h_reg[56]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_encrypted_j0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_encrypted_j0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.556    -0.625    gcm_aes_instance/clk_out
    SLICE_X45Y82         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  gcm_aes_instance/r_s7_encrypted_j0_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.428    gcm_aes_instance/r_s7_encrypted_j0[5]
    SLICE_X45Y82         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.823    -0.866    gcm_aes_instance/clk_out
    SLICE_X45Y82         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[5]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X45Y82         FDRE (Hold_fdre_C_D)         0.071    -0.554    gcm_aes_instance/r_s8_encrypted_j0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_h_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_h_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.561    -0.620    gcm_aes_instance/clk_out
    SLICE_X47Y59         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gcm_aes_instance/r_s7_h_reg[60]/Q
                         net (fo=1, routed)           0.056    -0.423    gcm_aes_instance/r_s7_h[60]
    SLICE_X47Y59         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.831    -0.859    gcm_aes_instance/clk_out
    SLICE_X47Y59         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[60]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.071    -0.549    gcm_aes_instance/r_s8_h_reg[60]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s5_key_schedule_reg[821]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_key_schedule_reg[1029]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.757%)  route 0.322ns (66.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.569    -0.612    gcm_aes_instance/clk_out
    SLICE_X56Y49         FDRE                                         r  gcm_aes_instance/r_s5_key_schedule_reg[821]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  gcm_aes_instance/r_s5_key_schedule_reg[821]/Q
                         net (fo=105, routed)         0.322    -0.127    gcm_aes_instance/p_15_in392_in[74]
    SLICE_X49Y54         FDRE                                         r  gcm_aes_instance/r_s6_key_schedule_reg[1029]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.833    -0.856    gcm_aes_instance/clk_out
    SLICE_X49Y54         FDRE                                         r  gcm_aes_instance/r_s6_key_schedule_reg[1029]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X49Y54         FDRE (Hold_fdre_C_D)         0.070    -0.277    gcm_aes_instance/r_s6_key_schedule_reg[1029]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_encrypted_j0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_encrypted_j0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.557    -0.624    gcm_aes_instance/clk_out
    SLICE_X44Y83         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  gcm_aes_instance/r_s7_encrypted_j0_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.365    gcm_aes_instance/r_s7_encrypted_j0[7]
    SLICE_X42Y83         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.824    -0.866    gcm_aes_instance/clk_out
    SLICE_X42Y83         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[7]/C
                         clock pessimism              0.275    -0.591    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.063    -0.528    gcm_aes_instance/r_s8_encrypted_j0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s2_iv_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_j0_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.589    -0.592    gcm_aes_instance/clk_out
    SLICE_X5Y14          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gcm_aes_instance/r_s2_iv_reg[61]/Q
                         net (fo=1, routed)           0.116    -0.335    gcm_aes_instance/r_s2_iv[61]
    SLICE_X4Y14          FDRE                                         r  gcm_aes_instance/r_s3_j0_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.859    -0.831    gcm_aes_instance/clk_out
    SLICE_X4Y14          FDRE                                         r  gcm_aes_instance/r_s3_j0_reg[61]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.070    -0.509    gcm_aes_instance/r_s3_j0_reg[61]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_encrypted_j0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_encrypted_j0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.558    -0.623    gcm_aes_instance/clk_out
    SLICE_X45Y84         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gcm_aes_instance/r_s7_encrypted_j0_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.363    gcm_aes_instance/r_s7_encrypted_j0[1]
    SLICE_X44Y84         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.826    -0.864    gcm_aes_instance/clk_out
    SLICE_X44Y84         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[1]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.072    -0.538    gcm_aes_instance/r_s8_encrypted_j0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s2_iv_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_j0_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.589    -0.592    gcm_aes_instance/clk_out
    SLICE_X5Y14          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gcm_aes_instance/r_s2_iv_reg[59]/Q
                         net (fo=1, routed)           0.116    -0.335    gcm_aes_instance/r_s2_iv[59]
    SLICE_X4Y14          FDRE                                         r  gcm_aes_instance/r_s3_j0_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.859    -0.831    gcm_aes_instance/clk_out
    SLICE_X4Y14          FDRE                                         r  gcm_aes_instance/r_s3_j0_reg[59]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.066    -0.513    gcm_aes_instance/r_s3_j0_reg[59]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_iv_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s2_iv_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.589    -0.592    gcm_aes_instance/clk_out
    SLICE_X5Y14          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gcm_aes_instance/r_s1_iv_reg[61]/Q
                         net (fo=1, routed)           0.110    -0.341    gcm_aes_instance/r_s1_iv[61]
    SLICE_X5Y14          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.859    -0.831    gcm_aes_instance/clk_out
    SLICE_X5Y14          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[61]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.072    -0.520    gcm_aes_instance/r_s2_iv_reg[61]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.554    -0.627    gcm_aes_instance/clk_out
    SLICE_X53Y77         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gcm_aes_instance/o_cipher_text_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.376    u/D[1]
    SLICE_X53Y77         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.821    -0.868    u/clk_out
    SLICE_X53Y77         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.072    -0.555    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.554    -0.627    gcm_aes_instance/clk_out
    SLICE_X55Y77         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gcm_aes_instance/o_cipher_text_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.376    u/D[6]
    SLICE_X55Y77         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.821    -0.868    u/clk_out
    SLICE_X55Y77         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.072    -0.555    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_iv_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s2_iv_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.592    -0.589    gcm_aes_instance/clk_out
    SLICE_X1Y12          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gcm_aes_instance/r_s1_iv_reg[60]/Q
                         net (fo=1, routed)           0.122    -0.326    gcm_aes_instance/r_s1_iv[60]
    SLICE_X0Y12          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.862    -0.828    gcm_aes_instance/clk_out
    SLICE_X0Y12          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[60]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.070    -0.506    gcm_aes_instance/r_s2_iv_reg[60]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_encrypted_j0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_encrypted_j0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.558    -0.623    gcm_aes_instance/clk_out
    SLICE_X45Y84         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gcm_aes_instance/r_s7_encrypted_j0_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.366    gcm_aes_instance/r_s7_encrypted_j0[4]
    SLICE_X45Y84         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.826    -0.864    gcm_aes_instance/clk_out
    SLICE_X45Y84         FDRE                                         r  gcm_aes_instance/r_s8_encrypted_j0_reg[4]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.075    -0.548    gcm_aes_instance/r_s8_encrypted_j0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s5_key_schedule_reg[1287]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_key_schedule_reg[1287]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.561    -0.620    gcm_aes_instance/clk_out
    SLICE_X40Y56         FDRE                                         r  gcm_aes_instance/r_s5_key_schedule_reg[1287]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gcm_aes_instance/r_s5_key_schedule_reg[1287]/Q
                         net (fo=1, routed)           0.114    -0.366    gcm_aes_instance/r_s5_key_schedule_reg_n_0_[1287]
    SLICE_X40Y56         FDRE                                         r  gcm_aes_instance/r_s6_key_schedule_reg[1287]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.831    -0.859    gcm_aes_instance/clk_out
    SLICE_X40Y56         FDRE                                         r  gcm_aes_instance/r_s6_key_schedule_reg[1287]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070    -0.550    gcm_aes_instance/r_s6_key_schedule_reg[1287]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_iv_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s2_iv_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.591    -0.590    gcm_aes_instance/clk_out
    SLICE_X3Y14          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/r_s1_iv_reg[56]/Q
                         net (fo=1, routed)           0.116    -0.333    gcm_aes_instance/r_s1_iv[56]
    SLICE_X2Y14          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.861    -0.829    gcm_aes_instance/clk_out
    SLICE_X2Y14          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[56]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.059    -0.518    gcm_aes_instance/r_s2_iv_reg[56]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s2_iv_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_j0_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.592    -0.589    gcm_aes_instance/clk_out
    SLICE_X0Y12          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gcm_aes_instance/r_s2_iv_reg[60]/Q
                         net (fo=1, routed)           0.117    -0.332    gcm_aes_instance/r_s2_iv[60]
    SLICE_X0Y12          FDRE                                         r  gcm_aes_instance/r_s3_j0_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.862    -0.828    gcm_aes_instance/clk_out
    SLICE_X0Y12          FDRE                                         r  gcm_aes_instance/r_s3_j0_reg[60]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.072    -0.517    gcm_aes_instance/r_s3_j0_reg[60]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s2_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_new_instance_reg/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.562    -0.619    gcm_aes_instance/clk_out
    SLICE_X9Y15          FDRE                                         r  gcm_aes_instance/r_s2_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/r_s2_new_instance_reg/Q
                         net (fo=3, routed)           0.119    -0.359    gcm_aes_instance/r_s2_new_instance
    SLICE_X9Y15          FDRE                                         r  gcm_aes_instance/r_s3_new_instance_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.830    -0.860    gcm_aes_instance/clk_out
    SLICE_X9Y15          FDRE                                         r  gcm_aes_instance/r_s3_new_instance_reg/C
                         clock pessimism              0.240    -0.619    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.072    -0.547    gcm_aes_instance/r_s3_new_instance_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_iv_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s2_iv_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.591    -0.590    gcm_aes_instance/clk_out
    SLICE_X3Y14          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/r_s1_iv_reg[62]/Q
                         net (fo=1, routed)           0.116    -0.333    gcm_aes_instance/r_s1_iv[62]
    SLICE_X2Y14          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=993, routed)         0.861    -0.829    gcm_aes_instance/clk_out
    SLICE_X2Y14          FDRE                                         r  gcm_aes_instance/r_s2_iv_reg[62]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.052    -0.525    gcm_aes_instance/r_s2_iv_reg[62]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 14.925 }
Period(ns):         29.851
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X0Y17     gcm_aes_instance/sel__18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X0Y17     gcm_aes_instance/sel__18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y16     gcm_aes_instance/sel__158/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y16     gcm_aes_instance/sel__158/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X1Y25     gcm_aes_instance/sel__43/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X1Y25     gcm_aes_instance/sel__43/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y29     gcm_aes_instance/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y29     gcm_aes_instance/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y17     gcm_aes_instance/sel__135/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y17     gcm_aes_instance/sel__135/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X0Y15     gcm_aes_instance/sel__20/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X0Y15     gcm_aes_instance/sel__20/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X1Y0      gcm_aes_instance/sel__82/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X1Y0      gcm_aes_instance/sel__82/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y5      gcm_aes_instance/sel__112/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y5      gcm_aes_instance/sel__112/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y24     gcm_aes_instance/sel__16/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X2Y24     gcm_aes_instance/sel__16/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275     RAMB18_X1Y16     gcm_aes_instance/sel__160/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275     RAMB18_X1Y16     gcm_aes_instance/sel__160/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       29.851      183.509    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X30Y27     gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X30Y27     gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X47Y59     gcm_aes_instance/r_s8_h_reg[56]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X47Y59     gcm_aes_instance/r_s8_h_reg[60]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X46Y93     gcm_aes_instance/o_tag_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X54Y61     gcm_aes_instance/r_s8_h_reg[75]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X3Y14      gcm_aes_instance/r_s1_iv_reg[56]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X2Y16      gcm_aes_instance/r_s1_iv_reg[57]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X1Y12      gcm_aes_instance/r_s1_iv_reg[58]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X1Y12      gcm_aes_instance/r_s1_iv_reg[60]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X3Y14      gcm_aes_instance/r_s1_iv_reg[62]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X9Y15      gcm_aes_instance/r_s1_new_instance_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X30Y27     gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X64Y72     gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X30Y27     gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X60Y74     gcm_aes_instance/r_s8_h_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X61Y74     gcm_aes_instance/r_s8_h_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X60Y74     gcm_aes_instance/r_s8_h_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X58Y75     gcm_aes_instance/r_s8_h_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X61Y75     gcm_aes_instance/r_s8_h_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X48Y78     gcm_aes_instance/r_s8_h_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X50Y74     gcm_aes_instance/r_s8_h_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X61Y75     gcm_aes_instance/r_s8_h_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X60Y75     gcm_aes_instance/r_s8_h_reg[42]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X57Y78     gcm_aes_instance/r_s8_h_reg[44]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



