#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug  7 12:38:46 2018
# Process ID: 17564
# Current directory: C:/Users/mloui/Documents/ROIC/edit_adc_ip/edit_adc_core_v1_0.runs/synth_1
# Command line: vivado.exe -log adc_core_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_core_v1_0.tcl
# Log file: C:/Users/mloui/Documents/ROIC/edit_adc_ip/edit_adc_core_v1_0.runs/synth_1/adc_core_v1_0.vds
# Journal file: C:/Users/mloui/Documents/ROIC/edit_adc_ip/edit_adc_core_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source adc_core_v1_0.tcl -notrace
Command: synth_design -top adc_core_v1_0 -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 406.633 ; gain = 44.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc_core_v1_0' [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/hdl/adc_core_v1_0.vhd:58]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adc_core_v1_0_S00_AXI' [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/hdl/adc_core_v1_0_S00_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/hdl/adc_core_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-226] default block is never used [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/hdl/adc_core_v1_0_S00_AXI.vhd:360]
INFO: [Synth 8-638] synthesizing module 'Data_Collector' [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/Data_Collector.vhd:50]
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/adc_interface.vhd:34' bound to instance 'adc_proc' of component 'adc_interface' [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/Data_Collector.vhd:94]
INFO: [Synth 8-638] synthesizing module 'adc_interface' [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/adc_interface.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adc_interface' (1#1) [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/adc_interface.vhd:45]
INFO: [Synth 8-3491] module 'axis_data_fifo_0' declared at 'C:/Users/mloui/Documents/ROIC/edit_adc_ip/edit_adc_core_v1_0.runs/synth_1/.Xil/Vivado-17564-GSSLW17031962/realtime/axis_data_fifo_0_stub.vhdl:5' bound to instance 'FIFO_i' of component 'axis_data_fifo_0' [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/Data_Collector.vhd:108]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_0' [C:/Users/mloui/Documents/ROIC/edit_adc_ip/edit_adc_core_v1_0.runs/synth_1/.Xil/Vivado-17564-GSSLW17031962/realtime/axis_data_fifo_0_stub.vhdl:24]
WARNING: [Synth 8-3848] Net i_RST in module/entity Data_Collector does not have driver. [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/Data_Collector.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Data_Collector' (2#1) [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/Data_Collector.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/hdl/adc_core_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'adc_core_v1_0_S00_AXI' (3#1) [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/hdl/adc_core_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'adc_core_v1_0' (4#1) [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/hdl/adc_core_v1_0.vhd:58]
WARNING: [Synth 8-3331] design Data_Collector has unconnected port RST
WARNING: [Synth 8-3331] design adc_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design adc_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design adc_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design adc_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design adc_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design adc_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 460.215 ; gain = 98.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin adc_proc:rst to constant 0 [C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src/Data_Collector.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 460.215 ; gain = 98.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mloui/Documents/ROIC/edit_adc_ip/edit_adc_core_v1_0.runs/synth_1/.Xil/Vivado-17564-GSSLW17031962/dcp1/axis_data_fifo_0_in_context.xdc] for cell 'adc_core_v1_0_S00_AXI_inst/dc/FIFO_i'
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/edit_adc_ip/edit_adc_core_v1_0.runs/synth_1/.Xil/Vivado-17564-GSSLW17031962/dcp1/axis_data_fifo_0_in_context.xdc] for cell 'adc_core_v1_0_S00_AXI_inst/dc/FIFO_i'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1016.672 ; gain = 654.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1016.672 ; gain = 654.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for adc_core_v1_0_S00_AXI_inst/dc/FIFO_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1016.672 ; gain = 654.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1016.672 ; gain = 654.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adc_interface 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module adc_core_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design adc_core_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design adc_core_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design adc_core_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design adc_core_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design adc_core_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design adc_core_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\adc_core_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'adc_core_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'adc_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc_core_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'adc_core_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'adc_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc_core_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (adc_core_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module adc_core_v1_0.
WARNING: [Synth 8-3332] Sequential element (adc_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module adc_core_v1_0.
WARNING: [Synth 8-3332] Sequential element (adc_core_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module adc_core_v1_0.
WARNING: [Synth 8-3332] Sequential element (adc_core_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module adc_core_v1_0.
WARNING: [Synth 8-3332] Sequential element (adc_core_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module adc_core_v1_0.
WARNING: [Synth 8-3332] Sequential element (adc_core_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module adc_core_v1_0.
WARNING: [Synth 8-3332] Sequential element (adc_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module adc_core_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1016.672 ; gain = 654.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1270.137 ; gain = 908.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1270.277 ; gain = 908.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1291.059 ; gain = 929.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.059 ; gain = 929.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.059 ; gain = 929.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.059 ; gain = 929.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.059 ; gain = 929.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.059 ; gain = 929.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.059 ; gain = 929.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |axis_data_fifo_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |axis_data_fifo_0_bbox_0 |     1|
|2     |BUFG                    |     1|
|3     |LUT1                    |     1|
|4     |LUT2                    |     1|
|5     |LUT3                    |     4|
|6     |LUT4                    |    20|
|7     |LUT6                    |    33|
|8     |FDRE                    |   184|
|9     |FDSE                    |     2|
|10    |IBUF                    |    64|
|11    |OBUF                    |    56|
+------+------------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      |   480|
|2     |  adc_core_v1_0_S00_AXI_inst |adc_core_v1_0_S00_AXI |   359|
|3     |    dc                       |Data_Collector        |   134|
|4     |      adc_proc               |adc_interface         |    20|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.059 ; gain = 929.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1291.059 ; gain = 372.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.059 ; gain = 929.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1310.234 ; gain = 948.293
INFO: [Common 17-1381] The checkpoint 'C:/Users/mloui/Documents/ROIC/edit_adc_ip/edit_adc_core_v1_0.runs/synth_1/adc_core_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adc_core_v1_0_utilization_synth.rpt -pb adc_core_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1310.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug  7 12:39:44 2018...
