// Seed: 1535287262
module module_0 #(
    parameter id_6 = 32'd85
) (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  uwire id_3, id_4;
  parameter id_5 = 1 ^ 1;
  parameter id_6 = -1 ^ id_5[-1'd0];
  assign id_3 = 1;
  assign id_3 = id_5;
  wire [-1 'd0 : id_6] id_7, id_8, id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6[(1) : 1],
    id_7,
    id_8[id_2 : 1&-1'b0],
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  input logic [7:0] id_4;
  inout wire id_3;
  output wire _id_2;
  output wire id_1;
  assign id_10 = id_4;
  assign id_3  = id_4[1'b0];
  logic id_11;
endmodule
