# ALU-Control-Reconfigurable-Systems-Vivado-Project

## Overview
This project involves designing a **test bench** for the **Arithmetic Logic Unit (ALU)** and **Control Unit** using the **VHDL** programming language in **Vivado** software. The test bench will analyze key performance metrics, including **LUT consumption, power usage, delay, and utilization**.

## Project Requirements
- **Vivado** for VHDL coding and simulation.
- **VHDL test bench** to validate ALU and Control Unit behavior.
- Analysis of:
  - Lookup Table (**LUT**) usage.
  - **Power consumption** measurement.
  - **Delay** evaluation.
  - **Resource utilization** tracking.
