// Seed: 3673647595
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  wire id_4 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1
    , id_8,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6
);
  tri0 id_9 = -1'd0;
  initial begin : LABEL_0
    id_8 = -1;
    disable id_10;
  end
  logic id_11;
  tri   id_12 = 1'b0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
