// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [79:0] p_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
wire  signed [7:0] trunc_ln38_fu_2877_p1;
reg  signed [7:0] trunc_ln38_reg_4620;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [14:0] trunc_ln717_s_reg_4628;
reg   [12:0] trunc_ln717_5_reg_4633;
wire  signed [7:0] trunc_ln38_1_fu_2911_p4;
reg  signed [7:0] trunc_ln38_1_reg_4638;
reg   [13:0] trunc_ln717_7_reg_4644;
reg   [14:0] trunc_ln717_8_reg_4649;
reg   [12:0] trunc_ln717_9_reg_4654;
reg   [13:0] trunc_ln717_1_reg_4659;
reg   [14:0] trunc_ln717_3_reg_4664;
reg   [12:0] trunc_ln717_10_reg_4669;
reg   [12:0] trunc_ln717_11_reg_4674;
reg   [12:0] trunc_ln717_12_reg_4679;
reg   [12:0] trunc_ln717_13_reg_4684;
reg   [12:0] trunc_ln717_15_reg_4689;
reg   [11:0] trunc_ln717_16_reg_4694;
reg   [9:0] trunc_ln717_17_reg_4699;
wire  signed [7:0] trunc_ln38_4_fu_3212_p4;
reg  signed [7:0] trunc_ln38_4_reg_4704;
reg   [12:0] trunc_ln717_18_reg_4709;
reg   [13:0] trunc_ln717_20_reg_4714;
reg   [11:0] trunc_ln717_21_reg_4719;
reg   [9:0] trunc_ln717_22_reg_4724;
reg   [13:0] trunc_ln717_23_reg_4729;
reg   [13:0] trunc_ln717_24_reg_4734;
reg   [11:0] trunc_ln717_25_reg_4739;
reg   [10:0] trunc_ln717_26_reg_4744;
wire  signed [7:0] trunc_ln38_6_fu_3476_p4;
reg  signed [7:0] trunc_ln38_6_reg_4749;
reg   [13:0] trunc_ln717_27_reg_4755;
reg   [13:0] trunc_ln717_29_reg_4760;
reg   [12:0] trunc_ln717_30_reg_4765;
reg   [10:0] trunc_ln717_31_reg_4770;
reg   [12:0] trunc_ln717_32_reg_4775;
reg   [13:0] trunc_ln717_33_reg_4780;
reg   [13:0] trunc_ln717_34_reg_4785;
reg   [12:0] trunc_ln717_35_reg_4790;
reg   [11:0] trunc_ln717_36_reg_4795;
reg   [14:0] trunc_ln717_37_reg_4800;
reg   [14:0] trunc_ln717_38_reg_4805;
reg   [12:0] trunc_ln717_39_reg_4810;
reg   [13:0] trunc_ln717_40_reg_4815;
reg   [13:0] trunc_ln717_41_reg_4820;
wire  signed [7:0] trunc_ln38_9_fu_3782_p4;
reg  signed [7:0] trunc_ln38_9_reg_4825;
reg   [13:0] trunc_ln717_42_reg_4833;
reg   [6:0] trunc_ln717_43_reg_4838;
reg   [12:0] trunc_ln717_44_reg_4843;
wire   [13:0] add_ln712_19_fu_3832_p2;
reg   [13:0] add_ln712_19_reg_4848;
reg   [11:0] trunc_ln717_4_reg_4853;
wire    ap_block_pp0_stage1_11001;
wire   [14:0] add_ln712_fu_4205_p2;
reg   [14:0] add_ln712_reg_4858;
wire   [15:0] add_ln712_10_fu_4221_p2;
reg   [15:0] add_ln712_10_reg_4863;
wire   [14:0] add_ln712_13_fu_4233_p2;
reg   [14:0] add_ln712_13_reg_4868;
wire   [14:0] add_ln712_14_fu_4239_p2;
reg   [14:0] add_ln712_14_reg_4873;
wire   [15:0] add_ln712_18_fu_4245_p2;
reg   [15:0] add_ln712_18_reg_4878;
wire   [14:0] add_ln712_20_fu_4254_p2;
reg   [14:0] add_ln712_20_reg_4883;
wire   [14:0] add_ln712_22_fu_4260_p2;
reg   [14:0] add_ln712_22_reg_4888;
wire   [15:0] add_ln712_25_fu_4276_p2;
reg   [15:0] add_ln712_25_reg_4893;
wire   [14:0] add_ln712_30_fu_4288_p2;
reg   [14:0] add_ln712_30_reg_4898;
wire   [14:0] add_ln712_32_fu_4294_p2;
reg   [14:0] add_ln712_32_reg_4903;
wire   [14:0] add_ln712_35_fu_4310_p2;
reg   [14:0] add_ln712_35_reg_4908;
wire   [14:0] add_ln712_38_fu_4316_p2;
reg   [14:0] add_ln712_38_reg_4913;
wire   [15:0] add_ln712_40_fu_4332_p2;
reg   [15:0] add_ln712_40_reg_4918;
wire   [14:0] add_ln712_43_fu_4344_p2;
reg   [14:0] add_ln712_43_reg_4923;
wire   [11:0] add_ln712_45_fu_4360_p2;
reg   [11:0] add_ln712_45_reg_4928;
wire   [12:0] add_ln712_48_fu_4366_p2;
reg   [12:0] add_ln712_48_reg_4933;
wire   [13:0] add_ln712_50_fu_4382_p2;
reg   [13:0] add_ln712_50_reg_4938;
wire   [12:0] add_ln712_53_fu_4394_p2;
reg   [12:0] add_ln712_53_reg_4943;
wire   [12:0] add_ln712_54_fu_4400_p2;
reg   [12:0] add_ln712_54_reg_4948;
wire   [15:0] add_ln712_16_fu_4436_p2;
reg   [15:0] add_ln712_16_reg_4953;
wire   [15:0] add_ln712_26_fu_4451_p2;
reg   [15:0] add_ln712_26_reg_4958;
wire   [13:0] add_ln712_28_fu_4456_p2;
reg   [13:0] add_ln712_28_reg_4963;
wire   [15:0] add_ln712_36_fu_4474_p2;
reg   [15:0] add_ln712_36_reg_4968;
wire   [15:0] add_ln712_46_fu_4486_p2;
reg   [15:0] add_ln712_46_reg_4973;
wire   [14:0] add_ln712_51_fu_4498_p2;
reg   [14:0] add_ln712_51_reg_4978;
wire   [14:0] add_ln712_56_fu_4516_p2;
reg   [14:0] add_ln712_56_reg_4983;
reg    ap_enable_reg_pp0_iter0_reg;
wire  signed [5:0] mul_ln1171_25_fu_176_p1;
wire    ap_block_pp0_stage0;
wire   [5:0] mul_ln1171_29_fu_177_p1;
wire   [4:0] mul_ln1171_22_fu_178_p1;
wire  signed [7:0] mul_ln1171_16_fu_179_p0;
wire  signed [14:0] sext_ln1171_28_fu_3340_p1;
wire   [6:0] mul_ln1171_16_fu_179_p1;
wire  signed [7:0] mul_ln1171_21_fu_180_p0;
wire  signed [14:0] sext_ln1171_41_fu_3598_p1;
wire   [6:0] mul_ln1171_21_fu_180_p1;
wire  signed [7:0] mul_ln1171_13_fu_181_p0;
wire  signed [13:0] sext_ln1171_14_fu_2992_p1;
wire   [5:0] mul_ln1171_13_fu_181_p1;
wire  signed [7:0] mul_ln1171_12_fu_182_p0;
wire   [5:0] mul_ln1171_12_fu_182_p1;
wire  signed [7:0] mul_ln1171_11_fu_183_p1;
wire  signed [7:0] mul_ln1171_26_fu_184_p0;
wire  signed [14:0] sext_ln1171_46_fu_3721_p1;
wire  signed [6:0] mul_ln1171_26_fu_184_p1;
wire   [6:0] mul_ln1171_15_fu_185_p1;
wire  signed [7:0] mul_ln1171_18_fu_186_p0;
wire  signed [14:0] sext_ln1171_36_fu_3494_p1;
wire  signed [6:0] mul_ln1171_18_fu_186_p1;
wire  signed [7:0] mul_ln1171_24_fu_187_p0;
wire  signed [15:0] r_V_87_fu_3715_p1;
wire   [7:0] mul_ln1171_24_fu_187_p1;
wire   [7:0] mul_ln1171_8_fu_188_p1;
wire  signed [7:0] mul_ln1171_10_fu_189_p0;
wire  signed [14:0] sext_ln1171_12_fu_2931_p1;
wire   [6:0] mul_ln1171_10_fu_189_p1;
wire  signed [7:0] mul_ln1171_7_fu_190_p0;
wire   [6:0] mul_ln1171_7_fu_190_p1;
wire   [5:0] mul_ln1171_6_fu_191_p1;
wire  signed [7:0] mul_ln1171_20_fu_192_p0;
wire   [6:0] mul_ln1171_20_fu_192_p1;
wire  signed [6:0] mul_ln1171_28_fu_193_p1;
wire  signed [7:0] mul_ln1171_23_fu_194_p0;
wire  signed [7:0] mul_ln1171_23_fu_194_p1;
wire  signed [7:0] mul_ln1171_27_fu_195_p0;
wire   [6:0] mul_ln1171_27_fu_195_p1;
wire  signed [7:0] mul_ln1171_19_fu_196_p0;
wire   [6:0] mul_ln1171_19_fu_196_p1;
wire  signed [5:0] mul_ln1171_14_fu_197_p1;
wire  signed [7:0] mul_ln1171_17_fu_198_p0;
wire   [6:0] mul_ln1171_17_fu_198_p1;
wire   [5:0] mul_ln1171_9_fu_199_p1;
wire  signed [7:0] mul_ln1171_fu_200_p1;
wire   [15:0] mul_ln1171_fu_200_p2;
wire   [13:0] mul_ln1171_6_fu_191_p2;
wire   [14:0] mul_ln1171_7_fu_190_p2;
wire   [15:0] mul_ln1171_8_fu_188_p2;
wire   [13:0] mul_ln1171_9_fu_199_p2;
wire   [14:0] mul_ln1171_10_fu_189_p2;
wire  signed [7:0] trunc_ln38_2_fu_2977_p4;
wire   [15:0] mul_ln1171_11_fu_183_p2;
wire   [12:0] shl_ln1171_2_fu_3008_p3;
wire  signed [13:0] sext_ln1171_15_fu_3016_p1;
wire   [13:0] add_ln1171_1_fu_3020_p2;
wire   [13:0] mul_ln1171_12_fu_182_p2;
wire   [13:0] mul_ln1171_13_fu_181_p2;
wire  signed [7:0] trunc_ln38_3_fu_3056_p4;
wire   [12:0] shl_ln1171_3_fu_3070_p3;
wire  signed [9:0] shl_ln1171_4_fu_3082_p3;
wire  signed [13:0] sext_ln1171_19_fu_3094_p1;
wire  signed [13:0] sext_ln1171_17_fu_3078_p1;
wire   [13:0] sub_ln1171_5_fu_3098_p2;
wire   [10:0] shl_ln1171_5_fu_3114_p3;
wire  signed [13:0] sext_ln1171_20_fu_3122_p1;
wire   [13:0] sub_ln1171_6_fu_3126_p2;
wire   [12:0] trunc_ln717_14_fu_3132_p4;
wire   [13:0] sub_ln1171_7_fu_3146_p2;
wire  signed [13:0] sext_ln1171_16_fu_3066_p1;
wire   [13:0] sub_ln1171_8_fu_3152_p2;
wire   [11:0] shl_ln1171_6_fu_3168_p3;
wire  signed [12:0] sext_ln1171_21_fu_3176_p1;
wire   [12:0] sub_ln1171_9_fu_3180_p2;
wire  signed [10:0] sext_ln1171_18_fu_3090_p1;
wire   [10:0] sub_ln1171_10_fu_3196_p2;
wire   [13:0] mul_ln1171_14_fu_197_p2;
wire   [12:0] shl_ln1171_7_fu_3242_p3;
wire  signed [13:0] sext_ln1171_25_fu_3250_p1;
wire   [13:0] sub_ln1171_11_fu_3254_p2;
wire   [12:0] trunc_ln717_19_fu_3260_p4;
wire   [14:0] mul_ln1171_15_fu_185_p2;
wire   [11:0] shl_ln1171_8_fu_3284_p3;
wire  signed [12:0] sext_ln1171_26_fu_3292_p1;
wire   [8:0] shl_ln1171_10_fu_3302_p3;
wire   [12:0] sub_ln1171_12_fu_3296_p2;
wire  signed [12:0] sext_ln1171_27_fu_3310_p1;
wire   [12:0] sub_ln1171_13_fu_3314_p2;
wire  signed [7:0] trunc_ln38_5_fu_3330_p4;
wire  signed [9:0] tmp_s_fu_3350_p3;
wire  signed [10:0] sext_ln1171_29_fu_3346_p1;
wire  signed [10:0] sext_ln1171_54_fu_3358_p1;
wire   [10:0] sub_ln1171_27_fu_3362_p2;
wire   [14:0] mul_ln1171_16_fu_179_p2;
wire   [14:0] mul_ln1171_17_fu_198_p2;
wire   [11:0] shl_ln1171_11_fu_3398_p3;
wire  signed [12:0] sext_ln1171_30_fu_3406_p1;
wire   [12:0] sub_ln1171_14_fu_3410_p2;
wire  signed [12:0] sext_ln1171_31_fu_3416_p1;
wire   [12:0] sub_ln1171_15_fu_3420_p2;
wire   [10:0] shl_ln1171_12_fu_3436_p3;
wire   [8:0] shl_ln1171_13_fu_3448_p3;
wire  signed [11:0] sext_ln1171_33_fu_3456_p1;
wire  signed [11:0] sext_ln1171_32_fu_3444_p1;
wire   [11:0] sub_ln1171_16_fu_3460_p2;
wire   [14:0] mul_ln1171_18_fu_186_p2;
wire   [14:0] mul_ln1171_19_fu_196_p2;
wire   [12:0] shl_ln1171_16_fu_3520_p3;
wire  signed [13:0] sext_ln1171_39_fu_3528_p1;
wire   [13:0] sub_ln1171_18_fu_3532_p2;
wire  signed [13:0] sext_ln1171_34_fu_3486_p1;
wire   [13:0] sub_ln1171_19_fu_3538_p2;
wire   [10:0] shl_ln1171_17_fu_3554_p3;
wire  signed [11:0] sext_ln1171_40_fu_3562_p1;
wire   [11:0] sub_ln1171_20_fu_3566_p2;
wire  signed [11:0] sext_ln1171_35_fu_3490_p1;
wire   [11:0] sub_ln1171_21_fu_3572_p2;
wire  signed [7:0] trunc_ln38_7_fu_3588_p4;
wire   [12:0] shl_ln1171_18_fu_3613_p3;
wire  signed [13:0] sext_ln1171_44_fu_3621_p1;
wire   [13:0] sub_ln1171_22_fu_3625_p2;
wire  signed [13:0] sext_ln1171_42_fu_3604_p1;
wire   [13:0] sub_ln1171_23_fu_3631_p2;
wire   [14:0] mul_ln1171_20_fu_192_p2;
wire   [14:0] mul_ln1171_21_fu_180_p2;
wire   [9:0] shl_ln1171_19_fu_3667_p3;
wire  signed [13:0] sext_ln1171_45_fu_3675_p1;
wire   [13:0] sub_ln1171_24_fu_3679_p2;
wire   [12:0] mul_ln1171_22_fu_178_p2;
wire  signed [7:0] trunc_ln38_8_fu_3705_p4;
wire   [15:0] mul_ln1171_23_fu_194_p2;
wire   [15:0] mul_ln1171_24_fu_187_p2;
wire   [13:0] mul_ln1171_25_fu_176_p2;
wire   [14:0] mul_ln1171_26_fu_184_p2;
wire   [14:0] mul_ln1171_27_fu_195_p2;
wire   [14:0] mul_ln1171_28_fu_193_p2;
wire   [13:0] mul_ln1171_29_fu_177_p2;
wire  signed [13:0] sext_ln1171_65_fu_3142_p1;
wire  signed [13:0] sext_ln1171_69_fu_3270_p1;
wire    ap_block_pp0_stage1;
wire   [10:0] shl_ln_fu_3838_p3;
wire  signed [8:0] shl_ln1171_9_fu_3849_p3;
wire  signed [11:0] sext_ln1171_5_fu_3845_p1;
wire  signed [11:0] sext_ln1171_7_fu_3860_p1;
wire   [11:0] add_ln1171_fu_3864_p2;
wire   [10:0] trunc_ln7_fu_3870_p4;
wire   [11:0] shl_ln1171_s_fu_3887_p3;
wire  signed [12:0] sext_ln1171_8_fu_3894_p1;
wire   [12:0] sub_ln1171_fu_3898_p2;
wire  signed [12:0] sext_ln1171_6_fu_3856_p1;
wire   [12:0] sub_ln1171_3_fu_3904_p2;
wire   [9:0] shl_ln1171_1_fu_3923_p3;
wire  signed [12:0] sext_ln1171_9_fu_3930_p1;
wire   [12:0] sub_ln1171_4_fu_3934_p2;
wire   [11:0] trunc_ln717_6_fu_3940_p4;
wire   [10:0] tmp_5_fu_3966_p3;
wire  signed [11:0] sext_ln1171_10_fu_3954_p1;
wire  signed [11:0] sext_ln1171_13_fu_3973_p1;
wire   [11:0] sub_ln1171_26_fu_3977_p2;
wire   [10:0] trunc_ln717_2_fu_3983_p4;
wire   [11:0] shl_ln1171_14_fu_4045_p3;
wire   [9:0] shl_ln1171_15_fu_4056_p3;
wire  signed [12:0] sext_ln1171_38_fu_4063_p1;
wire  signed [12:0] sext_ln1171_37_fu_4052_p1;
wire   [12:0] sub_ln1171_17_fu_4067_p2;
wire   [11:0] trunc_ln717_28_fu_4073_p4;
wire   [10:0] shl_ln1171_20_fu_4132_p3;
wire   [8:0] shl_ln1171_21_fu_4143_p3;
wire  signed [11:0] sext_ln1171_53_fu_4150_p1;
wire  signed [11:0] sext_ln1171_52_fu_4139_p1;
wire   [11:0] sub_ln1171_25_fu_4154_p2;
wire   [10:0] trunc_ln717_45_fu_4160_p4;
wire   [11:0] tmp_1_fu_4174_p3;
wire  signed [12:0] sext_ln1171_48_fu_4120_p1;
wire  signed [12:0] sext_ln1171_55_fu_4181_p1;
wire   [12:0] sub_ln1171_28_fu_4185_p2;
wire   [11:0] trunc_ln717_46_fu_4191_p4;
wire  signed [14:0] sext_ln1171_56_fu_3880_p1;
wire  signed [14:0] sext_ln1171_59_fu_3957_p1;
wire  signed [13:0] sext_ln1171_64_fu_4009_p1;
wire  signed [13:0] sext_ln1171_68_fu_4024_p1;
wire   [13:0] add_ln712_9_fu_4211_p2;
wire  signed [15:0] sext_ln712_9_fu_4217_p1;
wire  signed [15:0] sext_ln717_2_fu_3997_p1;
wire  signed [14:0] sext_ln1171_73_fu_4042_p1;
wire  signed [14:0] sext_ln1171_77_fu_4096_p1;
wire   [14:0] add_ln712_12_fu_4227_p2;
wire  signed [14:0] sext_ln1171_71_fu_4033_p1;
wire  signed [14:0] sext_ln717_7_fu_4123_p1;
wire  signed [15:0] sext_ln717_fu_3884_p1;
wire  signed [15:0] sext_ln717_1_fu_3960_p1;
wire  signed [14:0] sext_ln712_12_fu_4251_p1;
wire  signed [14:0] sext_ln1171_62_fu_4000_p1;
wire  signed [14:0] sext_ln1171_74_fu_4083_p1;
wire  signed [14:0] sext_ln1171_78_fu_4099_p1;
wire  signed [10:0] sext_ln1171_51_fu_4126_p1;
wire   [10:0] add_ln712_24_fu_4266_p2;
wire  signed [15:0] sext_ln712_fu_4272_p1;
wire  signed [15:0] sext_ln717_6_fu_4111_p1;
wire  signed [14:0] sext_ln1171_66_fu_4012_p1;
wire  signed [14:0] sext_ln1171_70_fu_4027_p1;
wire   [14:0] add_ln712_29_fu_4282_p2;
wire  signed [14:0] sext_ln1171_63_fu_4003_p1;
wire  signed [14:0] sext_ln1171_75_fu_4087_p1;
wire  signed [14:0] sext_ln1171_79_fu_4102_p1;
wire  signed [13:0] sext_ln1171_83_fu_4129_p1;
wire   [13:0] add_ln712_34_fu_4300_p2;
wire  signed [14:0] sext_ln712_18_fu_4306_p1;
wire  signed [14:0] sext_ln1171_81_fu_4114_p1;
wire  signed [14:0] sext_ln1171_58_fu_3920_p1;
wire  signed [14:0] sext_ln1171_61_fu_3963_p1;
wire  signed [12:0] sext_ln1171_67_fu_4015_p1;
wire  signed [12:0] sext_ln1171_72_fu_4036_p1;
wire   [12:0] add_ln712_39_fu_4322_p2;
wire  signed [15:0] sext_ln712_21_fu_4328_p1;
wire  signed [14:0] sext_ln1171_80_fu_4105_p1;
wire  signed [14:0] sext_ln1171_82_fu_4117_p1;
wire   [14:0] add_ln712_42_fu_4338_p2;
wire  signed [14:0] sext_ln1171_76_fu_4090_p1;
wire  signed [9:0] sext_ln1171_22_fu_4021_p1;
wire   [9:0] add_ln712_44_fu_4350_p2;
wire   [11:0] zext_ln712_fu_4356_p1;
wire  signed [11:0] sext_ln1171_84_fu_4170_p1;
wire  signed [12:0] sext_ln38_fu_3950_p1;
wire  signed [12:0] sext_ln38_1_fu_3993_p1;
wire  signed [12:0] sext_ln38_3_fu_4018_p1;
wire  signed [12:0] sext_ln38_4_fu_4030_p1;
wire   [12:0] add_ln712_49_fu_4372_p2;
wire  signed [13:0] sext_ln712_25_fu_4378_p1;
wire  signed [13:0] sext_ln38_2_fu_4006_p1;
wire  signed [12:0] sext_ln38_6_fu_4093_p1;
wire  signed [12:0] sext_ln38_7_fu_4108_p1;
wire   [12:0] add_ln712_52_fu_4388_p2;
wire  signed [12:0] sext_ln38_5_fu_4039_p1;
wire  signed [12:0] sext_ln712_7_fu_4201_p1;
wire  signed [15:0] sext_ln712_11_fu_4427_p1;
wire  signed [15:0] sext_ln717_5_fu_4418_p1;
wire   [15:0] add_ln712_15_fu_4430_p2;
wire  signed [15:0] sext_ln712_10_fu_4424_p1;
wire  signed [15:0] sext_ln712_14_fu_4442_p1;
wire  signed [15:0] sext_ln717_3_fu_4412_p1;
wire   [15:0] add_ln712_23_fu_4445_p2;
wire  signed [13:0] sext_ln1171_57_fu_4406_p1;
wire  signed [13:0] sext_ln1171_60_fu_4409_p1;
wire  signed [15:0] sext_ln712_17_fu_4462_p1;
wire  signed [15:0] sext_ln717_4_fu_4415_p1;
wire  signed [15:0] sext_ln712_19_fu_4471_p1;
wire   [15:0] add_ln712_33_fu_4465_p2;
wire  signed [15:0] sext_ln712_23_fu_4483_p1;
wire  signed [15:0] sext_ln712_22_fu_4480_p1;
wire  signed [14:0] sext_ln712_26_fu_4495_p1;
wire  signed [14:0] sext_ln712_24_fu_4492_p1;
wire  signed [14:0] sext_ln712_29_fu_4507_p1;
wire  signed [14:0] sext_ln38_8_fu_4421_p1;
wire   [14:0] add_ln712_55_fu_4510_p2;
wire  signed [14:0] sext_ln712_28_fu_4504_p1;
wire  signed [15:0] sext_ln712_8_fu_4522_p1;
wire   [15:0] add_ln712_11_fu_4525_p2;
wire  signed [15:0] sext_ln712_13_fu_4535_p1;
wire   [15:0] add_ln712_21_fu_4538_p2;
wire  signed [15:0] sext_ln712_16_fu_4551_p1;
wire  signed [15:0] sext_ln712_15_fu_4548_p1;
wire   [15:0] add_ln712_31_fu_4554_p2;
wire  signed [15:0] sext_ln712_20_fu_4565_p1;
wire   [15:0] add_ln712_41_fu_4568_p2;
wire  signed [15:0] sext_ln712_30_fu_4581_p1;
wire  signed [15:0] sext_ln712_27_fu_4578_p1;
wire   [15:0] add_ln712_17_fu_4530_p2;
wire   [15:0] add_ln712_27_fu_4543_p2;
wire   [15:0] add_ln712_37_fu_4560_p2;
wire   [15:0] add_ln712_47_fu_4573_p2;
wire   [15:0] add_ln712_57_fu_4584_p2;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

myproject_mul_8s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_1_U1(
    .din0(trunc_ln38_8_fu_3705_p4),
    .din1(mul_ln1171_25_fu_176_p1),
    .dout(mul_ln1171_25_fu_176_p2)
);

myproject_mul_8s_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_1_U2(
    .din0(trunc_ln38_9_fu_3782_p4),
    .din1(mul_ln1171_29_fu_177_p1),
    .dout(mul_ln1171_29_fu_177_p2)
);

myproject_mul_8s_5ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5ns_13_1_1_U3(
    .din0(trunc_ln38_7_fu_3588_p4),
    .din1(mul_ln1171_22_fu_178_p1),
    .dout(mul_ln1171_22_fu_178_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U4(
    .din0(mul_ln1171_16_fu_179_p0),
    .din1(mul_ln1171_16_fu_179_p1),
    .dout(mul_ln1171_16_fu_179_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U5(
    .din0(mul_ln1171_21_fu_180_p0),
    .din1(mul_ln1171_21_fu_180_p1),
    .dout(mul_ln1171_21_fu_180_p2)
);

myproject_mul_8s_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_1_U6(
    .din0(mul_ln1171_13_fu_181_p0),
    .din1(mul_ln1171_13_fu_181_p1),
    .dout(mul_ln1171_13_fu_181_p2)
);

myproject_mul_8s_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_1_U7(
    .din0(mul_ln1171_12_fu_182_p0),
    .din1(mul_ln1171_12_fu_182_p1),
    .dout(mul_ln1171_12_fu_182_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U8(
    .din0(trunc_ln38_2_fu_2977_p4),
    .din1(mul_ln1171_11_fu_183_p1),
    .dout(mul_ln1171_11_fu_183_p2)
);

myproject_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U9(
    .din0(mul_ln1171_26_fu_184_p0),
    .din1(mul_ln1171_26_fu_184_p1),
    .dout(mul_ln1171_26_fu_184_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U10(
    .din0(trunc_ln38_4_fu_3212_p4),
    .din1(mul_ln1171_15_fu_185_p1),
    .dout(mul_ln1171_15_fu_185_p2)
);

myproject_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U11(
    .din0(mul_ln1171_18_fu_186_p0),
    .din1(mul_ln1171_18_fu_186_p1),
    .dout(mul_ln1171_18_fu_186_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U12(
    .din0(mul_ln1171_24_fu_187_p0),
    .din1(mul_ln1171_24_fu_187_p1),
    .dout(mul_ln1171_24_fu_187_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U13(
    .din0(trunc_ln38_1_fu_2911_p4),
    .din1(mul_ln1171_8_fu_188_p1),
    .dout(mul_ln1171_8_fu_188_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U14(
    .din0(mul_ln1171_10_fu_189_p0),
    .din1(mul_ln1171_10_fu_189_p1),
    .dout(mul_ln1171_10_fu_189_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U15(
    .din0(mul_ln1171_7_fu_190_p0),
    .din1(mul_ln1171_7_fu_190_p1),
    .dout(mul_ln1171_7_fu_190_p2)
);

myproject_mul_8s_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_1_U16(
    .din0(trunc_ln38_fu_2877_p1),
    .din1(mul_ln1171_6_fu_191_p1),
    .dout(mul_ln1171_6_fu_191_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U17(
    .din0(mul_ln1171_20_fu_192_p0),
    .din1(mul_ln1171_20_fu_192_p1),
    .dout(mul_ln1171_20_fu_192_p2)
);

myproject_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U18(
    .din0(trunc_ln38_9_fu_3782_p4),
    .din1(mul_ln1171_28_fu_193_p1),
    .dout(mul_ln1171_28_fu_193_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U19(
    .din0(mul_ln1171_23_fu_194_p0),
    .din1(mul_ln1171_23_fu_194_p1),
    .dout(mul_ln1171_23_fu_194_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U20(
    .din0(mul_ln1171_27_fu_195_p0),
    .din1(mul_ln1171_27_fu_195_p1),
    .dout(mul_ln1171_27_fu_195_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U21(
    .din0(mul_ln1171_19_fu_196_p0),
    .din1(mul_ln1171_19_fu_196_p1),
    .dout(mul_ln1171_19_fu_196_p2)
);

myproject_mul_8s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_1_U22(
    .din0(trunc_ln38_4_fu_3212_p4),
    .din1(mul_ln1171_14_fu_197_p1),
    .dout(mul_ln1171_14_fu_197_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U23(
    .din0(mul_ln1171_17_fu_198_p0),
    .din1(mul_ln1171_17_fu_198_p1),
    .dout(mul_ln1171_17_fu_198_p2)
);

myproject_mul_8s_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_1_U24(
    .din0(trunc_ln38_1_fu_2911_p4),
    .din1(mul_ln1171_9_fu_199_p1),
    .dout(mul_ln1171_9_fu_199_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U25(
    .din0(trunc_ln38_fu_2877_p1),
    .din1(mul_ln1171_fu_200_p1),
    .dout(mul_ln1171_fu_200_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln712_10_reg_4863 <= add_ln712_10_fu_4221_p2;
        add_ln712_13_reg_4868 <= add_ln712_13_fu_4233_p2;
        add_ln712_14_reg_4873 <= add_ln712_14_fu_4239_p2;
        add_ln712_18_reg_4878 <= add_ln712_18_fu_4245_p2;
        add_ln712_20_reg_4883 <= add_ln712_20_fu_4254_p2;
        add_ln712_22_reg_4888 <= add_ln712_22_fu_4260_p2;
        add_ln712_25_reg_4893 <= add_ln712_25_fu_4276_p2;
        add_ln712_30_reg_4898 <= add_ln712_30_fu_4288_p2;
        add_ln712_32_reg_4903 <= add_ln712_32_fu_4294_p2;
        add_ln712_35_reg_4908 <= add_ln712_35_fu_4310_p2;
        add_ln712_38_reg_4913 <= add_ln712_38_fu_4316_p2;
        add_ln712_40_reg_4918 <= add_ln712_40_fu_4332_p2;
        add_ln712_43_reg_4923 <= add_ln712_43_fu_4344_p2;
        add_ln712_45_reg_4928 <= add_ln712_45_fu_4360_p2;
        add_ln712_48_reg_4933 <= add_ln712_48_fu_4366_p2;
        add_ln712_50_reg_4938 <= add_ln712_50_fu_4382_p2;
        add_ln712_53_reg_4943 <= add_ln712_53_fu_4394_p2;
        add_ln712_54_reg_4948 <= add_ln712_54_fu_4400_p2;
        add_ln712_reg_4858 <= add_ln712_fu_4205_p2;
        trunc_ln717_4_reg_4853 <= {{sub_ln1171_3_fu_3904_p2[12:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln712_16_reg_4953 <= add_ln712_16_fu_4436_p2;
        add_ln712_19_reg_4848[13 : 2] <= add_ln712_19_fu_3832_p2[13 : 2];
        add_ln712_26_reg_4958 <= add_ln712_26_fu_4451_p2;
        add_ln712_28_reg_4963 <= add_ln712_28_fu_4456_p2;
        add_ln712_36_reg_4968 <= add_ln712_36_fu_4474_p2;
        add_ln712_46_reg_4973 <= add_ln712_46_fu_4486_p2;
        add_ln712_51_reg_4978 <= add_ln712_51_fu_4498_p2;
        add_ln712_56_reg_4983 <= add_ln712_56_fu_4516_p2;
        trunc_ln38_1_reg_4638 <= {{p_read[15:8]}};
        trunc_ln38_4_reg_4704 <= {{p_read[39:32]}};
        trunc_ln38_6_reg_4749 <= {{p_read[55:48]}};
        trunc_ln38_9_reg_4825 <= {{p_read[79:72]}};
        trunc_ln38_reg_4620 <= trunc_ln38_fu_2877_p1;
        trunc_ln717_10_reg_4669 <= {{add_ln1171_1_fu_3020_p2[13:1]}};
        trunc_ln717_11_reg_4674 <= {{mul_ln1171_12_fu_182_p2[13:1]}};
        trunc_ln717_12_reg_4679 <= {{mul_ln1171_13_fu_181_p2[13:1]}};
        trunc_ln717_13_reg_4684 <= {{sub_ln1171_5_fu_3098_p2[13:1]}};
        trunc_ln717_15_reg_4689 <= {{sub_ln1171_8_fu_3152_p2[13:1]}};
        trunc_ln717_16_reg_4694 <= {{sub_ln1171_9_fu_3180_p2[12:1]}};
        trunc_ln717_17_reg_4699 <= {{sub_ln1171_10_fu_3196_p2[10:1]}};
        trunc_ln717_18_reg_4709 <= {{mul_ln1171_14_fu_197_p2[13:1]}};
        trunc_ln717_1_reg_4659 <= {{mul_ln1171_10_fu_189_p2[14:1]}};
        trunc_ln717_20_reg_4714 <= {{mul_ln1171_15_fu_185_p2[14:1]}};
        trunc_ln717_21_reg_4719 <= {{sub_ln1171_13_fu_3314_p2[12:1]}};
        trunc_ln717_22_reg_4724 <= {{sub_ln1171_27_fu_3362_p2[10:1]}};
        trunc_ln717_23_reg_4729 <= {{mul_ln1171_16_fu_179_p2[14:1]}};
        trunc_ln717_24_reg_4734 <= {{mul_ln1171_17_fu_198_p2[14:1]}};
        trunc_ln717_25_reg_4739 <= {{sub_ln1171_15_fu_3420_p2[12:1]}};
        trunc_ln717_26_reg_4744 <= {{sub_ln1171_16_fu_3460_p2[11:1]}};
        trunc_ln717_27_reg_4755 <= {{mul_ln1171_18_fu_186_p2[14:1]}};
        trunc_ln717_29_reg_4760 <= {{mul_ln1171_19_fu_196_p2[14:1]}};
        trunc_ln717_30_reg_4765 <= {{sub_ln1171_19_fu_3538_p2[13:1]}};
        trunc_ln717_31_reg_4770 <= {{sub_ln1171_21_fu_3572_p2[11:1]}};
        trunc_ln717_32_reg_4775 <= {{sub_ln1171_23_fu_3631_p2[13:1]}};
        trunc_ln717_33_reg_4780 <= {{mul_ln1171_20_fu_192_p2[14:1]}};
        trunc_ln717_34_reg_4785 <= {{mul_ln1171_21_fu_180_p2[14:1]}};
        trunc_ln717_35_reg_4790 <= {{sub_ln1171_24_fu_3679_p2[13:1]}};
        trunc_ln717_36_reg_4795 <= {{mul_ln1171_22_fu_178_p2[12:1]}};
        trunc_ln717_37_reg_4800 <= {{mul_ln1171_23_fu_194_p2[15:1]}};
        trunc_ln717_38_reg_4805 <= {{mul_ln1171_24_fu_187_p2[15:1]}};
        trunc_ln717_39_reg_4810 <= {{mul_ln1171_25_fu_176_p2[13:1]}};
        trunc_ln717_3_reg_4664 <= {{mul_ln1171_11_fu_183_p2[15:1]}};
        trunc_ln717_40_reg_4815 <= {{mul_ln1171_26_fu_184_p2[14:1]}};
        trunc_ln717_41_reg_4820 <= {{mul_ln1171_27_fu_195_p2[14:1]}};
        trunc_ln717_42_reg_4833 <= {{mul_ln1171_28_fu_193_p2[14:1]}};
        trunc_ln717_43_reg_4838 <= {{p_read[79:73]}};
        trunc_ln717_44_reg_4843 <= {{mul_ln1171_29_fu_177_p2[13:1]}};
        trunc_ln717_5_reg_4633 <= {{mul_ln1171_6_fu_191_p2[13:1]}};
        trunc_ln717_7_reg_4644 <= {{mul_ln1171_7_fu_190_p2[14:1]}};
        trunc_ln717_8_reg_4649 <= {{mul_ln1171_8_fu_188_p2[15:1]}};
        trunc_ln717_9_reg_4654 <= {{mul_ln1171_9_fu_199_p2[13:1]}};
        trunc_ln717_s_reg_4628 <= {{mul_ln1171_fu_200_p2[15:1]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1171_1_fu_3020_p2 = ($signed(sext_ln1171_15_fu_3016_p1) + $signed(sext_ln1171_14_fu_2992_p1));

assign add_ln1171_fu_3864_p2 = ($signed(sext_ln1171_5_fu_3845_p1) + $signed(sext_ln1171_7_fu_3860_p1));

assign add_ln712_10_fu_4221_p2 = ($signed(sext_ln712_9_fu_4217_p1) + $signed(sext_ln717_2_fu_3997_p1));

assign add_ln712_11_fu_4525_p2 = ($signed(add_ln712_10_reg_4863) + $signed(sext_ln712_8_fu_4522_p1));

assign add_ln712_12_fu_4227_p2 = ($signed(sext_ln1171_73_fu_4042_p1) + $signed(sext_ln1171_77_fu_4096_p1));

assign add_ln712_13_fu_4233_p2 = ($signed(add_ln712_12_fu_4227_p2) + $signed(sext_ln1171_71_fu_4033_p1));

assign add_ln712_14_fu_4239_p2 = ($signed(sext_ln717_7_fu_4123_p1) + $signed(15'd2048));

assign add_ln712_15_fu_4430_p2 = ($signed(sext_ln712_11_fu_4427_p1) + $signed(sext_ln717_5_fu_4418_p1));

assign add_ln712_16_fu_4436_p2 = ($signed(add_ln712_15_fu_4430_p2) + $signed(sext_ln712_10_fu_4424_p1));

assign add_ln712_17_fu_4530_p2 = (add_ln712_16_reg_4953 + add_ln712_11_fu_4525_p2);

assign add_ln712_18_fu_4245_p2 = ($signed(sext_ln717_fu_3884_p1) + $signed(sext_ln717_1_fu_3960_p1));

assign add_ln712_19_fu_3832_p2 = ($signed(sext_ln1171_65_fu_3142_p1) + $signed(sext_ln1171_69_fu_3270_p1));

assign add_ln712_20_fu_4254_p2 = ($signed(sext_ln712_12_fu_4251_p1) + $signed(sext_ln1171_62_fu_4000_p1));

assign add_ln712_21_fu_4538_p2 = ($signed(sext_ln712_13_fu_4535_p1) + $signed(add_ln712_18_reg_4878));

assign add_ln712_22_fu_4260_p2 = ($signed(sext_ln1171_74_fu_4083_p1) + $signed(sext_ln1171_78_fu_4099_p1));

assign add_ln712_23_fu_4445_p2 = ($signed(sext_ln712_14_fu_4442_p1) + $signed(sext_ln717_3_fu_4412_p1));

assign add_ln712_24_fu_4266_p2 = ($signed(sext_ln1171_51_fu_4126_p1) + $signed(11'd1408));

assign add_ln712_25_fu_4276_p2 = ($signed(sext_ln712_fu_4272_p1) + $signed(sext_ln717_6_fu_4111_p1));

assign add_ln712_26_fu_4451_p2 = (add_ln712_25_reg_4893 + add_ln712_23_fu_4445_p2);

assign add_ln712_27_fu_4543_p2 = (add_ln712_26_reg_4958 + add_ln712_21_fu_4538_p2);

assign add_ln712_28_fu_4456_p2 = ($signed(sext_ln1171_57_fu_4406_p1) + $signed(sext_ln1171_60_fu_4409_p1));

assign add_ln712_29_fu_4282_p2 = ($signed(sext_ln1171_66_fu_4012_p1) + $signed(sext_ln1171_70_fu_4027_p1));

assign add_ln712_30_fu_4288_p2 = ($signed(add_ln712_29_fu_4282_p2) + $signed(sext_ln1171_63_fu_4003_p1));

assign add_ln712_31_fu_4554_p2 = ($signed(sext_ln712_16_fu_4551_p1) + $signed(sext_ln712_15_fu_4548_p1));

assign add_ln712_32_fu_4294_p2 = ($signed(sext_ln1171_75_fu_4087_p1) + $signed(sext_ln1171_79_fu_4102_p1));

assign add_ln712_33_fu_4465_p2 = ($signed(sext_ln712_17_fu_4462_p1) + $signed(sext_ln717_4_fu_4415_p1));

assign add_ln712_34_fu_4300_p2 = ($signed(sext_ln1171_83_fu_4129_p1) + $signed(14'd16096));

assign add_ln712_35_fu_4310_p2 = ($signed(sext_ln712_18_fu_4306_p1) + $signed(sext_ln1171_81_fu_4114_p1));

assign add_ln712_36_fu_4474_p2 = ($signed(sext_ln712_19_fu_4471_p1) + $signed(add_ln712_33_fu_4465_p2));

assign add_ln712_37_fu_4560_p2 = (add_ln712_36_reg_4968 + add_ln712_31_fu_4554_p2);

assign add_ln712_38_fu_4316_p2 = ($signed(sext_ln1171_58_fu_3920_p1) + $signed(sext_ln1171_61_fu_3963_p1));

assign add_ln712_39_fu_4322_p2 = ($signed(sext_ln1171_67_fu_4015_p1) + $signed(sext_ln1171_72_fu_4036_p1));

assign add_ln712_40_fu_4332_p2 = ($signed(sext_ln712_21_fu_4328_p1) + $signed(sext_ln717_2_fu_3997_p1));

assign add_ln712_41_fu_4568_p2 = ($signed(add_ln712_40_reg_4918) + $signed(sext_ln712_20_fu_4565_p1));

assign add_ln712_42_fu_4338_p2 = ($signed(sext_ln1171_80_fu_4105_p1) + $signed(sext_ln1171_82_fu_4117_p1));

assign add_ln712_43_fu_4344_p2 = ($signed(add_ln712_42_fu_4338_p2) + $signed(sext_ln1171_76_fu_4090_p1));

assign add_ln712_44_fu_4350_p2 = ($signed(sext_ln1171_22_fu_4021_p1) + $signed(10'd768));

assign add_ln712_45_fu_4360_p2 = ($signed(zext_ln712_fu_4356_p1) + $signed(sext_ln1171_84_fu_4170_p1));

assign add_ln712_46_fu_4486_p2 = ($signed(sext_ln712_23_fu_4483_p1) + $signed(sext_ln712_22_fu_4480_p1));

assign add_ln712_47_fu_4573_p2 = (add_ln712_46_reg_4973 + add_ln712_41_fu_4568_p2);

assign add_ln712_48_fu_4366_p2 = ($signed(sext_ln38_fu_3950_p1) + $signed(sext_ln38_1_fu_3993_p1));

assign add_ln712_49_fu_4372_p2 = ($signed(sext_ln38_3_fu_4018_p1) + $signed(sext_ln38_4_fu_4030_p1));

assign add_ln712_50_fu_4382_p2 = ($signed(sext_ln712_25_fu_4378_p1) + $signed(sext_ln38_2_fu_4006_p1));

assign add_ln712_51_fu_4498_p2 = ($signed(sext_ln712_26_fu_4495_p1) + $signed(sext_ln712_24_fu_4492_p1));

assign add_ln712_52_fu_4388_p2 = ($signed(sext_ln38_6_fu_4093_p1) + $signed(sext_ln38_7_fu_4108_p1));

assign add_ln712_53_fu_4394_p2 = ($signed(add_ln712_52_fu_4388_p2) + $signed(sext_ln38_5_fu_4039_p1));

assign add_ln712_54_fu_4400_p2 = ($signed(sext_ln712_7_fu_4201_p1) + $signed(13'd96));

assign add_ln712_55_fu_4510_p2 = ($signed(sext_ln712_29_fu_4507_p1) + $signed(sext_ln38_8_fu_4421_p1));

assign add_ln712_56_fu_4516_p2 = ($signed(add_ln712_55_fu_4510_p2) + $signed(sext_ln712_28_fu_4504_p1));

assign add_ln712_57_fu_4584_p2 = ($signed(sext_ln712_30_fu_4581_p1) + $signed(sext_ln712_27_fu_4578_p1));

assign add_ln712_9_fu_4211_p2 = ($signed(sext_ln1171_64_fu_4009_p1) + $signed(sext_ln1171_68_fu_4024_p1));

assign add_ln712_fu_4205_p2 = ($signed(sext_ln1171_56_fu_3880_p1) + $signed(sext_ln1171_59_fu_3957_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = add_ln712_17_fu_4530_p2;

assign ap_return_1 = add_ln712_27_fu_4543_p2;

assign ap_return_2 = add_ln712_37_fu_4560_p2;

assign ap_return_3 = add_ln712_47_fu_4573_p2;

assign ap_return_4 = add_ln712_57_fu_4584_p2;

assign mul_ln1171_10_fu_189_p0 = sext_ln1171_12_fu_2931_p1;

assign mul_ln1171_10_fu_189_p1 = 15'd53;

assign mul_ln1171_11_fu_183_p1 = 16'd65467;

assign mul_ln1171_12_fu_182_p0 = sext_ln1171_14_fu_2992_p1;

assign mul_ln1171_12_fu_182_p1 = 14'd26;

assign mul_ln1171_13_fu_181_p0 = sext_ln1171_14_fu_2992_p1;

assign mul_ln1171_13_fu_181_p1 = 14'd27;

assign mul_ln1171_14_fu_197_p1 = 14'd16357;

assign mul_ln1171_15_fu_185_p1 = 15'd53;

assign mul_ln1171_16_fu_179_p0 = sext_ln1171_28_fu_3340_p1;

assign mul_ln1171_16_fu_179_p1 = 15'd41;

assign mul_ln1171_17_fu_198_p0 = sext_ln1171_28_fu_3340_p1;

assign mul_ln1171_17_fu_198_p1 = 15'd44;

assign mul_ln1171_18_fu_186_p0 = sext_ln1171_36_fu_3494_p1;

assign mul_ln1171_18_fu_186_p1 = 15'd32729;

assign mul_ln1171_19_fu_196_p0 = sext_ln1171_36_fu_3494_p1;

assign mul_ln1171_19_fu_196_p1 = 15'd49;

assign mul_ln1171_20_fu_192_p0 = sext_ln1171_41_fu_3598_p1;

assign mul_ln1171_20_fu_192_p1 = 15'd55;

assign mul_ln1171_21_fu_180_p0 = sext_ln1171_41_fu_3598_p1;

assign mul_ln1171_21_fu_180_p1 = 15'd38;

assign mul_ln1171_22_fu_178_p1 = 13'd11;

assign mul_ln1171_23_fu_194_p0 = r_V_87_fu_3715_p1;

assign mul_ln1171_23_fu_194_p1 = 16'd65466;

assign mul_ln1171_24_fu_187_p0 = r_V_87_fu_3715_p1;

assign mul_ln1171_24_fu_187_p1 = 16'd67;

assign mul_ln1171_25_fu_176_p1 = 14'd16363;

assign mul_ln1171_26_fu_184_p0 = sext_ln1171_46_fu_3721_p1;

assign mul_ln1171_26_fu_184_p1 = 15'd32714;

assign mul_ln1171_27_fu_195_p0 = sext_ln1171_46_fu_3721_p1;

assign mul_ln1171_27_fu_195_p1 = 15'd47;

assign mul_ln1171_28_fu_193_p1 = 15'd32724;

assign mul_ln1171_29_fu_177_p1 = 14'd22;

assign mul_ln1171_6_fu_191_p1 = 14'd21;

assign mul_ln1171_7_fu_190_p0 = sext_ln1171_12_fu_2931_p1;

assign mul_ln1171_7_fu_190_p1 = 15'd52;

assign mul_ln1171_8_fu_188_p1 = 16'd81;

assign mul_ln1171_9_fu_199_p1 = 14'd26;

assign mul_ln1171_fu_200_p1 = 16'd65465;

assign r_V_87_fu_3715_p1 = trunc_ln38_8_fu_3705_p4;

assign sext_ln1171_10_fu_3954_p1 = trunc_ln38_1_reg_4638;

assign sext_ln1171_12_fu_2931_p1 = trunc_ln38_1_fu_2911_p4;

assign sext_ln1171_13_fu_3973_p1 = $signed(tmp_5_fu_3966_p3);

assign sext_ln1171_14_fu_2992_p1 = trunc_ln38_2_fu_2977_p4;

assign sext_ln1171_15_fu_3016_p1 = $signed(shl_ln1171_2_fu_3008_p3);

assign sext_ln1171_16_fu_3066_p1 = trunc_ln38_3_fu_3056_p4;

assign sext_ln1171_17_fu_3078_p1 = $signed(shl_ln1171_3_fu_3070_p3);

assign sext_ln1171_18_fu_3090_p1 = shl_ln1171_4_fu_3082_p3;

assign sext_ln1171_19_fu_3094_p1 = shl_ln1171_4_fu_3082_p3;

assign sext_ln1171_20_fu_3122_p1 = $signed(shl_ln1171_5_fu_3114_p3);

assign sext_ln1171_21_fu_3176_p1 = $signed(shl_ln1171_6_fu_3168_p3);

assign sext_ln1171_22_fu_4021_p1 = trunc_ln38_4_reg_4704;

assign sext_ln1171_25_fu_3250_p1 = $signed(shl_ln1171_7_fu_3242_p3);

assign sext_ln1171_26_fu_3292_p1 = $signed(shl_ln1171_8_fu_3284_p3);

assign sext_ln1171_27_fu_3310_p1 = $signed(shl_ln1171_10_fu_3302_p3);

assign sext_ln1171_28_fu_3340_p1 = trunc_ln38_5_fu_3330_p4;

assign sext_ln1171_29_fu_3346_p1 = trunc_ln38_5_fu_3330_p4;

assign sext_ln1171_30_fu_3406_p1 = $signed(shl_ln1171_11_fu_3398_p3);

assign sext_ln1171_31_fu_3416_p1 = tmp_s_fu_3350_p3;

assign sext_ln1171_32_fu_3444_p1 = $signed(shl_ln1171_12_fu_3436_p3);

assign sext_ln1171_33_fu_3456_p1 = $signed(shl_ln1171_13_fu_3448_p3);

assign sext_ln1171_34_fu_3486_p1 = trunc_ln38_6_fu_3476_p4;

assign sext_ln1171_35_fu_3490_p1 = trunc_ln38_6_fu_3476_p4;

assign sext_ln1171_36_fu_3494_p1 = trunc_ln38_6_fu_3476_p4;

assign sext_ln1171_37_fu_4052_p1 = $signed(shl_ln1171_14_fu_4045_p3);

assign sext_ln1171_38_fu_4063_p1 = $signed(shl_ln1171_15_fu_4056_p3);

assign sext_ln1171_39_fu_3528_p1 = $signed(shl_ln1171_16_fu_3520_p3);

assign sext_ln1171_40_fu_3562_p1 = $signed(shl_ln1171_17_fu_3554_p3);

assign sext_ln1171_41_fu_3598_p1 = trunc_ln38_7_fu_3588_p4;

assign sext_ln1171_42_fu_3604_p1 = trunc_ln38_7_fu_3588_p4;

assign sext_ln1171_44_fu_3621_p1 = $signed(shl_ln1171_18_fu_3613_p3);

assign sext_ln1171_45_fu_3675_p1 = $signed(shl_ln1171_19_fu_3667_p3);

assign sext_ln1171_46_fu_3721_p1 = trunc_ln38_8_fu_3705_p4;

assign sext_ln1171_48_fu_4120_p1 = trunc_ln38_9_reg_4825;

assign sext_ln1171_51_fu_4126_p1 = $signed(trunc_ln717_43_reg_4838);

assign sext_ln1171_52_fu_4139_p1 = $signed(shl_ln1171_20_fu_4132_p3);

assign sext_ln1171_53_fu_4150_p1 = $signed(shl_ln1171_21_fu_4143_p3);

assign sext_ln1171_54_fu_3358_p1 = tmp_s_fu_3350_p3;

assign sext_ln1171_55_fu_4181_p1 = $signed(tmp_1_fu_4174_p3);

assign sext_ln1171_56_fu_3880_p1 = $signed(trunc_ln7_fu_3870_p4);

assign sext_ln1171_57_fu_4406_p1 = $signed(trunc_ln717_4_reg_4853);

assign sext_ln1171_58_fu_3920_p1 = $signed(trunc_ln717_5_reg_4633);

assign sext_ln1171_59_fu_3957_p1 = $signed(trunc_ln717_7_reg_4644);

assign sext_ln1171_5_fu_3845_p1 = $signed(shl_ln_fu_3838_p3);

assign sext_ln1171_60_fu_4409_p1 = $signed(trunc_ln717_9_reg_4654);

assign sext_ln1171_61_fu_3963_p1 = $signed(trunc_ln717_1_reg_4659);

assign sext_ln1171_62_fu_4000_p1 = $signed(trunc_ln717_10_reg_4669);

assign sext_ln1171_63_fu_4003_p1 = $signed(trunc_ln717_11_reg_4674);

assign sext_ln1171_64_fu_4009_p1 = $signed(trunc_ln717_13_reg_4684);

assign sext_ln1171_65_fu_3142_p1 = $signed(trunc_ln717_14_fu_3132_p4);

assign sext_ln1171_66_fu_4012_p1 = $signed(trunc_ln717_15_reg_4689);

assign sext_ln1171_67_fu_4015_p1 = $signed(trunc_ln717_16_reg_4694);

assign sext_ln1171_68_fu_4024_p1 = $signed(trunc_ln717_18_reg_4709);

assign sext_ln1171_69_fu_3270_p1 = $signed(trunc_ln717_19_fu_3260_p4);

assign sext_ln1171_6_fu_3856_p1 = shl_ln1171_9_fu_3849_p3;

assign sext_ln1171_70_fu_4027_p1 = $signed(trunc_ln717_20_reg_4714);

assign sext_ln1171_71_fu_4033_p1 = $signed(trunc_ln717_22_reg_4724);

assign sext_ln1171_72_fu_4036_p1 = $signed(trunc_ln717_25_reg_4739);

assign sext_ln1171_73_fu_4042_p1 = $signed(trunc_ln717_27_reg_4755);

assign sext_ln1171_74_fu_4083_p1 = $signed(trunc_ln717_28_fu_4073_p4);

assign sext_ln1171_75_fu_4087_p1 = $signed(trunc_ln717_29_reg_4760);

assign sext_ln1171_76_fu_4090_p1 = $signed(trunc_ln717_30_reg_4765);

assign sext_ln1171_77_fu_4096_p1 = $signed(trunc_ln717_32_reg_4775);

assign sext_ln1171_78_fu_4099_p1 = $signed(trunc_ln717_33_reg_4780);

assign sext_ln1171_79_fu_4102_p1 = $signed(trunc_ln717_34_reg_4785);

assign sext_ln1171_7_fu_3860_p1 = shl_ln1171_9_fu_3849_p3;

assign sext_ln1171_80_fu_4105_p1 = $signed(trunc_ln717_35_reg_4790);

assign sext_ln1171_81_fu_4114_p1 = $signed(trunc_ln717_39_reg_4810);

assign sext_ln1171_82_fu_4117_p1 = $signed(trunc_ln717_40_reg_4815);

assign sext_ln1171_83_fu_4129_p1 = $signed(trunc_ln717_44_reg_4843);

assign sext_ln1171_84_fu_4170_p1 = $signed(trunc_ln717_45_fu_4160_p4);

assign sext_ln1171_8_fu_3894_p1 = $signed(shl_ln1171_s_fu_3887_p3);

assign sext_ln1171_9_fu_3930_p1 = $signed(shl_ln1171_1_fu_3923_p3);

assign sext_ln38_1_fu_3993_p1 = $signed(trunc_ln717_2_fu_3983_p4);

assign sext_ln38_2_fu_4006_p1 = $signed(trunc_ln717_12_reg_4679);

assign sext_ln38_3_fu_4018_p1 = $signed(trunc_ln717_17_reg_4699);

assign sext_ln38_4_fu_4030_p1 = $signed(trunc_ln717_21_reg_4719);

assign sext_ln38_5_fu_4039_p1 = $signed(trunc_ln717_26_reg_4744);

assign sext_ln38_6_fu_4093_p1 = $signed(trunc_ln717_31_reg_4770);

assign sext_ln38_7_fu_4108_p1 = $signed(trunc_ln717_36_reg_4795);

assign sext_ln38_8_fu_4421_p1 = $signed(trunc_ln717_41_reg_4820);

assign sext_ln38_fu_3950_p1 = $signed(trunc_ln717_6_fu_3940_p4);

assign sext_ln712_10_fu_4424_p1 = $signed(add_ln712_13_reg_4868);

assign sext_ln712_11_fu_4427_p1 = $signed(add_ln712_14_reg_4873);

assign sext_ln712_12_fu_4251_p1 = $signed(add_ln712_19_reg_4848);

assign sext_ln712_13_fu_4535_p1 = $signed(add_ln712_20_reg_4883);

assign sext_ln712_14_fu_4442_p1 = $signed(add_ln712_22_reg_4888);

assign sext_ln712_15_fu_4548_p1 = $signed(add_ln712_28_reg_4963);

assign sext_ln712_16_fu_4551_p1 = $signed(add_ln712_30_reg_4898);

assign sext_ln712_17_fu_4462_p1 = $signed(add_ln712_32_reg_4903);

assign sext_ln712_18_fu_4306_p1 = $signed(add_ln712_34_fu_4300_p2);

assign sext_ln712_19_fu_4471_p1 = $signed(add_ln712_35_reg_4908);

assign sext_ln712_20_fu_4565_p1 = $signed(add_ln712_38_reg_4913);

assign sext_ln712_21_fu_4328_p1 = $signed(add_ln712_39_fu_4322_p2);

assign sext_ln712_22_fu_4480_p1 = $signed(add_ln712_43_reg_4923);

assign sext_ln712_23_fu_4483_p1 = $signed(add_ln712_45_reg_4928);

assign sext_ln712_24_fu_4492_p1 = $signed(add_ln712_48_reg_4933);

assign sext_ln712_25_fu_4378_p1 = $signed(add_ln712_49_fu_4372_p2);

assign sext_ln712_26_fu_4495_p1 = $signed(add_ln712_50_reg_4938);

assign sext_ln712_27_fu_4578_p1 = $signed(add_ln712_51_reg_4978);

assign sext_ln712_28_fu_4504_p1 = $signed(add_ln712_53_reg_4943);

assign sext_ln712_29_fu_4507_p1 = $signed(add_ln712_54_reg_4948);

assign sext_ln712_30_fu_4581_p1 = $signed(add_ln712_56_reg_4983);

assign sext_ln712_7_fu_4201_p1 = $signed(trunc_ln717_46_fu_4191_p4);

assign sext_ln712_8_fu_4522_p1 = $signed(add_ln712_reg_4858);

assign sext_ln712_9_fu_4217_p1 = $signed(add_ln712_9_fu_4211_p2);

assign sext_ln712_fu_4272_p1 = $signed(add_ln712_24_fu_4266_p2);

assign sext_ln717_1_fu_3960_p1 = $signed(trunc_ln717_8_reg_4649);

assign sext_ln717_2_fu_3997_p1 = $signed(trunc_ln717_3_reg_4664);

assign sext_ln717_3_fu_4412_p1 = $signed(trunc_ln717_23_reg_4729);

assign sext_ln717_4_fu_4415_p1 = $signed(trunc_ln717_24_reg_4734);

assign sext_ln717_5_fu_4418_p1 = $signed(trunc_ln717_37_reg_4800);

assign sext_ln717_6_fu_4111_p1 = $signed(trunc_ln717_38_reg_4805);

assign sext_ln717_7_fu_4123_p1 = $signed(trunc_ln717_42_reg_4833);

assign sext_ln717_fu_3884_p1 = $signed(trunc_ln717_s_reg_4628);

assign shl_ln1171_10_fu_3302_p3 = {{trunc_ln38_4_fu_3212_p4}, {1'd0}};

assign shl_ln1171_11_fu_3398_p3 = {{trunc_ln38_5_fu_3330_p4}, {4'd0}};

assign shl_ln1171_12_fu_3436_p3 = {{trunc_ln38_5_fu_3330_p4}, {3'd0}};

assign shl_ln1171_13_fu_3448_p3 = {{trunc_ln38_5_fu_3330_p4}, {1'd0}};

assign shl_ln1171_14_fu_4045_p3 = {{trunc_ln38_6_reg_4749}, {4'd0}};

assign shl_ln1171_15_fu_4056_p3 = {{trunc_ln38_6_reg_4749}, {2'd0}};

assign shl_ln1171_16_fu_3520_p3 = {{trunc_ln38_6_fu_3476_p4}, {5'd0}};

assign shl_ln1171_17_fu_3554_p3 = {{trunc_ln38_6_fu_3476_p4}, {3'd0}};

assign shl_ln1171_18_fu_3613_p3 = {{trunc_ln38_7_fu_3588_p4}, {5'd0}};

assign shl_ln1171_19_fu_3667_p3 = {{trunc_ln38_7_fu_3588_p4}, {2'd0}};

assign shl_ln1171_1_fu_3923_p3 = {{trunc_ln38_reg_4620}, {2'd0}};

assign shl_ln1171_20_fu_4132_p3 = {{trunc_ln38_9_reg_4825}, {3'd0}};

assign shl_ln1171_21_fu_4143_p3 = {{trunc_ln38_9_reg_4825}, {1'd0}};

assign shl_ln1171_2_fu_3008_p3 = {{trunc_ln38_2_fu_2977_p4}, {5'd0}};

assign shl_ln1171_3_fu_3070_p3 = {{trunc_ln38_3_fu_3056_p4}, {5'd0}};

assign shl_ln1171_4_fu_3082_p3 = {{trunc_ln38_3_fu_3056_p4}, {2'd0}};

assign shl_ln1171_5_fu_3114_p3 = {{trunc_ln38_3_fu_3056_p4}, {3'd0}};

assign shl_ln1171_6_fu_3168_p3 = {{trunc_ln38_3_fu_3056_p4}, {4'd0}};

assign shl_ln1171_7_fu_3242_p3 = {{trunc_ln38_4_fu_3212_p4}, {5'd0}};

assign shl_ln1171_8_fu_3284_p3 = {{trunc_ln38_4_fu_3212_p4}, {4'd0}};

assign shl_ln1171_9_fu_3849_p3 = {{trunc_ln38_reg_4620}, {1'd0}};

assign shl_ln1171_s_fu_3887_p3 = {{trunc_ln38_reg_4620}, {4'd0}};

assign shl_ln_fu_3838_p3 = {{trunc_ln38_reg_4620}, {3'd0}};

assign sub_ln1171_10_fu_3196_p2 = ($signed(11'd0) - $signed(sext_ln1171_18_fu_3090_p1));

assign sub_ln1171_11_fu_3254_p2 = ($signed(14'd0) - $signed(sext_ln1171_25_fu_3250_p1));

assign sub_ln1171_12_fu_3296_p2 = ($signed(13'd0) - $signed(sext_ln1171_26_fu_3292_p1));

assign sub_ln1171_13_fu_3314_p2 = ($signed(sub_ln1171_12_fu_3296_p2) - $signed(sext_ln1171_27_fu_3310_p1));

assign sub_ln1171_14_fu_3410_p2 = ($signed(13'd0) - $signed(sext_ln1171_30_fu_3406_p1));

assign sub_ln1171_15_fu_3420_p2 = ($signed(sub_ln1171_14_fu_3410_p2) - $signed(sext_ln1171_31_fu_3416_p1));

assign sub_ln1171_16_fu_3460_p2 = ($signed(sext_ln1171_33_fu_3456_p1) - $signed(sext_ln1171_32_fu_3444_p1));

assign sub_ln1171_17_fu_4067_p2 = ($signed(sext_ln1171_38_fu_4063_p1) - $signed(sext_ln1171_37_fu_4052_p1));

assign sub_ln1171_18_fu_3532_p2 = ($signed(14'd0) - $signed(sext_ln1171_39_fu_3528_p1));

assign sub_ln1171_19_fu_3538_p2 = ($signed(sub_ln1171_18_fu_3532_p2) - $signed(sext_ln1171_34_fu_3486_p1));

assign sub_ln1171_20_fu_3566_p2 = ($signed(12'd0) - $signed(sext_ln1171_40_fu_3562_p1));

assign sub_ln1171_21_fu_3572_p2 = ($signed(sub_ln1171_20_fu_3566_p2) - $signed(sext_ln1171_35_fu_3490_p1));

assign sub_ln1171_22_fu_3625_p2 = ($signed(14'd0) - $signed(sext_ln1171_44_fu_3621_p1));

assign sub_ln1171_23_fu_3631_p2 = ($signed(sub_ln1171_22_fu_3625_p2) - $signed(sext_ln1171_42_fu_3604_p1));

assign sub_ln1171_24_fu_3679_p2 = ($signed(sub_ln1171_22_fu_3625_p2) - $signed(sext_ln1171_45_fu_3675_p1));

assign sub_ln1171_25_fu_4154_p2 = ($signed(sext_ln1171_53_fu_4150_p1) - $signed(sext_ln1171_52_fu_4139_p1));

assign sub_ln1171_26_fu_3977_p2 = ($signed(sext_ln1171_10_fu_3954_p1) - $signed(sext_ln1171_13_fu_3973_p1));

assign sub_ln1171_27_fu_3362_p2 = ($signed(sext_ln1171_29_fu_3346_p1) - $signed(sext_ln1171_54_fu_3358_p1));

assign sub_ln1171_28_fu_4185_p2 = ($signed(sext_ln1171_48_fu_4120_p1) - $signed(sext_ln1171_55_fu_4181_p1));

assign sub_ln1171_3_fu_3904_p2 = ($signed(sub_ln1171_fu_3898_p2) - $signed(sext_ln1171_6_fu_3856_p1));

assign sub_ln1171_4_fu_3934_p2 = ($signed(sext_ln1171_8_fu_3894_p1) - $signed(sext_ln1171_9_fu_3930_p1));

assign sub_ln1171_5_fu_3098_p2 = ($signed(sext_ln1171_19_fu_3094_p1) - $signed(sext_ln1171_17_fu_3078_p1));

assign sub_ln1171_6_fu_3126_p2 = ($signed(sext_ln1171_17_fu_3078_p1) - $signed(sext_ln1171_20_fu_3122_p1));

assign sub_ln1171_7_fu_3146_p2 = ($signed(14'd0) - $signed(sext_ln1171_17_fu_3078_p1));

assign sub_ln1171_8_fu_3152_p2 = ($signed(sub_ln1171_7_fu_3146_p2) - $signed(sext_ln1171_16_fu_3066_p1));

assign sub_ln1171_9_fu_3180_p2 = ($signed(13'd0) - $signed(sext_ln1171_21_fu_3176_p1));

assign sub_ln1171_fu_3898_p2 = ($signed(13'd0) - $signed(sext_ln1171_8_fu_3894_p1));

assign tmp_1_fu_4174_p3 = {{trunc_ln38_9_reg_4825}, {4'd0}};

assign tmp_5_fu_3966_p3 = {{trunc_ln38_1_reg_4638}, {3'd0}};

assign tmp_s_fu_3350_p3 = {{trunc_ln38_5_fu_3330_p4}, {2'd0}};

assign trunc_ln38_1_fu_2911_p4 = {{p_read[15:8]}};

assign trunc_ln38_2_fu_2977_p4 = {{p_read[23:16]}};

assign trunc_ln38_3_fu_3056_p4 = {{p_read[31:24]}};

assign trunc_ln38_4_fu_3212_p4 = {{p_read[39:32]}};

assign trunc_ln38_5_fu_3330_p4 = {{p_read[47:40]}};

assign trunc_ln38_6_fu_3476_p4 = {{p_read[55:48]}};

assign trunc_ln38_7_fu_3588_p4 = {{p_read[63:56]}};

assign trunc_ln38_8_fu_3705_p4 = {{p_read[71:64]}};

assign trunc_ln38_9_fu_3782_p4 = {{p_read[79:72]}};

assign trunc_ln38_fu_2877_p1 = p_read[7:0];

assign trunc_ln717_14_fu_3132_p4 = {{sub_ln1171_6_fu_3126_p2[13:1]}};

assign trunc_ln717_19_fu_3260_p4 = {{sub_ln1171_11_fu_3254_p2[13:1]}};

assign trunc_ln717_28_fu_4073_p4 = {{sub_ln1171_17_fu_4067_p2[12:1]}};

assign trunc_ln717_2_fu_3983_p4 = {{sub_ln1171_26_fu_3977_p2[11:1]}};

assign trunc_ln717_45_fu_4160_p4 = {{sub_ln1171_25_fu_4154_p2[11:1]}};

assign trunc_ln717_46_fu_4191_p4 = {{sub_ln1171_28_fu_4185_p2[12:1]}};

assign trunc_ln717_6_fu_3940_p4 = {{sub_ln1171_4_fu_3934_p2[12:1]}};

assign trunc_ln7_fu_3870_p4 = {{add_ln1171_fu_3864_p2[11:1]}};

assign zext_ln712_fu_4356_p1 = add_ln712_44_fu_4350_p2;

always @ (posedge ap_clk) begin
    add_ln712_19_reg_4848[1:0] <= 2'b00;
end

endmodule //myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s
