strict digraph "" {
	node [label="\N"];
	"Leaf_1811:AL"	 [def_var="['irq_txc']",
		label="Leaf_1811:AL"];
	"1812:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee0426d0>",
		fillcolor=turquoise,
		label="1812:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1813:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042710>",
		fillcolor=springgreen,
		label="1813:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1812:BL" -> "1813:IF"	 [cond="[]",
		lineno=None];
	"1814:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042c90>",
		fillcolor=firebrick,
		label="1814:NS
irq_txc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1814:NS" -> "Leaf_1811:AL"	 [cond="[]",
		lineno=None];
	"1813:IF" -> "1814:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1813];
	"1816:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042750>",
		fillcolor=springgreen,
		label="1816:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1813:IF" -> "1816:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1813];
	"1817:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042b10>",
		fillcolor=firebrick,
		label="1817:NS
irq_txc <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1816:IF" -> "1817:NS"	 [cond="['SetTxCIrq']",
		label=SetTxCIrq,
		lineno=1816];
	"1819:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042790>",
		fillcolor=springgreen,
		label="1819:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1816:IF" -> "1819:IF"	 [cond="['SetTxCIrq']",
		label="!(SetTxCIrq)",
		lineno=1816];
	"1820:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0427d0>",
		fillcolor=firebrick,
		label="1820:NS
irq_txc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0427d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1820:NS" -> "Leaf_1811:AL"	 [cond="[]",
		lineno=None];
	"1811:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee0fd9d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1811:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'SetTxCIrq']"];
	"1811:AL" -> "1812:BL"	 [cond="[]",
		lineno=None];
	"1817:NS" -> "Leaf_1811:AL"	 [cond="[]",
		lineno=None];
	"1819:IF" -> "1820:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[5])",
		lineno=1819];
}
