Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 10 18:11:43 2024
| Host         : FocusedXYArchlinuxLaptop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_wrapper_timing_summary_routed.rpt -pb TOP_wrapper_timing_summary_routed.pb -rpx TOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   4           
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.553        0.000                      0                12968        0.017        0.000                      0                12928        3.000        0.000                       0                  4528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_fpga_0                  {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out2_TOP_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_TOP_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                    3.000        0.000                       0                     2  
  clk_out1_TOP_clk_wiz_0_0        0.553        0.000                      0                 8662        0.017        0.000                      0                 8662        3.750        0.000                       0                  3716  
  clk_out2_TOP_clk_wiz_0_0        1.562        0.000                      0                 3732        0.093        0.000                      0                 3732        3.750        0.000                       0                   807  
  clkfbout_TOP_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_TOP_clk_wiz_0_0  clk_out1_TOP_clk_wiz_0_0        3.261        0.000                      0                  230        0.206        0.000                      0                  210  
clk_out1_TOP_clk_wiz_0_0  clk_out2_TOP_clk_wiz_0_0        8.270        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_out1_TOP_clk_wiz_0_0  clk_out1_TOP_clk_wiz_0_0        6.025        0.000                      0                  251        0.234        0.000                      0                  251  
**async_default**         clk_out2_TOP_clk_wiz_0_0  clk_out2_TOP_clk_wiz_0_0        7.552        0.000                      0                  109        0.374        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                              clk_out1_TOP_clk_wiz_0_0  
(none)                    clk_out2_TOP_clk_wiz_0_0  clk_out1_TOP_clk_wiz_0_0  
(none)                                              clk_out2_TOP_clk_wiz_0_0  
(none)                    clk_out1_TOP_clk_wiz_0_0  clk_out2_TOP_clk_wiz_0_0  
(none)                    clk_out2_TOP_clk_wiz_0_0  clk_out2_TOP_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_out1_TOP_clk_wiz_0_0                            
(none)                    clkfbout_TOP_clk_wiz_0_0                            
(none)                                              clk_out2_TOP_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 3.335ns (37.572%)  route 5.541ns (62.428%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.926    11.901    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X68Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.556    12.739    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X68Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[24]/C
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.084    12.884    
    SLICE_X68Y47         FDRE (Setup_fdre_C_R)       -0.429    12.455    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 4.903ns (52.389%)  route 4.456ns (47.611%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.434     9.319    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/EXU_io_in_bits_r_control_brType_reg[1]
    SLICE_X68Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.443 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_6/O
                         net (fo=32, routed)          0.548     9.991    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/ICache_io_in_bits_r_pc_reg[31]_1
    SLICE_X67Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/ICache_io_in_bits_r_pc[2]_i_2/O
                         net (fo=2, routed)           0.577    10.692    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/ICache_io_in_bits_r_pc[2]_i_2_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.816 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    10.816    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[1]_i_4_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.366 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.366    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[1]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.480    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[5]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[9]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[13]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.822    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[17]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[21]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.050 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.050    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[25]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.384 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.384    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[31]_0[1]
    SLICE_X65Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.555    12.738    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[30]/C
                         clock pessimism              0.229    12.967    
                         clock uncertainty           -0.084    12.883    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.062    12.945    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 3.335ns (37.615%)  route 5.531ns (62.385%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.915    11.891    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X74Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.557    12.740    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X74Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[25]/C
                         clock pessimism              0.264    13.004    
                         clock uncertainty           -0.084    12.920    
    SLICE_X74Y47         FDRE (Setup_fdre_C_R)       -0.429    12.491    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[25]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 3.335ns (37.834%)  route 5.480ns (62.166%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.864    11.840    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X68Y43         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.555    12.738    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X68Y43         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[18]/C
                         clock pessimism              0.229    12.967    
                         clock uncertainty           -0.084    12.883    
    SLICE_X68Y43         FDRE (Setup_fdre_C_R)       -0.429    12.454    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 3.335ns (37.812%)  route 5.485ns (62.188%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.869    11.845    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X72Y44         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.556    12.739    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X72Y44         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[12]/C
                         clock pessimism              0.264    13.003    
                         clock uncertainty           -0.084    12.919    
    SLICE_X72Y44         FDRE (Setup_fdre_C_R)       -0.429    12.490    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 3.335ns (37.812%)  route 5.485ns (62.188%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.869    11.845    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X72Y44         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.556    12.739    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X72Y44         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[13]/C
                         clock pessimism              0.264    13.003    
                         clock uncertainty           -0.084    12.919    
    SLICE_X72Y44         FDRE (Setup_fdre_C_R)       -0.429    12.490    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 3.335ns (37.812%)  route 5.485ns (62.188%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.869    11.845    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X72Y44         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.556    12.739    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X72Y44         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[17]/C
                         clock pessimism              0.264    13.003    
                         clock uncertainty           -0.084    12.919    
    SLICE_X72Y44         FDRE (Setup_fdre_C_R)       -0.429    12.490    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 3.335ns (37.834%)  route 5.480ns (62.166%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.864    11.840    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X72Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.556    12.739    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X72Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[20]/C
                         clock pessimism              0.264    13.003    
                         clock uncertainty           -0.084    12.919    
    SLICE_X72Y45         FDRE (Setup_fdre_C_R)       -0.429    12.490    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 3.335ns (37.834%)  route 5.480ns (62.166%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.864    11.840    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X72Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.556    12.739    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X72Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[21]/C
                         clock pessimism              0.264    13.003    
                         clock uncertainty           -0.084    12.919    
    SLICE_X72Y45         FDRE (Setup_fdre_C_R)       -0.429    12.490    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 3.335ns (37.834%)  route 5.480ns (62.166%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.728     3.025    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X75Y38         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[0]/Q
                         net (fo=39, routed)          0.414     3.895    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluBSrc[0]
    SLICE_X75Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7/O
                         net (fo=1, routed)           0.477     4.496    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out[3]_i_7_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.076 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.076    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[3]_i_5_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.190 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.190    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[7]_i_4_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[11]_i_4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.418    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[15]_i_4_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.532    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[19]_i_3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.646    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[23]_i_3_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.760    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[27]_i_4_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.094 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.660     6.755    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/LSU_io_in_bits_r_alu_csr_Out_reg[31]_i_4_n_6
    SLICE_X71Y45         LUT4 (Prop_lut4_I0_O)        0.303     7.058 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_23/O
                         net (fo=2, routed)           0.820     7.878    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/EXU_io_in_bits_r_aluASrc_reg[31]
    SLICE_X68Y46         LUT5 (Prop_lut5_I4_O)        0.150     8.028 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_17/O
                         net (fo=2, routed)           0.525     8.553    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_3_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.332     8.885 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc[0]_i_9/O
                         net (fo=2, routed)           0.438     9.323    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc_reg[0]_1
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.447 f  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/pc[0]_i_3/O
                         net (fo=74, routed)          0.691    10.138    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_jump
    SLICE_X73Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.262 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluASrc[31]_i_1/O
                         net (fo=160, routed)         0.589    10.852    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T
    SLICE_X73Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.976 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_bits_r_aluBSrc[31]_i_1/O
                         net (fo=31, routed)          0.864    11.840    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT_n_29
    SLICE_X72Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.556    12.739    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X72Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[22]/C
                         clock pessimism              0.264    13.003    
                         clock uncertainty           -0.084    12.919    
    SLICE_X72Y45         FDRE (Setup_fdre_C_R)       -0.429    12.490    TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU_io_in_bits_r_aluBSrc_reg[22]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.723%)  route 0.156ns (51.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.552     0.890    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  <hidden>
                         net (fo=1, routed)           0.156     1.193    <hidden>
    SLICE_X49Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.821     1.189    <hidden>
    SLICE_X49Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.022     1.176    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 TOP_i/rvcpu/inst/FPGA_RVCPU_I/WBU_io_in_bits_r_wd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.441%)  route 0.199ns (58.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.584     0.922    TOP_i/rvcpu/inst/FPGA_RVCPU_I/clock
    SLICE_X63Y49         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/WBU_io_in_bits_r_wd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/WBU_io_in_bits_r_wd_reg[24]/Q
                         net (fo=17, routed)          0.199     1.262    TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/D[24]
    SLICE_X62Y50         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.851     1.219    TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/clock
    SLICE_X62Y50         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_2_reg[24]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.052     1.241    TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.555     0.893    <hidden>
    SLICE_X50Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  <hidden>
                         net (fo=1, routed)           0.157     1.198    <hidden>
    SLICE_X49Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.826     1.194    <hidden>
    SLICE_X49Y41         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.017     1.176    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.555     0.893    <hidden>
    SLICE_X50Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  <hidden>
                         net (fo=1, routed)           0.157     1.198    <hidden>
    SLICE_X49Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.826     1.194    <hidden>
    SLICE_X49Y41         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.017     1.176    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.942%)  route 0.218ns (63.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.553     0.891    <hidden>
    SLICE_X51Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  <hidden>
                         net (fo=1, routed)           0.218     1.237    <hidden>
    SLICE_X46Y35         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.822     1.190    <hidden>
    SLICE_X46Y35         RAMD32                                       r  <hidden>
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.215    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.556     0.893    <hidden>
    SLICE_X51Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=56, routed)          0.104     1.139    <hidden>
    SLICE_X50Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.823     1.191    <hidden>
    SLICE_X50Y44         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.906    
    SLICE_X50Y44         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.556     0.893    <hidden>
    SLICE_X51Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=56, routed)          0.104     1.139    <hidden>
    SLICE_X50Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.823     1.191    <hidden>
    SLICE_X50Y44         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.906    
    SLICE_X50Y44         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.556     0.893    <hidden>
    SLICE_X51Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=56, routed)          0.104     1.139    <hidden>
    SLICE_X50Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.823     1.191    <hidden>
    SLICE_X50Y44         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.906    
    SLICE_X50Y44         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.556     0.893    <hidden>
    SLICE_X51Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=56, routed)          0.104     1.139    <hidden>
    SLICE_X50Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.823     1.191    <hidden>
    SLICE_X50Y44         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.906    
    SLICE_X50Y44         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.212%)  route 0.207ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.552     0.890    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  <hidden>
                         net (fo=1, routed)           0.207     1.260    <hidden>
    SLICE_X49Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.821     1.189    <hidden>
    SLICE_X49Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.071     1.225    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   TOP_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y38    TOP_i/axi_gpio/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y37    TOP_i/axi_gpio/U0/ip2bus_data_i_D1_reg[26]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y37    TOP_i/axi_gpio/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y37    TOP_i/axi_gpio/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y38    TOP_i/axi_gpio/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y38    TOP_i/axi_gpio/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y38    TOP_i/axi_gpio/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X59Y36    TOP_i/axi_gpio/U0/ip2bus_rdack_i_D1_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y23    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_TOP_clk_wiz_0_0
  To Clock:  clk_out2_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.131ns (27.626%)  route 5.583ns (72.374%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  <hidden>
                         net (fo=1, routed)           0.009     4.897    <hidden>
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.011 r  <hidden>
                         net (fo=1, routed)           0.000     5.011    <hidden>
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.345 r  <hidden>
                         net (fo=6, routed)           0.623     5.968    <hidden>
    SLICE_X44Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.271 r  <hidden>
                         net (fo=12, routed)          1.153     7.424    <hidden>
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.154     7.578 r  <hidden>
                         net (fo=4, routed)           3.080    10.658    <hidden>
    RAMB36_X5Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.653    12.835    <hidden>
    RAMB36_X5Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.084    12.866    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    12.220    <hidden>
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.747ns (22.517%)  route 6.012ns (77.483%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  <hidden>
                         net (fo=1, routed)           0.009     4.897    <hidden>
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.119 r  <hidden>
                         net (fo=5, routed)           0.772     5.891    <hidden>
    SLICE_X50Y26         LUT3 (Prop_lut3_I2_O)        0.299     6.190 r  <hidden>
                         net (fo=16, routed)          4.513    10.703    <hidden>
    RAMB36_X5Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.653    12.835    <hidden>
    RAMB36_X5Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.084    12.866    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.300    <hidden>
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 1.749ns (22.942%)  route 5.875ns (77.058%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.108 r  <hidden>
                         net (fo=5, routed)           0.612     5.720    <hidden>
    SLICE_X50Y24         LUT3 (Prop_lut3_I2_O)        0.303     6.023 r  <hidden>
                         net (fo=16, routed)          4.545    10.568    <hidden>
    RAMB36_X4Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.640    12.822    <hidden>
    RAMB36_X4Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.937    
                         clock uncertainty           -0.084    12.853    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.287    <hidden>
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.857ns (11.831%)  route 6.387ns (88.169%))
  Logic Levels:           3  (LUT1=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.717     3.014    <hidden>
    SLICE_X56Y17         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDPE (Prop_fdpe_C_Q)         0.456     3.470 f  <hidden>
                         net (fo=1, routed)           0.471     3.941    <hidden>
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.065 r  <hidden>
                         net (fo=18, routed)          0.738     4.803    <hidden>
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.927 r  <hidden>
                         net (fo=60, routed)          0.895     5.822    <hidden>
    SLICE_X57Y21         LUT5 (Prop_lut5_I3_O)        0.153     5.975 r  <hidden>
                         net (fo=17, routed)          4.282    10.258    <hidden>
    RAMB36_X5Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.655    12.837    <hidden>
    RAMB36_X5Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.952    
                         clock uncertainty           -0.084    12.868    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.769    12.099    <hidden>
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 2.337ns (31.543%)  route 5.072ns (68.457%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  <hidden>
                         net (fo=1, routed)           0.009     4.897    <hidden>
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.011 r  <hidden>
                         net (fo=1, routed)           0.000     5.011    <hidden>
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.324 r  <hidden>
                         net (fo=6, routed)           0.659     5.983    <hidden>
    SLICE_X44Y26         LUT3 (Prop_lut3_I2_O)        0.332     6.315 r  <hidden>
                         net (fo=12, routed)          0.921     7.236    <hidden>
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.352     7.588 r  <hidden>
                         net (fo=4, routed)           2.765    10.353    <hidden>
    RAMB36_X4Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.640    12.822    <hidden>
    RAMB36_X4Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.937    
                         clock uncertainty           -0.084    12.853    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.202    <hidden>
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.337ns (31.513%)  route 5.079ns (68.487%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  <hidden>
                         net (fo=1, routed)           0.009     4.897    <hidden>
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.011 r  <hidden>
                         net (fo=1, routed)           0.000     5.011    <hidden>
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.324 r  <hidden>
                         net (fo=6, routed)           0.659     5.983    <hidden>
    SLICE_X44Y26         LUT3 (Prop_lut3_I2_O)        0.332     6.315 r  <hidden>
                         net (fo=12, routed)          0.921     7.236    <hidden>
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.352     7.588 r  <hidden>
                         net (fo=4, routed)           2.772    10.360    <hidden>
    RAMB36_X5Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.661    12.843    <hidden>
    RAMB36_X5Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.129    12.972    
                         clock uncertainty           -0.084    12.888    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.237    <hidden>
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.845ns (24.672%)  route 5.633ns (75.328%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  <hidden>
                         net (fo=1, routed)           0.009     4.897    <hidden>
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.210 r  <hidden>
                         net (fo=5, routed)           0.784     5.995    <hidden>
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.306     6.301 r  <hidden>
                         net (fo=16, routed)          4.121    10.422    <hidden>
    RAMB36_X5Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.654    12.836    <hidden>
    RAMB36_X5Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.084    12.867    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.301    <hidden>
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.633ns (21.910%)  route 5.820ns (78.090%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.996 r  <hidden>
                         net (fo=5, routed)           0.629     5.625    <hidden>
    SLICE_X46Y24         LUT3 (Prop_lut3_I2_O)        0.299     5.924 r  <hidden>
                         net (fo=16, routed)          4.473    10.397    <hidden>
    RAMB36_X4Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.640    12.822    <hidden>
    RAMB36_X4Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.937    
                         clock uncertainty           -0.084    12.853    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.287    <hidden>
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.101ns (27.736%)  route 5.474ns (72.264%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  <hidden>
                         net (fo=1, routed)           0.009     4.897    <hidden>
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.011 r  <hidden>
                         net (fo=1, routed)           0.000     5.011    <hidden>
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.345 f  <hidden>
                         net (fo=6, routed)           0.623     5.968    <hidden>
    SLICE_X44Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.271 f  <hidden>
                         net (fo=12, routed)          1.153     7.424    <hidden>
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  <hidden>
                         net (fo=4, routed)           2.971    10.519    <hidden>
    RAMB36_X5Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.654    12.836    <hidden>
    RAMB36_X5Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.084    12.867    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.424    <hidden>
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.747ns (23.542%)  route 5.674ns (76.458%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.647     2.944    <hidden>
    SLICE_X47Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  <hidden>
                         net (fo=1, routed)           0.718     4.118    <hidden>
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.774 r  <hidden>
                         net (fo=1, routed)           0.000     4.774    <hidden>
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  <hidden>
                         net (fo=1, routed)           0.009     4.897    <hidden>
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.119 r  <hidden>
                         net (fo=5, routed)           0.772     5.891    <hidden>
    SLICE_X50Y26         LUT3 (Prop_lut3_I2_O)        0.299     6.190 r  <hidden>
                         net (fo=16, routed)          4.175    10.365    <hidden>
    RAMB36_X5Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.654    12.836    <hidden>
    RAMB36_X5Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.084    12.867    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.301    <hidden>
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  1.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.569     0.906    <hidden>
    SLICE_X59Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  <hidden>
                         net (fo=1, routed)           0.110     1.158    <hidden>
    SLICE_X58Y24         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.834     1.202    <hidden>
    SLICE_X58Y24         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.918    
    SLICE_X58Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.064    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.569     0.906    <hidden>
    SLICE_X59Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  <hidden>
                         net (fo=1, routed)           0.112     1.160    <hidden>
    SLICE_X58Y24         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.834     1.202    <hidden>
    SLICE_X58Y24         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.918    
    SLICE_X58Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.065    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X43Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  <hidden>
                         net (fo=1, routed)           0.059     1.071    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
                         clock pessimism             -0.282     0.898    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     0.969    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X41Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  <hidden>
                         net (fo=10, routed)          0.301     1.327    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
                         clock pessimism             -0.282     0.898    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X41Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  <hidden>
                         net (fo=10, routed)          0.301     1.327    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
                         clock pessimism             -0.282     0.898    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X41Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  <hidden>
                         net (fo=10, routed)          0.301     1.327    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
                         clock pessimism             -0.282     0.898    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X41Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  <hidden>
                         net (fo=10, routed)          0.301     1.327    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
                         clock pessimism             -0.282     0.898    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X41Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  <hidden>
                         net (fo=10, routed)          0.301     1.327    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
                         clock pessimism             -0.282     0.898    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X41Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  <hidden>
                         net (fo=10, routed)          0.301     1.327    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X42Y25         RAMD32                                       r  <hidden>
                         clock pessimism             -0.282     0.898    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X41Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  <hidden>
                         net (fo=10, routed)          0.301     1.327    <hidden>
    SLICE_X42Y25         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X42Y25         RAMS32                                       r  <hidden>
                         clock pessimism             -0.282     0.898    
    SLICE_X42Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y12    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y12    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y7     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y7     <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y26    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0
  To Clock:  clkfbout_TOP_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   TOP_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.419ns (7.488%)  route 5.177ns (92.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.177     8.611    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.555    12.738    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[29]/C
                         clock pessimism             -0.058    12.679    
                         clock uncertainty           -0.204    12.475    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.604    11.871    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.419ns (7.488%)  route 5.177ns (92.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.177     8.611    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.555    12.738    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[30]/C
                         clock pessimism             -0.058    12.679    
                         clock uncertainty           -0.204    12.475    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.604    11.871    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.419ns (7.488%)  route 5.177ns (92.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.177     8.611    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.555    12.738    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y47         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[31]/C
                         clock pessimism             -0.058    12.679    
                         clock uncertainty           -0.204    12.475    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.604    11.871    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.419ns (7.618%)  route 5.081ns (92.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.081     8.515    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[21]/C
                         clock pessimism             -0.058    12.678    
                         clock uncertainty           -0.204    12.474    
    SLICE_X65Y45         FDRE (Setup_fdre_C_R)       -0.604    11.870    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.419ns (7.618%)  route 5.081ns (92.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.081     8.515    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[22]/C
                         clock pessimism             -0.058    12.678    
                         clock uncertainty           -0.204    12.474    
    SLICE_X65Y45         FDRE (Setup_fdre_C_R)       -0.604    11.870    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.419ns (7.618%)  route 5.081ns (92.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.081     8.515    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y45         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[23]/C
                         clock pessimism             -0.058    12.678    
                         clock uncertainty           -0.204    12.474    
    SLICE_X65Y45         FDRE (Setup_fdre_C_R)       -0.604    11.870    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.419ns (7.618%)  route 5.081ns (92.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.081     8.515    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y45         FDSE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y45         FDSE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[24]/C
                         clock pessimism             -0.058    12.678    
                         clock uncertainty           -0.204    12.474    
    SLICE_X65Y45         FDSE (Setup_fdse_C_S)       -0.604    11.870    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.419ns (7.678%)  route 5.038ns (92.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.038     8.472    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y46         FDSE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y46         FDSE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[25]/C
                         clock pessimism             -0.058    12.678    
                         clock uncertainty           -0.204    12.474    
    SLICE_X65Y46         FDSE (Setup_fdse_C_S)       -0.604    11.870    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.419ns (7.678%)  route 5.038ns (92.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.038     8.472    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y46         FDSE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y46         FDSE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[26]/C
                         clock pessimism             -0.058    12.678    
                         clock uncertainty           -0.204    12.474    
    SLICE_X65Y46         FDSE (Setup_fdse_C_S)       -0.604    11.870    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.419ns (7.678%)  route 5.038ns (92.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.718     3.015    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         5.038     8.472    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/reset
    SLICE_X65Y46         FDSE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/clock
    SLICE_X65Y46         FDSE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[27]/C
                         clock pessimism             -0.058    12.678    
                         clock uncertainty           -0.204    12.474    
    SLICE_X65Y46         FDSE (Setup_fdse_C_S)       -0.604    11.870    TOP_i/rvcpu/inst/FPGA_RVCPU_I/IFU/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  3.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.554%)  route 0.527ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.576     0.914    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.527     1.568    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/reset
    SLICE_X78Y23         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.840     1.208    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/clock
    SLICE_X78Y23         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[0]/C
                         clock pessimism              0.021     1.229    
                         clock uncertainty            0.204     1.433    
    SLICE_X78Y23         FDRE (Hold_fdre_C_R)        -0.071     1.362    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.554%)  route 0.527ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.576     0.914    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.527     1.568    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/reset
    SLICE_X78Y23         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.840     1.208    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/clock
    SLICE_X78Y23         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[1]/C
                         clock pessimism              0.021     1.229    
                         clock uncertainty            0.204     1.433    
    SLICE_X78Y23         FDRE (Hold_fdre_C_R)        -0.071     1.362    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.554%)  route 0.527ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.576     0.914    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.527     1.568    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/reset
    SLICE_X78Y23         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.840     1.208    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/clock
    SLICE_X78Y23         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[2]/C
                         clock pessimism              0.021     1.229    
                         clock uncertainty            0.204     1.433    
    SLICE_X78Y23         FDRE (Hold_fdre_C_R)        -0.071     1.362    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.554%)  route 0.527ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.576     0.914    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.527     1.568    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/reset
    SLICE_X78Y23         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.840     1.208    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/clock
    SLICE_X78Y23         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[3]/C
                         clock pessimism              0.021     1.229    
                         clock uncertainty            0.204     1.433    
    SLICE_X78Y23         FDRE (Hold_fdre_C_R)        -0.071     1.362    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.006%)  route 0.656ns (79.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.656     1.735    TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X57Y32         FDRE                                         r  TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.842     1.210    TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X57Y32         FDRE                                         r  TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.021     1.231    
                         clock uncertainty            0.204     1.435    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.075     1.510    TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.128ns (18.765%)  route 0.554ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.576     0.914    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.554     1.596    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/reset
    SLICE_X78Y25         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.839     1.207    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/clock
    SLICE_X78Y25         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[10]/C
                         clock pessimism              0.021     1.228    
                         clock uncertainty            0.204     1.432    
    SLICE_X78Y25         FDRE (Hold_fdre_C_R)        -0.071     1.361    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.128ns (18.765%)  route 0.554ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.576     0.914    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.554     1.596    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/reset
    SLICE_X78Y25         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.839     1.207    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/clock
    SLICE_X78Y25         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[11]/C
                         clock pessimism              0.021     1.228    
                         clock uncertainty            0.204     1.432    
    SLICE_X78Y25         FDRE (Hold_fdre_C_R)        -0.071     1.361    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.128ns (18.765%)  route 0.554ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.576     0.914    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.554     1.596    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/reset
    SLICE_X78Y25         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.839     1.207    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/clock
    SLICE_X78Y25         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[8]/C
                         clock pessimism              0.021     1.228    
                         clock uncertainty            0.204     1.432    
    SLICE_X78Y25         FDRE (Hold_fdre_C_R)        -0.071     1.361    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.128ns (18.765%)  route 0.554ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.576     0.914    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X64Y18         FDRE                                         r  TOP_i/sys_rst/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  TOP_i/sys_rst/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.554     1.596    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/reset
    SLICE_X78Y25         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.839     1.207    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/clock
    SLICE_X78Y25         FDRE                                         r  TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[9]/C
                         clock pessimism              0.021     1.228    
                         clock uncertainty            0.204     1.432    
    SLICE_X78Y25         FDRE (Hold_fdre_C_R)        -0.071     1.361    TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/mtime_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.209ns (24.059%)  route 0.660ns (75.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 f  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.660     1.739    TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.784    TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.842     1.210    TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X57Y32         FDRE                                         r  TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/C
                         clock pessimism              0.021     1.231    
                         clock uncertainty            0.204     1.435    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.091     1.526    TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out2_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.635ns  (logic 0.456ns (27.894%)  route 1.179ns (72.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29                                      0.000     0.000 r  <hidden>
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           1.179     1.635    <hidden>
    SLICE_X43Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.095     9.905    <hidden>
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.330ns  (logic 0.456ns (34.283%)  route 0.874ns (65.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15                                      0.000     0.000 r  <hidden>
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.874     1.330    <hidden>
    SLICE_X55Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)       -0.095     9.905    <hidden>
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.577ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.337%)  route 0.872ns (65.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28                                      0.000     0.000 r  <hidden>
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.872     1.328    <hidden>
    SLICE_X43Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)       -0.095     9.905    <hidden>
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                  8.577    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.677%)  route 0.754ns (62.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19                                      0.000     0.000 r  <hidden>
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.754     1.210    <hidden>
    SLICE_X64Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)       -0.095     9.905    <hidden>
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.080ns  (logic 0.478ns (44.244%)  route 0.602ns (55.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21                                      0.000     0.000 r  <hidden>
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  <hidden>
                         net (fo=1, routed)           0.602     1.080    <hidden>
    SLICE_X54Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y19         FDRE (Setup_fdre_C_D)       -0.218     9.782    <hidden>
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  8.702    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.677%)  route 0.592ns (55.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24                                      0.000     0.000 r  <hidden>
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  <hidden>
                         net (fo=1, routed)           0.592     1.070    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)       -0.218     9.782    <hidden>
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.323%)  route 0.595ns (58.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28                                      0.000     0.000 r  <hidden>
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.595     1.014    <hidden>
    SLICE_X43Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)       -0.268     9.732    <hidden>
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.181%)  route 0.710ns (57.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23                                      0.000     0.000 r  <hidden>
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=1, routed)           0.710     1.228    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)       -0.043     9.957    <hidden>
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.348%)  route 0.765ns (62.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25                                      0.000     0.000 r  <hidden>
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.765     1.221    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)       -0.047     9.953    <hidden>
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.797ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.108ns  (logic 0.518ns (46.743%)  route 0.590ns (53.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21                                      0.000     0.000 r  <hidden>
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=1, routed)           0.590     1.108    <hidden>
    SLICE_X55Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)       -0.095     9.905    <hidden>
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  8.797    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.718ns (20.922%)  route 2.714ns (79.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.723     3.020    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDPE (Prop_fdpe_C_Q)         0.419     3.439 f  <hidden>
                         net (fo=7, routed)           1.033     4.472    <hidden>
    SLICE_X71Y35         LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  <hidden>
                         net (fo=31, routed)          1.681     6.452    <hidden>
    SLICE_X83Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    <hidden>
    SLICE_X83Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.084    12.882    
    SLICE_X83Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.477    <hidden>
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.718ns (20.922%)  route 2.714ns (79.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.723     3.020    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDPE (Prop_fdpe_C_Q)         0.419     3.439 f  <hidden>
                         net (fo=7, routed)           1.033     4.472    <hidden>
    SLICE_X71Y35         LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  <hidden>
                         net (fo=31, routed)          1.681     6.452    <hidden>
    SLICE_X83Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    <hidden>
    SLICE_X83Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.084    12.882    
    SLICE_X83Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.477    <hidden>
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.718ns (20.922%)  route 2.714ns (79.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.723     3.020    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDPE (Prop_fdpe_C_Q)         0.419     3.439 f  <hidden>
                         net (fo=7, routed)           1.033     4.472    <hidden>
    SLICE_X71Y35         LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  <hidden>
                         net (fo=31, routed)          1.681     6.452    <hidden>
    SLICE_X83Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    <hidden>
    SLICE_X83Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.084    12.882    
    SLICE_X83Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.477    <hidden>
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.718ns (20.922%)  route 2.714ns (79.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.723     3.020    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDPE (Prop_fdpe_C_Q)         0.419     3.439 f  <hidden>
                         net (fo=7, routed)           1.033     4.472    <hidden>
    SLICE_X71Y35         LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  <hidden>
                         net (fo=31, routed)          1.681     6.452    <hidden>
    SLICE_X83Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    <hidden>
    SLICE_X83Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.084    12.882    
    SLICE_X83Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.477    <hidden>
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.718ns (20.922%)  route 2.714ns (79.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.723     3.020    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDPE (Prop_fdpe_C_Q)         0.419     3.439 f  <hidden>
                         net (fo=7, routed)           1.033     4.472    <hidden>
    SLICE_X71Y35         LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  <hidden>
                         net (fo=31, routed)          1.681     6.452    <hidden>
    SLICE_X83Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    <hidden>
    SLICE_X83Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.084    12.882    
    SLICE_X83Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.477    <hidden>
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.718ns (20.922%)  route 2.714ns (79.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.723     3.020    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDPE (Prop_fdpe_C_Q)         0.419     3.439 f  <hidden>
                         net (fo=7, routed)           1.033     4.472    <hidden>
    SLICE_X71Y35         LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  <hidden>
                         net (fo=31, routed)          1.681     6.452    <hidden>
    SLICE_X83Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    <hidden>
    SLICE_X83Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.084    12.882    
    SLICE_X83Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.477    <hidden>
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.718ns (20.922%)  route 2.714ns (79.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.723     3.020    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDPE (Prop_fdpe_C_Q)         0.419     3.439 f  <hidden>
                         net (fo=7, routed)           1.033     4.472    <hidden>
    SLICE_X71Y35         LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  <hidden>
                         net (fo=31, routed)          1.681     6.452    <hidden>
    SLICE_X83Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.554    12.736    <hidden>
    SLICE_X83Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.084    12.882    
    SLICE_X83Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.477    <hidden>
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.779ns (24.950%)  route 2.343ns (75.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.708     3.005    <hidden>
    SLICE_X58Y26         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDPE (Prop_fdpe_C_Q)         0.478     3.483 f  <hidden>
                         net (fo=7, routed)           0.799     4.282    <hidden>
    SLICE_X57Y26         LUT3 (Prop_lut3_I2_O)        0.301     4.583 f  <hidden>
                         net (fo=31, routed)          1.544     6.127    <hidden>
    SLICE_X52Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.477    12.660    <hidden>
    SLICE_X52Y39         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.084    12.805    
    SLICE_X52Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.400    <hidden>
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.779ns (24.950%)  route 2.343ns (75.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.708     3.005    <hidden>
    SLICE_X58Y26         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDPE (Prop_fdpe_C_Q)         0.478     3.483 f  <hidden>
                         net (fo=7, routed)           0.799     4.282    <hidden>
    SLICE_X57Y26         LUT3 (Prop_lut3_I2_O)        0.301     4.583 f  <hidden>
                         net (fo=31, routed)          1.544     6.127    <hidden>
    SLICE_X52Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.477    12.660    <hidden>
    SLICE_X52Y39         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.084    12.805    
    SLICE_X52Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.400    <hidden>
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@10.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.718ns (22.651%)  route 2.452ns (77.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.723     3.020    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDPE (Prop_fdpe_C_Q)         0.419     3.439 f  <hidden>
                         net (fo=7, routed)           1.033     4.472    <hidden>
    SLICE_X71Y35         LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  <hidden>
                         net (fo=31, routed)          1.419     6.190    <hidden>
    SLICE_X84Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.553    12.736    <hidden>
    SLICE_X84Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.965    
                         clock uncertainty           -0.084    12.881    
    SLICE_X84Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.476    <hidden>
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  6.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.145%)  route 0.217ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.559     0.896    <hidden>
    SLICE_X49Y46         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  <hidden>
                         net (fo=3, routed)           0.217     1.241    <hidden>
    SLICE_X51Y43         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.823     1.191    <hidden>
    SLICE_X51Y43         FDPE                                         r  <hidden>
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     1.007    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.145%)  route 0.217ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.559     0.896    <hidden>
    SLICE_X49Y46         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  <hidden>
                         net (fo=3, routed)           0.217     1.241    <hidden>
    SLICE_X51Y43         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.823     1.191    <hidden>
    SLICE_X51Y43         FDPE                                         r  <hidden>
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     1.007    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.687%)  route 0.135ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.559     0.896    <hidden>
    SLICE_X49Y45         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  <hidden>
                         net (fo=7, routed)           0.135     1.159    <hidden>
    SLICE_X49Y46         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.827     1.195    <hidden>
    SLICE_X49Y46         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.912    
    SLICE_X49Y46         FDPE (Remov_fdpe_C_PRE)     -0.149     0.763    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.687%)  route 0.135ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.559     0.896    <hidden>
    SLICE_X49Y45         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  <hidden>
                         net (fo=7, routed)           0.135     1.159    <hidden>
    SLICE_X49Y46         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.827     1.195    <hidden>
    SLICE_X49Y46         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.912    
    SLICE_X49Y46         FDPE (Remov_fdpe_C_PRE)     -0.149     0.763    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.687%)  route 0.135ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.559     0.896    <hidden>
    SLICE_X49Y45         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  <hidden>
                         net (fo=7, routed)           0.135     1.159    <hidden>
    SLICE_X49Y46         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.827     1.195    <hidden>
    SLICE_X49Y46         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.912    
    SLICE_X49Y46         FDPE (Remov_fdpe_C_PRE)     -0.149     0.763    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.894%)  route 0.139ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.554     0.892    <hidden>
    SLICE_X44Y17         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDPE (Prop_fdpe_C_Q)         0.128     1.020 f  <hidden>
                         net (fo=3, routed)           0.139     1.159    <hidden>
    SLICE_X44Y18         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.818     1.186    <hidden>
    SLICE_X44Y18         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.905    
    SLICE_X44Y18         FDPE (Remov_fdpe_C_PRE)     -0.149     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.894%)  route 0.139ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.554     0.892    <hidden>
    SLICE_X44Y17         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDPE (Prop_fdpe_C_Q)         0.128     1.020 f  <hidden>
                         net (fo=3, routed)           0.139     1.159    <hidden>
    SLICE_X44Y18         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.818     1.186    <hidden>
    SLICE_X44Y18         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.905    
    SLICE_X44Y18         FDPE (Remov_fdpe_C_PRE)     -0.149     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.338%)  route 0.209ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.554     0.892    <hidden>
    SLICE_X44Y17         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  <hidden>
                         net (fo=15, routed)          0.209     1.241    <hidden>
    SLICE_X46Y18         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.818     1.186    <hidden>
    SLICE_X46Y18         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y18         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.338%)  route 0.209ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.554     0.892    <hidden>
    SLICE_X44Y17         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  <hidden>
                         net (fo=15, routed)          0.209     1.241    <hidden>
    SLICE_X46Y18         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.818     1.186    <hidden>
    SLICE_X46Y18         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y18         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.338%)  route 0.209ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.554     0.892    <hidden>
    SLICE_X44Y17         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  <hidden>
                         net (fo=15, routed)          0.209     1.241    <hidden>
    SLICE_X46Y18         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.818     1.186    <hidden>
    SLICE_X46Y18         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y18         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_TOP_clk_wiz_0_0
  To Clock:  clk_out2_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.456ns (23.420%)  route 1.491ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.652     2.949    <hidden>
    SLICE_X40Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.456     3.405 f  <hidden>
                         net (fo=21, routed)          1.491     4.896    <hidden>
    SLICE_X42Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481    12.663    <hidden>
    SLICE_X42Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.893    
                         clock uncertainty           -0.084    12.809    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.361    12.448    <hidden>
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.456ns (23.420%)  route 1.491ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.652     2.949    <hidden>
    SLICE_X40Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.456     3.405 f  <hidden>
                         net (fo=21, routed)          1.491     4.896    <hidden>
    SLICE_X42Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481    12.663    <hidden>
    SLICE_X42Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.893    
                         clock uncertainty           -0.084    12.809    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.361    12.448    <hidden>
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.456ns (23.420%)  route 1.491ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.652     2.949    <hidden>
    SLICE_X40Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.456     3.405 f  <hidden>
                         net (fo=21, routed)          1.491     4.896    <hidden>
    SLICE_X42Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481    12.663    <hidden>
    SLICE_X42Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.893    
                         clock uncertainty           -0.084    12.809    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.319    12.490    <hidden>
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.456ns (23.420%)  route 1.491ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.652     2.949    <hidden>
    SLICE_X40Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.456     3.405 f  <hidden>
                         net (fo=21, routed)          1.491     4.896    <hidden>
    SLICE_X42Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481    12.663    <hidden>
    SLICE_X42Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.893    
                         clock uncertainty           -0.084    12.809    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.319    12.490    <hidden>
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.456ns (23.420%)  route 1.491ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.652     2.949    <hidden>
    SLICE_X40Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.456     3.405 f  <hidden>
                         net (fo=21, routed)          1.491     4.896    <hidden>
    SLICE_X42Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481    12.663    <hidden>
    SLICE_X42Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.893    
                         clock uncertainty           -0.084    12.809    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.319    12.490    <hidden>
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.456ns (23.420%)  route 1.491ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.652     2.949    <hidden>
    SLICE_X40Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.456     3.405 f  <hidden>
                         net (fo=21, routed)          1.491     4.896    <hidden>
    SLICE_X42Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481    12.663    <hidden>
    SLICE_X42Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.893    
                         clock uncertainty           -0.084    12.809    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.319    12.490    <hidden>
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.456ns (29.142%)  route 1.109ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.657     2.954    <hidden>
    SLICE_X48Y15         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.456     3.410 f  <hidden>
                         net (fo=21, routed)          1.109     4.519    <hidden>
    SLICE_X51Y19         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.468    12.651    <hidden>
    SLICE_X51Y19         FDCE                                         r  <hidden>
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.084    12.695    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    <hidden>
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.456ns (29.142%)  route 1.109ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.657     2.954    <hidden>
    SLICE_X48Y15         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.456     3.410 f  <hidden>
                         net (fo=21, routed)          1.109     4.519    <hidden>
    SLICE_X51Y19         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.468    12.651    <hidden>
    SLICE_X51Y19         FDCE                                         r  <hidden>
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.084    12.695    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    <hidden>
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.456ns (29.142%)  route 1.109ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.657     2.954    <hidden>
    SLICE_X48Y15         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.456     3.410 f  <hidden>
                         net (fo=21, routed)          1.109     4.519    <hidden>
    SLICE_X51Y19         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.468    12.651    <hidden>
    SLICE_X51Y19         FDCE                                         r  <hidden>
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.084    12.695    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    <hidden>
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@10.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.456ns (27.388%)  route 1.209ns (72.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.652     2.949    <hidden>
    SLICE_X40Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.456     3.405 f  <hidden>
                         net (fo=21, routed)          1.209     4.614    <hidden>
    SLICE_X40Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634    12.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442     9.371 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    11.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481    12.663    <hidden>
    SLICE_X40Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.893    
                         clock uncertainty           -0.084    12.809    
    SLICE_X40Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.404    <hidden>
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  7.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.018%)  route 0.139ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  <hidden>
                         net (fo=9, routed)           0.139     1.155    <hidden>
    SLICE_X38Y20         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X38Y20         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.902    
    SLICE_X38Y20         FDCE (Remov_fdce_C_CLR)     -0.120     0.782    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.018%)  route 0.139ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  <hidden>
                         net (fo=9, routed)           0.139     1.155    <hidden>
    SLICE_X38Y20         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X38Y20         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.902    
    SLICE_X38Y20         FDCE (Remov_fdce_C_CLR)     -0.120     0.782    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.018%)  route 0.139ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  <hidden>
                         net (fo=9, routed)           0.139     1.155    <hidden>
    SLICE_X38Y20         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X38Y20         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.902    
    SLICE_X38Y20         FDCE (Remov_fdce_C_CLR)     -0.120     0.782    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.018%)  route 0.139ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  <hidden>
                         net (fo=9, routed)           0.139     1.155    <hidden>
    SLICE_X38Y20         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X38Y20         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.902    
    SLICE_X38Y20         FDCE (Remov_fdce_C_CLR)     -0.120     0.782    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.018%)  route 0.139ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  <hidden>
                         net (fo=9, routed)           0.139     1.155    <hidden>
    SLICE_X38Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X38Y20         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.902    
    SLICE_X38Y20         FDPE (Remov_fdpe_C_PRE)     -0.124     0.778    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.018%)  route 0.139ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  <hidden>
                         net (fo=9, routed)           0.139     1.155    <hidden>
    SLICE_X38Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X38Y20         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.902    
    SLICE_X38Y20         FDPE (Remov_fdpe_C_PRE)     -0.124     0.778    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.018%)  route 0.139ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  <hidden>
                         net (fo=9, routed)           0.139     1.155    <hidden>
    SLICE_X38Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X38Y20         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.902    
    SLICE_X38Y20         FDPE (Remov_fdpe_C_PRE)     -0.124     0.778    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.018%)  route 0.139ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  <hidden>
                         net (fo=9, routed)           0.139     1.155    <hidden>
    SLICE_X38Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X38Y20         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.902    
    SLICE_X38Y20         FDPE (Remov_fdpe_C_PRE)     -0.124     0.778    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.629%)  route 0.456ns (76.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.555     0.893    <hidden>
    SLICE_X48Y15         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=21, routed)          0.456     1.489    <hidden>
    SLICE_X50Y19         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.813     1.181    <hidden>
    SLICE_X50Y19         FDCE                                         r  <hidden>
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.079    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TOP_clk_wiz_0_0 rise@0.000ns - clk_out2_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.629%)  route 0.456ns (76.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.555     0.893    <hidden>
    SLICE_X48Y15         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=21, routed)          0.456     1.489    <hidden>
    SLICE_X50Y19         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.813     1.181    <hidden>
    SLICE_X50Y19         FDCE                                         r  <hidden>
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.079    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.410    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_tri_i[1]
                            (input port)
  Destination:            TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 1.533ns (23.744%)  route 4.922ns (76.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  switches_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_tri_i[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  switches_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.922     6.455    TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X57Y39         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.549     2.732    TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y39         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switches_tri_i[0]
                            (input port)
  Destination:            TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.238ns  (logic 1.542ns (24.723%)  route 4.696ns (75.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  switches_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_tri_i[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  switches_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.696     6.238    TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X56Y42         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.550     2.733    TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X56Y42         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 1.487ns (29.676%)  route 3.523ns (70.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    W19                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.523     5.010    TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X41Y40         FDRE                                         r  TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.490     2.673    TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y40         FDRE                                         r  TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.255ns (13.973%)  route 1.567ns (86.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    W19                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.567     1.822    TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X41Y40         FDRE                                         r  TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.826     1.194    TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y40         FDRE                                         r  TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switches_tri_i[0]
                            (input port)
  Destination:            TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.347ns  (logic 0.309ns (13.184%)  route 2.038ns (86.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  switches_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_tri_i[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  switches_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.038     2.347    TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X56Y42         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.849     1.217    TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X56Y42         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switches_tri_i[1]
                            (input port)
  Destination:            TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.300ns (12.026%)  route 2.194ns (87.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  switches_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_tri_i[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  switches_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.194     2.494    TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X57Y39         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.848     1.216    TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y39         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Max Delay            66 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 0.642ns (16.028%)  route 3.363ns (83.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          2.142     7.022    <hidden>
    SLICE_X39Y19         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.481     2.664    <hidden>
    SLICE_X39Y19         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 0.642ns (16.028%)  route 3.363ns (83.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          2.142     7.022    <hidden>
    SLICE_X39Y19         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.481     2.664    <hidden>
    SLICE_X39Y19         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.704ns  (logic 0.642ns (17.332%)  route 3.062ns (82.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          1.841     6.721    <hidden>
    SLICE_X45Y17         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.483     2.666    <hidden>
    SLICE_X45Y17         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.704ns  (logic 0.642ns (17.332%)  route 3.062ns (82.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          1.841     6.721    <hidden>
    SLICE_X45Y17         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.483     2.666    <hidden>
    SLICE_X45Y17         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.606%)  route 3.005ns (82.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.873     5.408    <hidden>
    SLICE_X61Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  <hidden>
                         net (fo=4, routed)           1.132     6.664    <hidden>
    SLICE_X49Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.490     2.673    <hidden>
    SLICE_X49Y45         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.647ns  (logic 0.642ns (17.606%)  route 3.005ns (82.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.873     5.408    <hidden>
    SLICE_X61Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  <hidden>
                         net (fo=4, routed)           1.132     6.664    <hidden>
    SLICE_X49Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.490     2.673    <hidden>
    SLICE_X49Y45         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.509ns  (logic 0.642ns (18.295%)  route 2.867ns (81.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          1.646     6.526    <hidden>
    SLICE_X52Y18         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.469     2.652    <hidden>
    SLICE_X52Y18         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.509ns  (logic 0.642ns (18.295%)  route 2.867ns (81.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          1.646     6.526    <hidden>
    SLICE_X52Y18         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.469     2.652    <hidden>
    SLICE_X52Y18         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 0.642ns (21.011%)  route 2.414ns (78.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.873     5.408    <hidden>
    SLICE_X61Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  <hidden>
                         net (fo=4, routed)           0.541     6.073    <hidden>
    SLICE_X61Y35         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.548     2.730    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 0.642ns (21.011%)  route 2.414ns (78.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.873     5.408    <hidden>
    SLICE_X61Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  <hidden>
                         net (fo=4, routed)           0.541     6.073    <hidden>
    SLICE_X61Y35         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.548     2.730    <hidden>
    SLICE_X61Y35         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.866%)  route 0.119ns (42.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.551     0.889    <hidden>
    SLICE_X38Y20         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.053 r  <hidden>
                         net (fo=15, routed)          0.119     1.172    <hidden>
    SLICE_X37Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.816     1.184    <hidden>
    SLICE_X37Y20         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.247%)  route 0.157ns (52.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.544     0.882    <hidden>
    SLICE_X51Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  <hidden>
                         net (fo=1, routed)           0.157     1.180    <hidden>
    SLICE_X52Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.808     1.176    <hidden>
    SLICE_X52Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.406%)  route 0.156ns (52.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.546     0.883    <hidden>
    SLICE_X51Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=1, routed)           0.156     1.181    <hidden>
    SLICE_X52Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.810     1.178    <hidden>
    SLICE_X52Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.148ns (48.882%)  route 0.155ns (51.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.550     0.888    <hidden>
    SLICE_X38Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  <hidden>
                         net (fo=1, routed)           0.155     1.190    <hidden>
    SLICE_X36Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.814     1.182    <hidden>
    SLICE_X36Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.921%)  route 0.204ns (59.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.544     0.882    <hidden>
    SLICE_X53Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  <hidden>
                         net (fo=1, routed)           0.204     1.226    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.808     1.176    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.605%)  route 0.182ns (56.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.577     0.915    <hidden>
    SLICE_X60Y17         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.056 r  <hidden>
                         net (fo=21, routed)          0.182     1.238    <hidden>
    SLICE_X65Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.843     1.211    <hidden>
    SLICE_X65Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.575     0.913    <hidden>
    SLICE_X66Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  <hidden>
                         net (fo=1, routed)           0.178     1.239    <hidden>
    SLICE_X66Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.840     1.208    <hidden>
    SLICE_X66Y20         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.721%)  route 0.230ns (64.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.544     0.882    <hidden>
    SLICE_X53Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  <hidden>
                         net (fo=1, routed)           0.230     1.240    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.808     1.176    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.193%)  route 0.226ns (63.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.550     0.888    <hidden>
    SLICE_X45Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  <hidden>
                         net (fo=1, routed)           0.226     1.241    <hidden>
    SLICE_X45Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.818     1.186    <hidden>
    SLICE_X45Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.892%)  route 0.193ns (54.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.547     0.885    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  <hidden>
                         net (fo=1, routed)           0.193     1.242    <hidden>
    SLICE_X36Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.812     1.180    <hidden>
    SLICE_X36Y26         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_TOP_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.463ns (20.916%)  route 5.533ns (79.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2, routed)           5.533     6.996    TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X65Y16         FDRE                                         r  TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.547     2.730    TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X65Y16         FDRE                                         r  TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.599ns  (logic 0.231ns (8.902%)  route 2.368ns (91.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.368     2.599    TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X65Y16         FDRE                                         r  TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.844     1.212    TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X65Y16         FDRE                                         r  TOP_i/sys_rst/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out2_TOP_clk_wiz_0_0

Max Delay           111 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.421ns  (logic 1.336ns (55.176%)  route 1.085ns (44.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.641     2.938    <hidden>
    SLICE_X50Y30         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.274 r  <hidden>
                         net (fo=1, routed)           1.085     5.359    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.473     2.655    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 1.344ns (56.291%)  route 1.044ns (43.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.652     2.949    <hidden>
    SLICE_X46Y29         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.293 r  <hidden>
                         net (fo=1, routed)           1.044     5.337    <hidden>
    SLICE_X49Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.473     2.655    <hidden>
    SLICE_X49Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.349ns  (logic 1.309ns (55.732%)  route 1.040ns (44.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.653     2.950    <hidden>
    SLICE_X46Y30         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.259 r  <hidden>
                         net (fo=1, routed)           1.040     5.299    <hidden>
    SLICE_X49Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.473     2.655    <hidden>
    SLICE_X49Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.309ns  (logic 1.314ns (56.901%)  route 0.995ns (43.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.641     2.938    <hidden>
    SLICE_X50Y30         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.252 r  <hidden>
                         net (fo=1, routed)           0.995     5.247    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.473     2.655    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.255ns  (logic 1.309ns (58.056%)  route 0.946ns (41.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.656     2.953    <hidden>
    SLICE_X46Y32         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.262 r  <hidden>
                         net (fo=1, routed)           0.946     5.208    <hidden>
    SLICE_X46Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.474     2.657    <hidden>
    SLICE_X46Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.174ns  (logic 1.309ns (60.204%)  route 0.865ns (39.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.647     2.944    <hidden>
    SLICE_X42Y26         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.253 r  <hidden>
                         net (fo=1, routed)           0.865     5.118    <hidden>
    SLICE_X43Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.477     2.660    <hidden>
    SLICE_X43Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 1.314ns (60.672%)  route 0.852ns (39.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.648     2.945    <hidden>
    SLICE_X50Y35         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.259 r  <hidden>
                         net (fo=1, routed)           0.852     5.111    <hidden>
    SLICE_X50Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.468     2.651    <hidden>
    SLICE_X50Y29         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.147ns  (logic 1.317ns (61.342%)  route 0.830ns (38.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.648     2.945    <hidden>
    SLICE_X50Y35         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.262 r  <hidden>
                         net (fo=1, routed)           0.830     5.092    <hidden>
    SLICE_X50Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.468     2.651    <hidden>
    SLICE_X50Y29         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.140ns  (logic 1.336ns (62.432%)  route 0.804ns (37.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.648     2.945    <hidden>
    SLICE_X46Y22         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.281 r  <hidden>
                         net (fo=1, routed)           0.804     5.085    <hidden>
    SLICE_X47Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.477     2.660    <hidden>
    SLICE_X47Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.139ns  (logic 1.309ns (61.200%)  route 0.830ns (38.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.641     2.938    <hidden>
    SLICE_X50Y30         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.247 r  <hidden>
                         net (fo=1, routed)           0.830     5.077    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.473     2.655    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.853%)  route 0.175ns (54.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.544     0.882    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  <hidden>
                         net (fo=1, routed)           0.175     1.204    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.810     1.178    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.241%)  route 0.185ns (56.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.552     0.890    <hidden>
    SLICE_X37Y19         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  <hidden>
                         net (fo=21, routed)          0.185     1.216    <hidden>
    SLICE_X36Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X36Y20         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.923%)  route 0.177ns (58.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.575     0.913    <hidden>
    SLICE_X65Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  <hidden>
                         net (fo=1, routed)           0.177     1.218    <hidden>
    SLICE_X64Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.842     1.210    <hidden>
    SLICE_X64Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.559%)  route 0.204ns (61.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.550     0.888    <hidden>
    SLICE_X44Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  <hidden>
                         net (fo=1, routed)           0.204     1.219    <hidden>
    SLICE_X43Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.815     1.183    <hidden>
    SLICE_X43Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.743%)  route 0.141ns (46.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.577     0.915    <hidden>
    SLICE_X66Y17         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.079 r  <hidden>
                         net (fo=15, routed)          0.141     1.220    <hidden>
    SLICE_X64Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.843     1.211    <hidden>
    SLICE_X64Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.665%)  route 0.182ns (56.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.573     0.911    <hidden>
    SLICE_X64Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  <hidden>
                         net (fo=1, routed)           0.182     1.233    <hidden>
    SLICE_X64Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.840     1.208    <hidden>
    SLICE_X64Y20         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.497%)  route 0.233ns (64.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.547     0.885    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  <hidden>
                         net (fo=1, routed)           0.233     1.245    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.077%)  route 0.229ns (61.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.550     0.888    <hidden>
    SLICE_X44Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  <hidden>
                         net (fo=1, routed)           0.229     1.258    <hidden>
    SLICE_X43Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.814     1.182    <hidden>
    SLICE_X43Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.754%)  route 0.234ns (61.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.543     0.881    <hidden>
    SLICE_X50Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  <hidden>
                         net (fo=1, routed)           0.234     1.262    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.940%)  route 0.218ns (57.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.543     0.881    <hidden>
    SLICE_X50Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  <hidden>
                         net (fo=1, routed)           0.218     1.262    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.811     1.179    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_TOP_clk_wiz_0_0
  To Clock:  clk_out2_TOP_clk_wiz_0_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 0.642ns (15.480%)  route 3.505ns (84.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          2.284     7.164    <hidden>
    SLICE_X39Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481     2.664    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 0.642ns (15.480%)  route 3.505ns (84.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          2.284     7.164    <hidden>
    SLICE_X39Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481     2.664    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 0.642ns (15.480%)  route 3.505ns (84.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          2.284     7.164    <hidden>
    SLICE_X39Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481     2.664    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 0.642ns (15.480%)  route 3.505ns (84.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          2.284     7.164    <hidden>
    SLICE_X39Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481     2.664    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.366ns  (logic 0.642ns (19.072%)  route 2.724ns (80.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          1.503     6.383    <hidden>
    SLICE_X52Y16         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.472     2.655    <hidden>
    SLICE_X52Y16         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.366ns  (logic 0.642ns (19.072%)  route 2.724ns (80.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          1.503     6.383    <hidden>
    SLICE_X52Y16         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.472     2.655    <hidden>
    SLICE_X52Y16         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 0.642ns (19.858%)  route 2.591ns (80.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          1.370     6.250    <hidden>
    SLICE_X48Y16         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.483     2.666    <hidden>
    SLICE_X48Y16         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 0.642ns (19.858%)  route 2.591ns (80.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          1.370     6.250    <hidden>
    SLICE_X48Y16         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.483     2.666    <hidden>
    SLICE_X48Y16         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 0.642ns (22.992%)  route 2.150ns (77.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          0.929     5.809    <hidden>
    SLICE_X59Y17         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.543     2.726    <hidden>
    SLICE_X59Y17         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 0.642ns (22.992%)  route 2.150ns (77.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.720     3.017    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          1.221     4.756    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.880 f  <hidden>
                         net (fo=20, routed)          0.929     5.809    <hidden>
    SLICE_X59Y17         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.543     2.726    <hidden>
    SLICE_X59Y17         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.209ns (19.418%)  route 0.867ns (80.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.393     1.992    <hidden>
    SLICE_X59Y17         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.842     1.210    <hidden>
    SLICE_X59Y17         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.209ns (19.418%)  route 0.867ns (80.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.393     1.992    <hidden>
    SLICE_X59Y17         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.842     1.210    <hidden>
    SLICE_X59Y17         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.209ns (15.906%)  route 1.105ns (84.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.631     2.229    <hidden>
    SLICE_X48Y16         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.820     1.188    <hidden>
    SLICE_X48Y16         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.209ns (15.906%)  route 1.105ns (84.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.631     2.229    <hidden>
    SLICE_X48Y16         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.820     1.188    <hidden>
    SLICE_X48Y16         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.209ns (15.400%)  route 1.148ns (84.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.674     2.273    <hidden>
    SLICE_X52Y16         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X52Y16         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.209ns (15.400%)  route 1.148ns (84.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.674     2.273    <hidden>
    SLICE_X52Y16         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X52Y16         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.209ns (12.535%)  route 1.458ns (87.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.984     2.583    <hidden>
    SLICE_X39Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.209ns (12.535%)  route 1.458ns (87.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.984     2.583    <hidden>
    SLICE_X39Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.209ns (12.535%)  route 1.458ns (87.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.984     2.583    <hidden>
    SLICE_X39Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.209ns (12.535%)  route 1.458ns (87.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.578     0.916    TOP_i/sys_rst/U0/slowest_sync_clk
    SLICE_X62Y16         FDRE                                         r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  TOP_i/sys_rst/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.474     1.554    <hidden>
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.599 f  <hidden>
                         net (fo=20, routed)          0.984     2.583    <hidden>
    SLICE_X39Y20         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.816     1.184    <hidden>
    SLICE_X39Y20         FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 4.039ns (43.728%)  route 5.197ns (56.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.724     3.021    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y40         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.197     8.674    lopt_5
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.257 r  leds_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.257    leds_tri_o[5]
    M15                                                               r  leds_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.214ns  (logic 4.037ns (43.812%)  route 5.177ns (56.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.724     3.021    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y40         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           5.177     8.654    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.235 r  leds_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.235    leds_tri_o[3]
    M14                                                               r  leds_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.193ns  (logic 4.028ns (43.820%)  route 5.165ns (56.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.724     3.021    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y40         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.165     8.642    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.214 r  leds_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.214    leds_tri_o[2]
    N16                                                               r  leds_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.041ns  (logic 4.028ns (44.554%)  route 5.013ns (55.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.724     3.021    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y39         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           5.013     8.490    lopt_4
    L15                  OBUF (Prop_obuf_I_O)         3.572    12.062 r  leds_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.062    leds_tri_o[4]
    L15                                                               r  leds_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.122ns (46.997%)  route 4.649ns (53.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.724     3.021    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y39         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.419     3.440 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.649     8.089    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.703    11.791 r  leds_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.791    leds_tri_o[0]
    R14                                                               r  leds_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.741ns  (logic 4.013ns (45.914%)  route 4.728ns (54.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.724     3.021    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y40         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.728     8.205    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.762 r  leds_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.762    leds_tri_o[1]
    P14                                                               r  leds_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.001ns (48.918%)  route 4.178ns (51.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.659     2.956    TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y35         FDSE                                         r  TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDSE (Prop_fdse_C_Q)         0.456     3.412 r  TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.178     7.590    uart_txd_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.545    11.135 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    11.135    uart_txd
    W18                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.387ns (47.939%)  route 1.506ns (52.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.555     0.893    TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y35         FDSE                                         r  TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.506     2.540    uart_txd_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.246     3.786 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.786    uart_txd
    W18                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.399ns (44.829%)  route 1.722ns (55.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.580     0.918    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y40         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.722     2.780    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.038 r  leds_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.038    leds_tri_o[1]
    P14                                                               r  leds_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.412ns (45.085%)  route 1.720ns (54.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.579     0.916    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y39         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.720     2.764    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.284     4.048 r  leds_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.048    leds_tri_o[0]
    R14                                                               r  leds_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.422ns (42.552%)  route 1.920ns (57.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.580     0.918    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y40         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.920     2.979    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.260 r  leds_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.260    leds_tri_o[3]
    M14                                                               r  leds_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.369ns  (logic 1.414ns (41.952%)  route 1.956ns (58.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.579     0.916    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y39         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.956     3.013    lopt_4
    L15                  OBUF (Prop_obuf_I_O)         1.273     4.286 r  leds_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.286    leds_tri_o[4]
    L15                                                               r  leds_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.374ns  (logic 1.424ns (42.215%)  route 1.949ns (57.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.580     0.918    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y40         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.949     3.008    lopt_5
    M15                  OBUF (Prop_obuf_I_O)         1.283     4.291 r  leds_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.291    leds_tri_o[5]
    M15                                                               r  leds_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.417ns  (logic 1.414ns (41.383%)  route 2.003ns (58.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        0.580     0.918    TOP_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y40         FDRE                                         r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  TOP_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.003     3.061    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.334 r  leds_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.334    leds_tri_o[2]
    N16                                                               r  leds_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_TOP_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_TOP_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.812ns  (logic 0.101ns (2.650%)  route 3.711ns (97.350%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_TOP_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     8.125    TOP_i/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.812     4.313 f  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.883     6.196    TOP_i/clk_wiz/inst/clkfbout_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.297 f  TOP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.828     8.125    TOP_i/clk_wiz/inst/clkfbout_buf_TOP_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_TOP_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.169ns  (logic 0.026ns (2.223%)  route 1.143ns (97.777%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.602     0.938    TOP_i/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.169    -0.232 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     0.312    TOP_i/clk_wiz/inst/clkfbout_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.338 r  TOP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.600     0.938    TOP_i/clk_wiz/inst/clkfbout_buf_TOP_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_TOP_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/clk_wiz/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            TOP_i/sys_rst/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.075ns  (logic 0.124ns (4.032%)  route 2.951ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  TOP_i/clk_wiz/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           2.951     2.951    TOP_i/sys_rst/U0/EXT_LPF/dcm_locked
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.075 r  TOP_i/sys_rst/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.075    TOP_i/sys_rst/U0/EXT_LPF/lpf_int0__0
    SLICE_X65Y14         FDRE                                         r  TOP_i/sys_rst/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.549     2.732    TOP_i/sys_rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X65Y14         FDRE                                         r  TOP_i/sys_rst/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP_i/clk_wiz/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            TOP_i/sys_rst/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.045ns (3.232%)  route 1.347ns (96.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  TOP_i/clk_wiz/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.347     1.347    TOP_i/sys_rst/U0/EXT_LPF/dcm_locked
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.392 r  TOP_i/sys_rst/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.392    TOP_i/sys_rst/U0/EXT_LPF/lpf_int0__0
    SLICE_X65Y14         FDRE                                         r  TOP_i/sys_rst/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.869     1.235    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488    -0.253 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.339    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         0.846     1.214    TOP_i/sys_rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X65Y14         FDRE                                         r  TOP_i/sys_rst/U0/EXT_LPF/lpf_int_reg/C





