{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 15:16:27 2021 " "Info: Processing started: Mon Jun 28 15:16:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off STPCT4K -c STPC4K --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off STPCT4K -c STPC4K --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SYSCLK " "Info: Assuming node \"SYSCLK\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYSCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN_PRS " "Info: Assuming node \"EN_PRS\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 248 -64 104 264 "EN_PRS" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN_PRS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "STPCLK " "Info: Assuming node \"STPCLK\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 120 -232 -64 136 "STPCLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "STPCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[2\] " "Info: Assuming node \"sel\[2\]\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~4 " "Info: Detected gated clock \"clock:inst2\|Mux0~4\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[23\] " "Info: Detected ripple clock \"clock:inst2\|scount\[23\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[22\] " "Info: Detected ripple clock \"clock:inst2\|scount\[22\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~3 " "Info: Detected gated clock \"clock:inst2\|Mux0~3\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[20\] " "Info: Detected ripple clock \"clock:inst2\|scount\[20\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[18\] " "Info: Detected ripple clock \"clock:inst2\|scount\[18\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~1 " "Info: Detected gated clock \"clock:inst2\|Mux0~1\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[17\] " "Info: Detected ripple clock \"clock:inst2\|scount\[17\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[16\] " "Info: Detected ripple clock \"clock:inst2\|scount\[16\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~0 " "Info: Detected gated clock \"clock:inst2\|Mux0~0\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[15\] " "Info: Detected ripple clock \"clock:inst2\|scount\[15\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~2 " "Info: Detected gated clock \"clock:inst2\|Mux0~2\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~5 " "Info: Detected gated clock \"clock:inst2\|Mux0~5\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0 " "Info: Detected gated clock \"clock:inst2\|Mux0\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\] " "Info: Detected ripple clock \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\]\" as buffer" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SYSCLK register stpct4:inst1\|cnt16:cntn\|ct\[8\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 129.32 MHz 7.733 ns Internal " "Info: Clock \"SYSCLK\" has Internal fmax of 129.32 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[8\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 7.733 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.065 ns + Longest register register " "Info: + Longest register to register delay is 6.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 1 REG LC_X38_Y10_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.442 ns) 1.189 ns stpct4:inst1\|Equal0~1 2 COMB LC_X39_Y10_N8 1 " "Info: 2: + IC(0.747 ns) + CELL(0.442 ns) = 1.189 ns; Loc. = LC_X39_Y10_N8; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.292 ns) 2.710 ns stpct4:inst1\|Equal0~4 3 COMB LC_X40_Y11_N2 2 " "Info: 3: + IC(1.229 ns) + CELL(0.292 ns) = 2.710 ns; Loc. = LC_X40_Y11_N2; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.114 ns) 3.936 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X37_Y11_N4 16 " "Info: 4: + IC(1.112 ns) + CELL(0.114 ns) = 3.936 ns; Loc. = LC_X37_Y11_N4; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.867 ns) 6.065 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X38_Y10_N7 4 " "Info: 5: + IC(1.262 ns) + CELL(0.867 ns) = 6.065 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 28.28 % ) " "Info: Total cell delay = 1.715 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.350 ns ( 71.72 % ) " "Info: Total interconnect delay = 4.350 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.407 ns - Smallest " "Info: - Smallest clock skew is -1.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYSCLK destination 10.140 ns + Shortest register " "Info: + Shortest clock path from clock \"SYSCLK\" to destination register is 10.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SYSCLK 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'SYSCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns clock:inst2\|scount\[15\] 2 REG LC_X41_Y12_N8 4 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X41_Y12_N8; Fanout = 4; REG Node = 'clock:inst2\|scount\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { SYSCLK clock:inst2|scount[15] } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.292 ns) 4.388 ns clock:inst2\|Mux0~0 3 COMB LC_X42_Y12_N4 1 " "Info: 3: + IC(0.761 ns) + CELL(0.292 ns) = 4.388 ns; Loc. = LC_X42_Y12_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { clock:inst2|scount[15] clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 4.842 ns clock:inst2\|Mux0~2 4 COMB LC_X42_Y12_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.114 ns) = 4.842 ns; Loc. = LC_X42_Y12_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.138 ns clock:inst2\|Mux0 5 COMB LC_X42_Y12_N6 16 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.138 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 10.140 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 6 REG LC_X38_Y10_N7 4 " "Info: 6: + IC(4.291 ns) + CELL(0.711 ns) = 10.140 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.635 ns ( 35.85 % ) " "Info: Total cell delay = 3.635 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.505 ns ( 64.15 % ) " "Info: Total interconnect delay = 6.505 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.140 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.140 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 0.931ns 0.761ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYSCLK source 11.547 ns - Longest register " "Info: - Longest clock path from clock \"SYSCLK\" to source register is 11.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SYSCLK 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'SYSCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns clock:inst2\|scount\[22\] 2 REG LC_X41_Y11_N5 4 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X41_Y11_N5; Fanout = 4; REG Node = 'clock:inst2\|scount\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { SYSCLK clock:inst2|scount[22] } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.442 ns) 4.291 ns clock:inst2\|Mux0~4 3 COMB LC_X41_Y11_N9 1 " "Info: 3: + IC(0.514 ns) + CELL(0.442 ns) = 4.291 ns; Loc. = LC_X41_Y11_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { clock:inst2|scount[22] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 5.026 ns clock:inst2\|Mux0~5 4 COMB LC_X41_Y11_N8 1 " "Info: 4: + IC(0.443 ns) + CELL(0.292 ns) = 5.026 ns; Loc. = LC_X41_Y11_N8; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 6.545 ns clock:inst2\|Mux0 5 COMB LC_X42_Y12_N6 16 " "Info: 5: + IC(1.227 ns) + CELL(0.292 ns) = 6.545 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 11.547 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 6 REG LC_X38_Y10_N0 7 " "Info: 6: + IC(4.291 ns) + CELL(0.711 ns) = 11.547 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.141 ns ( 35.86 % ) " "Info: Total cell delay = 4.141 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.406 ns ( 64.14 % ) " "Info: Total interconnect delay = 7.406 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.547 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.547 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 0.931ns 0.514ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.140 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.140 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 0.931ns 0.761ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.547 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.547 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 0.931ns 0.514ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.140 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.140 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 0.931ns 0.761ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.547 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.547 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 0.931ns 0.514ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN_PRS " "Info: No valid register-to-register data paths exist for clock \"EN_PRS\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STPCLK register stpct4:inst1\|cnt16:cntn\|ct\[8\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 158.08 MHz 6.326 ns Internal " "Info: Clock \"STPCLK\" has Internal fmax of 158.08 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[8\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 6.326 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.065 ns + Longest register register " "Info: + Longest register to register delay is 6.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 1 REG LC_X38_Y10_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.442 ns) 1.189 ns stpct4:inst1\|Equal0~1 2 COMB LC_X39_Y10_N8 1 " "Info: 2: + IC(0.747 ns) + CELL(0.442 ns) = 1.189 ns; Loc. = LC_X39_Y10_N8; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.292 ns) 2.710 ns stpct4:inst1\|Equal0~4 3 COMB LC_X40_Y11_N2 2 " "Info: 3: + IC(1.229 ns) + CELL(0.292 ns) = 2.710 ns; Loc. = LC_X40_Y11_N2; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.114 ns) 3.936 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X37_Y11_N4 16 " "Info: 4: + IC(1.112 ns) + CELL(0.114 ns) = 3.936 ns; Loc. = LC_X37_Y11_N4; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.867 ns) 6.065 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X38_Y10_N7 4 " "Info: 5: + IC(1.262 ns) + CELL(0.867 ns) = 6.065 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 28.28 % ) " "Info: Total cell delay = 1.715 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.350 ns ( 71.72 % ) " "Info: Total interconnect delay = 4.350 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STPCLK destination 9.495 ns + Shortest register " "Info: + Shortest clock path from clock \"STPCLK\" to destination register is 9.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns STPCLK 1 CLK PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_106; Fanout = 1; CLK Node = 'STPCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STPCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 120 -232 -64 136 "STPCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.114 ns) 3.743 ns clock:inst2\|Mux0~0 2 COMB LC_X42_Y12_N4 1 " "Info: 2: + IC(2.154 ns) + CELL(0.114 ns) = 3.743 ns; Loc. = LC_X42_Y12_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { STPCLK clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 4.197 ns clock:inst2\|Mux0~2 3 COMB LC_X42_Y12_N5 1 " "Info: 3: + IC(0.340 ns) + CELL(0.114 ns) = 4.197 ns; Loc. = LC_X42_Y12_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.493 ns clock:inst2\|Mux0 4 COMB LC_X42_Y12_N6 16 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.493 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 9.495 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X38_Y10_N7 4 " "Info: 5: + IC(4.291 ns) + CELL(0.711 ns) = 9.495 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 26.62 % ) " "Info: Total cell delay = 2.528 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.967 ns ( 73.38 % ) " "Info: Total interconnect delay = 6.967 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.154ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STPCLK source 9.495 ns - Longest register " "Info: - Longest clock path from clock \"STPCLK\" to source register is 9.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns STPCLK 1 CLK PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_106; Fanout = 1; CLK Node = 'STPCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STPCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 120 -232 -64 136 "STPCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.114 ns) 3.743 ns clock:inst2\|Mux0~0 2 COMB LC_X42_Y12_N4 1 " "Info: 2: + IC(2.154 ns) + CELL(0.114 ns) = 3.743 ns; Loc. = LC_X42_Y12_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { STPCLK clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 4.197 ns clock:inst2\|Mux0~2 3 COMB LC_X42_Y12_N5 1 " "Info: 3: + IC(0.340 ns) + CELL(0.114 ns) = 4.197 ns; Loc. = LC_X42_Y12_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.493 ns clock:inst2\|Mux0 4 COMB LC_X42_Y12_N6 16 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.493 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 9.495 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 5 REG LC_X38_Y10_N0 7 " "Info: 5: + IC(4.291 ns) + CELL(0.711 ns) = 9.495 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 26.62 % ) " "Info: Total cell delay = 2.528 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.967 ns ( 73.38 % ) " "Info: Total interconnect delay = 6.967 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.154ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.154ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.154ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.154ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.154ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[0\] register stpct4:inst1\|cnt16:cntn\|ct\[8\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 126.69 MHz 7.893 ns Internal " "Info: Clock \"sel\[0\]\" has Internal fmax of 126.69 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[8\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 7.893 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.065 ns + Longest register register " "Info: + Longest register to register delay is 6.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 1 REG LC_X38_Y10_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.442 ns) 1.189 ns stpct4:inst1\|Equal0~1 2 COMB LC_X39_Y10_N8 1 " "Info: 2: + IC(0.747 ns) + CELL(0.442 ns) = 1.189 ns; Loc. = LC_X39_Y10_N8; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.292 ns) 2.710 ns stpct4:inst1\|Equal0~4 3 COMB LC_X40_Y11_N2 2 " "Info: 3: + IC(1.229 ns) + CELL(0.292 ns) = 2.710 ns; Loc. = LC_X40_Y11_N2; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.114 ns) 3.936 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X37_Y11_N4 16 " "Info: 4: + IC(1.112 ns) + CELL(0.114 ns) = 3.936 ns; Loc. = LC_X37_Y11_N4; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.867 ns) 6.065 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X38_Y10_N7 4 " "Info: 5: + IC(1.262 ns) + CELL(0.867 ns) = 6.065 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 28.28 % ) " "Info: Total cell delay = 1.715 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.350 ns ( 71.72 % ) " "Info: Total interconnect delay = 4.350 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.567 ns - Smallest " "Info: - Smallest clock skew is -1.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 10.014 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[0\]\" to destination register is 10.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sel\[0\] 1 CLK PIN_105 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_105; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.590 ns) 4.262 ns clock:inst2\|Mux0~0 2 COMB LC_X42_Y12_N4 1 " "Info: 2: + IC(2.197 ns) + CELL(0.590 ns) = 4.262 ns; Loc. = LC_X42_Y12_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { sel[0] clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 4.716 ns clock:inst2\|Mux0~2 3 COMB LC_X42_Y12_N5 1 " "Info: 3: + IC(0.340 ns) + CELL(0.114 ns) = 4.716 ns; Loc. = LC_X42_Y12_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.012 ns clock:inst2\|Mux0 4 COMB LC_X42_Y12_N6 16 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.012 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 10.014 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X38_Y10_N7 4 " "Info: 5: + IC(4.291 ns) + CELL(0.711 ns) = 10.014 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.004 ns ( 30.00 % ) " "Info: Total cell delay = 3.004 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.010 ns ( 70.00 % ) " "Info: Total interconnect delay = 7.010 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.014 ns" { sel[0] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.014 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.197ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 11.581 ns - Longest register " "Info: - Longest clock path from clock \"sel\[0\]\" to source register is 11.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sel\[0\] 1 CLK PIN_105 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_105; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.292 ns) 4.325 ns clock:inst2\|Mux0~4 2 COMB LC_X41_Y11_N9 1 " "Info: 2: + IC(2.558 ns) + CELL(0.292 ns) = 4.325 ns; Loc. = LC_X41_Y11_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { sel[0] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 5.060 ns clock:inst2\|Mux0~5 3 COMB LC_X41_Y11_N8 1 " "Info: 3: + IC(0.443 ns) + CELL(0.292 ns) = 5.060 ns; Loc. = LC_X41_Y11_N8; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 6.579 ns clock:inst2\|Mux0 4 COMB LC_X42_Y12_N6 16 " "Info: 4: + IC(1.227 ns) + CELL(0.292 ns) = 6.579 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 11.581 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 5 REG LC_X38_Y10_N0 7 " "Info: 5: + IC(4.291 ns) + CELL(0.711 ns) = 11.581 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 26.44 % ) " "Info: Total cell delay = 3.062 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.519 ns ( 73.56 % ) " "Info: Total interconnect delay = 8.519 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.581 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.581 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.014 ns" { sel[0] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.014 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.197ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.581 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.581 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.014 ns" { sel[0] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.014 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.197ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.581 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.581 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[1\] register stpct4:inst1\|cnt16:cntn\|ct\[8\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 133.42 MHz 7.495 ns Internal " "Info: Clock \"sel\[1\]\" has Internal fmax of 133.42 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[8\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 7.495 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.065 ns + Longest register register " "Info: + Longest register to register delay is 6.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 1 REG LC_X38_Y10_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.442 ns) 1.189 ns stpct4:inst1\|Equal0~1 2 COMB LC_X39_Y10_N8 1 " "Info: 2: + IC(0.747 ns) + CELL(0.442 ns) = 1.189 ns; Loc. = LC_X39_Y10_N8; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.292 ns) 2.710 ns stpct4:inst1\|Equal0~4 3 COMB LC_X40_Y11_N2 2 " "Info: 3: + IC(1.229 ns) + CELL(0.292 ns) = 2.710 ns; Loc. = LC_X40_Y11_N2; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.114 ns) 3.936 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X37_Y11_N4 16 " "Info: 4: + IC(1.112 ns) + CELL(0.114 ns) = 3.936 ns; Loc. = LC_X37_Y11_N4; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.867 ns) 6.065 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X38_Y10_N7 4 " "Info: 5: + IC(1.262 ns) + CELL(0.867 ns) = 6.065 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 28.28 % ) " "Info: Total cell delay = 1.715 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.350 ns ( 71.72 % ) " "Info: Total interconnect delay = 4.350 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.169 ns - Smallest " "Info: - Smallest clock skew is -1.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] destination 9.368 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[1\]\" to destination register is 9.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sel\[1\] 1 CLK PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.442 ns) 4.070 ns clock:inst2\|Mux0~2 2 COMB LC_X42_Y12_N5 1 " "Info: 2: + IC(2.153 ns) + CELL(0.442 ns) = 4.070 ns; Loc. = LC_X42_Y12_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { sel[1] clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.366 ns clock:inst2\|Mux0 3 COMB LC_X42_Y12_N6 16 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 4.366 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 9.368 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 4 REG LC_X38_Y10_N7 4 " "Info: 4: + IC(4.291 ns) + CELL(0.711 ns) = 9.368 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 29.27 % ) " "Info: Total cell delay = 2.742 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.626 ns ( 70.73 % ) " "Info: Total interconnect delay = 6.626 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.368 ns" { sel[1] clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.368 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.153ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] source 10.537 ns - Longest register " "Info: - Longest clock path from clock \"sel\[1\]\" to source register is 10.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sel\[1\] 1 CLK PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.442 ns) 4.016 ns clock:inst2\|Mux0~5 2 COMB LC_X41_Y11_N8 1 " "Info: 2: + IC(2.099 ns) + CELL(0.442 ns) = 4.016 ns; Loc. = LC_X41_Y11_N8; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.541 ns" { sel[1] clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 5.535 ns clock:inst2\|Mux0 3 COMB LC_X42_Y12_N6 16 " "Info: 3: + IC(1.227 ns) + CELL(0.292 ns) = 5.535 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 10.537 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 4 REG LC_X38_Y10_N0 7 " "Info: 4: + IC(4.291 ns) + CELL(0.711 ns) = 10.537 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.920 ns ( 27.71 % ) " "Info: Total cell delay = 2.920 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.617 ns ( 72.29 % ) " "Info: Total interconnect delay = 7.617 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.537 ns" { sel[1] clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.537 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.099ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.368 ns" { sel[1] clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.368 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.153ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.537 ns" { sel[1] clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.537 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.099ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.368 ns" { sel[1] clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.368 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 2.153ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.537 ns" { sel[1] clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.537 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 2.099ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[2\] register stpct4:inst1\|cnt16:cntn\|ct\[8\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 158.08 MHz 6.326 ns Internal " "Info: Clock \"sel\[2\]\" has Internal fmax of 158.08 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[8\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 6.326 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.065 ns + Longest register register " "Info: + Longest register to register delay is 6.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 1 REG LC_X38_Y10_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.442 ns) 1.189 ns stpct4:inst1\|Equal0~1 2 COMB LC_X39_Y10_N8 1 " "Info: 2: + IC(0.747 ns) + CELL(0.442 ns) = 1.189 ns; Loc. = LC_X39_Y10_N8; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.292 ns) 2.710 ns stpct4:inst1\|Equal0~4 3 COMB LC_X40_Y11_N2 2 " "Info: 3: + IC(1.229 ns) + CELL(0.292 ns) = 2.710 ns; Loc. = LC_X40_Y11_N2; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.114 ns) 3.936 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X37_Y11_N4 16 " "Info: 4: + IC(1.112 ns) + CELL(0.114 ns) = 3.936 ns; Loc. = LC_X37_Y11_N4; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.867 ns) 6.065 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X38_Y10_N7 4 " "Info: 5: + IC(1.262 ns) + CELL(0.867 ns) = 6.065 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 28.28 % ) " "Info: Total cell delay = 1.715 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.350 ns ( 71.72 % ) " "Info: Total interconnect delay = 4.350 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] destination 8.697 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[2\]\" to destination register is 8.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.442 ns) 3.695 ns clock:inst2\|Mux0 2 COMB LC_X42_Y12_N6 16 " "Info: 2: + IC(1.784 ns) + CELL(0.442 ns) = 3.695 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { sel[2] clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 8.697 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 3 REG LC_X38_Y10_N7 4 " "Info: 3: + IC(4.291 ns) + CELL(0.711 ns) = 8.697 ns; Loc. = LC_X38_Y10_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 30.15 % ) " "Info: Total cell delay = 2.622 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 69.85 % ) " "Info: Total interconnect delay = 6.075 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.697 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.697 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.784ns 4.291ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] source 8.697 ns - Longest register " "Info: - Longest clock path from clock \"sel\[2\]\" to source register is 8.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.442 ns) 3.695 ns clock:inst2\|Mux0 2 COMB LC_X42_Y12_N6 16 " "Info: 2: + IC(1.784 ns) + CELL(0.442 ns) = 3.695 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { sel[2] clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 8.697 ns stpct4:inst1\|cnt16:cntn\|ct\[8\] 3 REG LC_X38_Y10_N0 7 " "Info: 3: + IC(4.291 ns) + CELL(0.711 ns) = 8.697 ns; Loc. = LC_X38_Y10_N0; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 30.15 % ) " "Info: Total cell delay = 2.622 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 69.85 % ) " "Info: Total interconnect delay = 6.075 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.697 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.697 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 1.784ns 4.291ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.697 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.697 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.784ns 4.291ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.697 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.697 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 1.784ns 4.291ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] stpct4:inst1|Equal0~1 stpct4:inst1|Equal0~4 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { stpct4:inst1|cnt16:cntn|ct[8] {} stpct4:inst1|Equal0~1 {} stpct4:inst1|Equal0~4 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.747ns 1.229ns 1.112ns 1.262ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.697 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.697 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.784ns 4.291ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.697 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.697 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[8] {} } { 0.000ns 0.000ns 1.784ns 4.291ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SYSCLK 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"SYSCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "stpct4:inst1\|cnt16:cntn\|ct\[12\] stpct4:inst1\|cnt16:cntn\|ct\[12\] SYSCLK 93 ps " "Info: Found hold time violation between source  pin or register \"stpct4:inst1\|cnt16:cntn\|ct\[12\]\" and destination pin or register \"stpct4:inst1\|cnt16:cntn\|ct\[12\]\" for clock \"SYSCLK\" (Hold time is 93 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.407 ns + Largest " "Info: + Largest clock skew is 1.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYSCLK destination 11.547 ns + Longest register " "Info: + Longest clock path from clock \"SYSCLK\" to destination register is 11.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SYSCLK 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'SYSCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns clock:inst2\|scount\[22\] 2 REG LC_X41_Y11_N5 4 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X41_Y11_N5; Fanout = 4; REG Node = 'clock:inst2\|scount\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { SYSCLK clock:inst2|scount[22] } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.442 ns) 4.291 ns clock:inst2\|Mux0~4 3 COMB LC_X41_Y11_N9 1 " "Info: 3: + IC(0.514 ns) + CELL(0.442 ns) = 4.291 ns; Loc. = LC_X41_Y11_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { clock:inst2|scount[22] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 5.026 ns clock:inst2\|Mux0~5 4 COMB LC_X41_Y11_N8 1 " "Info: 4: + IC(0.443 ns) + CELL(0.292 ns) = 5.026 ns; Loc. = LC_X41_Y11_N8; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 6.545 ns clock:inst2\|Mux0 5 COMB LC_X42_Y12_N6 16 " "Info: 5: + IC(1.227 ns) + CELL(0.292 ns) = 6.545 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 11.547 ns stpct4:inst1\|cnt16:cntn\|ct\[12\] 6 REG LC_X38_Y10_N4 5 " "Info: 6: + IC(4.291 ns) + CELL(0.711 ns) = 11.547 ns; Loc. = LC_X38_Y10_N4; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.141 ns ( 35.86 % ) " "Info: Total cell delay = 4.141 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.406 ns ( 64.14 % ) " "Info: Total interconnect delay = 7.406 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.547 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.547 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 0.931ns 0.514ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYSCLK source 10.140 ns - Shortest register " "Info: - Shortest clock path from clock \"SYSCLK\" to source register is 10.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SYSCLK 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'SYSCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns clock:inst2\|scount\[15\] 2 REG LC_X41_Y12_N8 4 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X41_Y12_N8; Fanout = 4; REG Node = 'clock:inst2\|scount\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { SYSCLK clock:inst2|scount[15] } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.292 ns) 4.388 ns clock:inst2\|Mux0~0 3 COMB LC_X42_Y12_N4 1 " "Info: 3: + IC(0.761 ns) + CELL(0.292 ns) = 4.388 ns; Loc. = LC_X42_Y12_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { clock:inst2|scount[15] clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 4.842 ns clock:inst2\|Mux0~2 4 COMB LC_X42_Y12_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.114 ns) = 4.842 ns; Loc. = LC_X42_Y12_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.138 ns clock:inst2\|Mux0 5 COMB LC_X42_Y12_N6 16 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.138 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 10.140 ns stpct4:inst1\|cnt16:cntn\|ct\[12\] 6 REG LC_X38_Y10_N4 5 " "Info: 6: + IC(4.291 ns) + CELL(0.711 ns) = 10.140 ns; Loc. = LC_X38_Y10_N4; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.635 ns ( 35.85 % ) " "Info: Total cell delay = 3.635 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.505 ns ( 64.15 % ) " "Info: Total interconnect delay = 6.505 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.140 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.140 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 0.931ns 0.761ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.547 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.547 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 0.931ns 0.514ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.140 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.140 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 0.931ns 0.761ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.105 ns - Shortest register register " "Info: - Shortest register to register delay is 1.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[12\] 1 REG LC_X38_Y10_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y10_N4; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.607 ns) 1.105 ns stpct4:inst1\|cnt16:cntn\|ct\[12\] 2 REG LC_X38_Y10_N4 5 " "Info: 2: + IC(0.498 ns) + CELL(0.607 ns) = 1.105 ns; Loc. = LC_X38_Y10_N4; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 54.93 % ) " "Info: Total cell delay = 0.607 ns ( 54.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.498 ns ( 45.07 % ) " "Info: Total interconnect delay = 0.498 ns ( 45.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.498ns } { 0.000ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.547 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.547 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 0.931ns 0.514ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.140 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.140 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 0.931ns 0.761ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.498ns } { 0.000ns 0.607ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sel\[0\] 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"sel\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "stpct4:inst1\|cnt16:cntn\|ct\[12\] stpct4:inst1\|cnt16:cntn\|ct\[12\] sel\[0\] 253 ps " "Info: Found hold time violation between source  pin or register \"stpct4:inst1\|cnt16:cntn\|ct\[12\]\" and destination pin or register \"stpct4:inst1\|cnt16:cntn\|ct\[12\]\" for clock \"sel\[0\]\" (Hold time is 253 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.567 ns + Largest " "Info: + Largest clock skew is 1.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 11.581 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to destination register is 11.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sel\[0\] 1 CLK PIN_105 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_105; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.292 ns) 4.325 ns clock:inst2\|Mux0~4 2 COMB LC_X41_Y11_N9 1 " "Info: 2: + IC(2.558 ns) + CELL(0.292 ns) = 4.325 ns; Loc. = LC_X41_Y11_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { sel[0] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 5.060 ns clock:inst2\|Mux0~5 3 COMB LC_X41_Y11_N8 1 " "Info: 3: + IC(0.443 ns) + CELL(0.292 ns) = 5.060 ns; Loc. = LC_X41_Y11_N8; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 6.579 ns clock:inst2\|Mux0 4 COMB LC_X42_Y12_N6 16 " "Info: 4: + IC(1.227 ns) + CELL(0.292 ns) = 6.579 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 11.581 ns stpct4:inst1\|cnt16:cntn\|ct\[12\] 5 REG LC_X38_Y10_N4 5 " "Info: 5: + IC(4.291 ns) + CELL(0.711 ns) = 11.581 ns; Loc. = LC_X38_Y10_N4; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 26.44 % ) " "Info: Total cell delay = 3.062 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.519 ns ( 73.56 % ) " "Info: Total interconnect delay = 8.519 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.581 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.581 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 10.014 ns - Shortest register " "Info: - Shortest clock path from clock \"sel\[0\]\" to source register is 10.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sel\[0\] 1 CLK PIN_105 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_105; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.590 ns) 4.262 ns clock:inst2\|Mux0~0 2 COMB LC_X42_Y12_N4 1 " "Info: 2: + IC(2.197 ns) + CELL(0.590 ns) = 4.262 ns; Loc. = LC_X42_Y12_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { sel[0] clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 4.716 ns clock:inst2\|Mux0~2 3 COMB LC_X42_Y12_N5 1 " "Info: 3: + IC(0.340 ns) + CELL(0.114 ns) = 4.716 ns; Loc. = LC_X42_Y12_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.012 ns clock:inst2\|Mux0 4 COMB LC_X42_Y12_N6 16 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.012 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 10.014 ns stpct4:inst1\|cnt16:cntn\|ct\[12\] 5 REG LC_X38_Y10_N4 5 " "Info: 5: + IC(4.291 ns) + CELL(0.711 ns) = 10.014 ns; Loc. = LC_X38_Y10_N4; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.004 ns ( 30.00 % ) " "Info: Total cell delay = 3.004 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.010 ns ( 70.00 % ) " "Info: Total interconnect delay = 7.010 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.014 ns" { sel[0] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.014 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 2.197ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.581 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.581 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.014 ns" { sel[0] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.014 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 2.197ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.105 ns - Shortest register register " "Info: - Shortest register to register delay is 1.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[12\] 1 REG LC_X38_Y10_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y10_N4; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.607 ns) 1.105 ns stpct4:inst1\|cnt16:cntn\|ct\[12\] 2 REG LC_X38_Y10_N4 5 " "Info: 2: + IC(0.498 ns) + CELL(0.607 ns) = 1.105 ns; Loc. = LC_X38_Y10_N4; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 54.93 % ) " "Info: Total cell delay = 0.607 ns ( 54.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.498 ns ( 45.07 % ) " "Info: Total interconnect delay = 0.498 ns ( 45.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.498ns } { 0.000ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.581 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.581 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.014 ns" { sel[0] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.014 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.000ns 2.197ns 0.340ns 0.182ns 4.291ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] stpct4:inst1|cnt16:cntn|ct[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.105 ns" { stpct4:inst1|cnt16:cntn|ct[12] {} stpct4:inst1|cnt16:cntn|ct[12] {} } { 0.000ns 0.498ns } { 0.000ns 0.607ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\] COLK\[1\] SYSCLK 9.693 ns register " "Info: tsu for register \"scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\]\" (data pin = \"COLK\[1\]\", clock pin = \"SYSCLK\") is 9.693 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.767 ns + Longest pin register " "Info: + Longest pin to register delay is 12.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns COLK\[1\] 1 PIN PIN_136 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_136; Fanout = 1; PIN Node = 'COLK\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLK[1] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 40 -64 104 56 "COLK\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.363 ns) + CELL(0.590 ns) 8.422 ns scankdpp4:inst\|keybpg:key\|sel4:u1\|Mux0~0 2 COMB LC_X39_Y9_N9 1 " "Info: 2: + IC(6.363 ns) + CELL(0.590 ns) = 8.422 ns; Loc. = LC_X39_Y9_N9; Fanout = 1; COMB Node = 'scankdpp4:inst\|keybpg:key\|sel4:u1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { COLK[1] scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.114 ns) 9.231 ns scankdpp4:inst\|keybpg:key\|sel4:u1\|Mux0~1 3 COMB LC_X40_Y9_N0 21 " "Info: 3: + IC(0.695 ns) + CELL(0.114 ns) = 9.231 ns; Loc. = LC_X40_Y9_N0; Fanout = 21; COMB Node = 'scankdpp4:inst\|keybpg:key\|sel4:u1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.292 ns) 10.648 ns scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[0\]~64 4 COMB LC_X37_Y9_N1 16 " "Info: 4: + IC(1.125 ns) + CELL(0.292 ns) = 10.648 ns; Loc. = LC_X37_Y9_N1; Fanout = 16; COMB Node = 'scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[0\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.867 ns) 12.767 ns scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\] 5 REG LC_X37_Y8_N0 4 " "Info: 5: + IC(1.252 ns) + CELL(0.867 ns) = 12.767 ns; Loc. = LC_X37_Y8_N0; Fanout = 4; REG Node = 'scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 26.10 % ) " "Info: Total cell delay = 3.332 ns ( 26.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.435 ns ( 73.90 % ) " "Info: Total interconnect delay = 9.435 ns ( 73.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.767 ns" { COLK[1] scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.767 ns" { COLK[1] {} COLK[1]~out0 {} scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 {} scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 6.363ns 0.695ns 1.125ns 1.252ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYSCLK destination 3.111 ns - Shortest register " "Info: - Shortest clock path from clock \"SYSCLK\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SYSCLK 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'SYSCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\] 2 REG LC_X37_Y8_N0 4 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X37_Y8_N0; Fanout = 4; REG Node = 'scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { SYSCLK scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { SYSCLK scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { SYSCLK {} SYSCLK~out0 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.767 ns" { COLK[1] scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.767 ns" { COLK[1] {} COLK[1]~out0 {} scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 {} scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 6.363ns 0.695ns 1.125ns 1.252ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { SYSCLK scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { SYSCLK {} SYSCLK~out0 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sel\[0\] SEGM\[1\] stpct4:inst1\|cnt16:cntn\|ct\[11\] 22.132 ns register " "Info: tco from clock \"sel\[0\]\" to destination pin \"SEGM\[1\]\" through register \"stpct4:inst1\|cnt16:cntn\|ct\[11\]\" is 22.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 11.581 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to source register is 11.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sel\[0\] 1 CLK PIN_105 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_105; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.292 ns) 4.325 ns clock:inst2\|Mux0~4 2 COMB LC_X41_Y11_N9 1 " "Info: 2: + IC(2.558 ns) + CELL(0.292 ns) = 4.325 ns; Loc. = LC_X41_Y11_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { sel[0] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 5.060 ns clock:inst2\|Mux0~5 3 COMB LC_X41_Y11_N8 1 " "Info: 3: + IC(0.443 ns) + CELL(0.292 ns) = 5.060 ns; Loc. = LC_X41_Y11_N8; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 6.579 ns clock:inst2\|Mux0 4 COMB LC_X42_Y12_N6 16 " "Info: 4: + IC(1.227 ns) + CELL(0.292 ns) = 6.579 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.711 ns) 11.581 ns stpct4:inst1\|cnt16:cntn\|ct\[11\] 5 REG LC_X38_Y10_N3 7 " "Info: 5: + IC(4.291 ns) + CELL(0.711 ns) = 11.581 ns; Loc. = LC_X38_Y10_N3; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[11] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 26.44 % ) " "Info: Total cell delay = 3.062 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.519 ns ( 73.56 % ) " "Info: Total interconnect delay = 8.519 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.581 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.581 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[11] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.327 ns + Longest register pin " "Info: + Longest register to pin delay is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[11\] 1 REG LC_X38_Y10_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y10_N3; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[11] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.442 ns) 1.682 ns stpct4:inst1\|Mux0~0 2 COMB LC_X38_Y11_N0 1 " "Info: 2: + IC(1.240 ns) + CELL(0.442 ns) = 1.682 ns; Loc. = LC_X38_Y11_N0; Fanout = 1; COMB Node = 'stpct4:inst1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { stpct4:inst1|cnt16:cntn|ct[11] stpct4:inst1|Mux0~0 } "NODE_NAME" } } { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.442 ns) 2.539 ns stpct4:inst1\|Mux0~1 3 COMB LC_X38_Y11_N1 7 " "Info: 3: + IC(0.415 ns) + CELL(0.442 ns) = 2.539 ns; Loc. = LC_X38_Y11_N1; Fanout = 7; COMB Node = 'stpct4:inst1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { stpct4:inst1|Mux0~0 stpct4:inst1|Mux0~1 } "NODE_NAME" } } { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.442 ns) 4.887 ns stpct4:inst1\|segd7:dec1\|s\[1\]~98 4 COMB LC_X42_Y10_N5 1 " "Info: 4: + IC(1.906 ns) + CELL(0.442 ns) = 4.887 ns; Loc. = LC_X42_Y10_N5; Fanout = 1; COMB Node = 'stpct4:inst1\|segd7:dec1\|s\[1\]~98'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { stpct4:inst1|Mux0~1 stpct4:inst1|segd7:dec1|s[1]~98 } "NODE_NAME" } } { "segd7.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/segd7.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.316 ns) + CELL(2.124 ns) 10.327 ns SEGM\[1\] 5 PIN PIN_161 0 " "Info: 5: + IC(3.316 ns) + CELL(2.124 ns) = 10.327 ns; Loc. = PIN_161; Fanout = 0; PIN Node = 'SEGM\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { stpct4:inst1|segd7:dec1|s[1]~98 SEGM[1] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 232 344 520 248 "SEGM\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.450 ns ( 33.41 % ) " "Info: Total cell delay = 3.450 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.877 ns ( 66.59 % ) " "Info: Total interconnect delay = 6.877 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { stpct4:inst1|cnt16:cntn|ct[11] stpct4:inst1|Mux0~0 stpct4:inst1|Mux0~1 stpct4:inst1|segd7:dec1|s[1]~98 SEGM[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { stpct4:inst1|cnt16:cntn|ct[11] {} stpct4:inst1|Mux0~0 {} stpct4:inst1|Mux0~1 {} stpct4:inst1|segd7:dec1|s[1]~98 {} SEGM[1] {} } { 0.000ns 1.240ns 0.415ns 1.906ns 3.316ns } { 0.000ns 0.442ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.581 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.581 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[11] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.291ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { stpct4:inst1|cnt16:cntn|ct[11] stpct4:inst1|Mux0~0 stpct4:inst1|Mux0~1 stpct4:inst1|segd7:dec1|s[1]~98 SEGM[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { stpct4:inst1|cnt16:cntn|ct[11] {} stpct4:inst1|Mux0~0 {} stpct4:inst1|Mux0~1 {} stpct4:inst1|segd7:dec1|s[1]~98 {} SEGM[1] {} } { 0.000ns 1.240ns 0.415ns 1.906ns 3.316ns } { 0.000ns 0.442ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN_RUN CMPO 13.647 ns Longest " "Info: Longest tpd from source pin \"EN_RUN\" to destination pin \"CMPO\" is 13.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns EN_RUN 1 PIN PIN_95 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_95; Fanout = 2; PIN Node = 'EN_RUN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_RUN } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 232 -64 104 248 "EN_RUN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.683 ns) + CELL(0.442 ns) 8.600 ns stpct4:inst1\|cntn_en~0 2 COMB LC_X37_Y11_N5 1 " "Info: 2: + IC(6.683 ns) + CELL(0.442 ns) = 8.600 ns; Loc. = LC_X37_Y11_N5; Fanout = 1; COMB Node = 'stpct4:inst1\|cntn_en~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { EN_RUN stpct4:inst1|cntn_en~0 } "NODE_NAME" } } { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.939 ns) + CELL(2.108 ns) 13.647 ns CMPO 3 PIN PIN_108 0 " "Info: 3: + IC(2.939 ns) + CELL(2.108 ns) = 13.647 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'CMPO'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { stpct4:inst1|cntn_en~0 CMPO } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 184 344 520 200 "CMPO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.025 ns ( 29.49 % ) " "Info: Total cell delay = 4.025 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.622 ns ( 70.51 % ) " "Info: Total interconnect delay = 9.622 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.647 ns" { EN_RUN stpct4:inst1|cntn_en~0 CMPO } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.647 ns" { EN_RUN {} EN_RUN~out0 {} stpct4:inst1|cntn_en~0 {} CMPO {} } { 0.000ns 0.000ns 6.683ns 2.939ns } { 0.000ns 1.475ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stpct4:inst1\|cnt16:cntn\|ct\[1\] CLEAR sel\[0\] 7.462 ns register " "Info: th for register \"stpct4:inst1\|cnt16:cntn\|ct\[1\]\" (data pin = \"CLEAR\", clock pin = \"sel\[0\]\") is 7.462 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 11.582 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to destination register is 11.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sel\[0\] 1 CLK PIN_105 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_105; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.292 ns) 4.325 ns clock:inst2\|Mux0~4 2 COMB LC_X41_Y11_N9 1 " "Info: 2: + IC(2.558 ns) + CELL(0.292 ns) = 4.325 ns; Loc. = LC_X41_Y11_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { sel[0] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 5.060 ns clock:inst2\|Mux0~5 3 COMB LC_X41_Y11_N8 1 " "Info: 3: + IC(0.443 ns) + CELL(0.292 ns) = 5.060 ns; Loc. = LC_X41_Y11_N8; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 6.579 ns clock:inst2\|Mux0 4 COMB LC_X42_Y12_N6 16 " "Info: 4: + IC(1.227 ns) + CELL(0.292 ns) = 6.579 ns; Loc. = LC_X42_Y12_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.292 ns) + CELL(0.711 ns) 11.582 ns stpct4:inst1\|cnt16:cntn\|ct\[1\] 5 REG LC_X38_Y11_N3 10 " "Info: 5: + IC(4.292 ns) + CELL(0.711 ns) = 11.582 ns; Loc. = LC_X38_Y11_N3; Fanout = 10; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.003 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 26.44 % ) " "Info: Total cell delay = 3.062 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.520 ns ( 73.56 % ) " "Info: Total interconnect delay = 8.520 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.582 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.582 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[1] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.292ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.135 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLEAR 1 PIN PIN_153 58 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 58; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 216 -64 104 232 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(1.112 ns) 4.135 ns stpct4:inst1\|cnt16:cntn\|ct\[1\] 2 REG LC_X38_Y11_N3 10 " "Info: 2: + IC(1.554 ns) + CELL(1.112 ns) = 4.135 ns; Loc. = LC_X38_Y11_N3; Fanout = 10; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLEAR stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 62.42 % ) " "Info: Total cell delay = 2.581 ns ( 62.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.554 ns ( 37.58 % ) " "Info: Total interconnect delay = 1.554 ns ( 37.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { CLEAR stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.135 ns" { CLEAR {} CLEAR~out0 {} stpct4:inst1|cnt16:cntn|ct[1] {} } { 0.000ns 0.000ns 1.554ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.582 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.582 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[1] {} } { 0.000ns 0.000ns 2.558ns 0.443ns 1.227ns 4.292ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { CLEAR stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.135 ns" { CLEAR {} CLEAR~out0 {} stpct4:inst1|cnt16:cntn|ct[1] {} } { 0.000ns 0.000ns 1.554ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 15:16:30 2021 " "Info: Processing ended: Mon Jun 28 15:16:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
