{
  "module_name": "mt8183-dai-tdm.c",
  "hash_id": "86622b62fda5c0ee7aca2ed5b7c6f22c19df36a08287c98b3ca4eba7b50e7a9c",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8183/mt8183-dai-tdm.c",
  "human_readable_source": "\n\n\n\n\n\n\n#include <linux/regmap.h>\n#include <sound/pcm_params.h>\n#include \"mt8183-afe-clk.h\"\n#include \"mt8183-afe-common.h\"\n#include \"mt8183-interconnection.h\"\n#include \"mt8183-reg.h\"\n\nstruct mtk_afe_tdm_priv {\n\tint bck_id;\n\tint bck_rate;\n\tint tdm_out_mode;\n\tint bck_invert;\n\tint lck_invert;\n\tint mclk_id;\n\tint mclk_multiple;  \n\tint mclk_rate;\n\tint mclk_apll;\n};\n\nenum {\n\tTDM_OUT_I2S = 0,\n\tTDM_OUT_TDM = 1,\n};\n\nenum {\n\tTDM_BCK_NON_INV = 0,\n\tTDM_BCK_INV = 1,\n};\n\nenum {\n\tTDM_LCK_NON_INV = 0,\n\tTDM_LCK_INV = 1,\n};\n\nenum {\n\tTDM_WLEN_16_BIT = 1,\n\tTDM_WLEN_32_BIT = 2,\n};\n\nenum {\n\tTDM_CHANNEL_BCK_16 = 0,\n\tTDM_CHANNEL_BCK_24 = 1,\n\tTDM_CHANNEL_BCK_32 = 2,\n};\n\nenum {\n\tTDM_CHANNEL_NUM_2 = 0,\n\tTDM_CHANNEL_NUM_4 = 1,\n\tTDM_CHANNEL_NUM_8 = 2,\n};\n\nenum  {\n\tTDM_CH_START_O30_O31 = 0,\n\tTDM_CH_START_O32_O33,\n\tTDM_CH_START_O34_O35,\n\tTDM_CH_START_O36_O37,\n\tTDM_CH_ZERO,\n};\n\nenum {\n\tHDMI_BIT_WIDTH_16_BIT = 0,\n\tHDMI_BIT_WIDTH_32_BIT = 1,\n};\n\nstatic unsigned int get_hdmi_wlen(snd_pcm_format_t format)\n{\n\treturn snd_pcm_format_physical_width(format) <= 16 ?\n\t       HDMI_BIT_WIDTH_16_BIT : HDMI_BIT_WIDTH_32_BIT;\n}\n\nstatic unsigned int get_tdm_wlen(snd_pcm_format_t format)\n{\n\treturn snd_pcm_format_physical_width(format) <= 16 ?\n\t       TDM_WLEN_16_BIT : TDM_WLEN_32_BIT;\n}\n\nstatic unsigned int get_tdm_channel_bck(snd_pcm_format_t format)\n{\n\treturn snd_pcm_format_physical_width(format) <= 16 ?\n\t       TDM_CHANNEL_BCK_16 : TDM_CHANNEL_BCK_32;\n}\n\nstatic unsigned int get_tdm_lrck_width(snd_pcm_format_t format)\n{\n\treturn snd_pcm_format_physical_width(format) - 1;\n}\n\nstatic unsigned int get_tdm_ch(unsigned int ch)\n{\n\tswitch (ch) {\n\tcase 1:\n\tcase 2:\n\t\treturn TDM_CHANNEL_NUM_2;\n\tcase 3:\n\tcase 4:\n\t\treturn TDM_CHANNEL_NUM_4;\n\tcase 5:\n\tcase 6:\n\tcase 7:\n\tcase 8:\n\tdefault:\n\t\treturn TDM_CHANNEL_NUM_8;\n\t}\n}\n\nstatic unsigned int get_tdm_ch_fixup(unsigned int channels)\n{\n\tif (channels > 4)\n\t\treturn 8;\n\telse if (channels > 2)\n\t\treturn 4;\n\telse\n\t\treturn 2;\n}\n\nstatic unsigned int get_tdm_ch_per_sdata(unsigned int mode,\n\t\t\t\t\t unsigned int channels)\n{\n\tif (mode == TDM_OUT_TDM)\n\t\treturn get_tdm_ch_fixup(channels);\n\telse\n\t\treturn 2;\n}\n\n \nenum {\n\tHDMI_CONN_CH0 = 0,\n\tHDMI_CONN_CH1,\n\tHDMI_CONN_CH2,\n\tHDMI_CONN_CH3,\n\tHDMI_CONN_CH4,\n\tHDMI_CONN_CH5,\n\tHDMI_CONN_CH6,\n\tHDMI_CONN_CH7,\n};\n\nstatic const char *const hdmi_conn_mux_map[] = {\n\t\"CH0\", \"CH1\", \"CH2\", \"CH3\",\n\t\"CH4\", \"CH5\", \"CH6\", \"CH7\",\n};\n\nstatic int hdmi_conn_mux_map_value[] = {\n\tHDMI_CONN_CH0,\n\tHDMI_CONN_CH1,\n\tHDMI_CONN_CH2,\n\tHDMI_CONN_CH3,\n\tHDMI_CONN_CH4,\n\tHDMI_CONN_CH5,\n\tHDMI_CONN_CH6,\n\tHDMI_CONN_CH7,\n};\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(hdmi_ch0_mux_map_enum,\n\t\t\t\t  AFE_HDMI_CONN0,\n\t\t\t\t  HDMI_O_0_SFT,\n\t\t\t\t  HDMI_O_0_MASK,\n\t\t\t\t  hdmi_conn_mux_map,\n\t\t\t\t  hdmi_conn_mux_map_value);\n\nstatic const struct snd_kcontrol_new hdmi_ch0_mux_control =\n\tSOC_DAPM_ENUM(\"HDMI_CH0_MUX\", hdmi_ch0_mux_map_enum);\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(hdmi_ch1_mux_map_enum,\n\t\t\t\t  AFE_HDMI_CONN0,\n\t\t\t\t  HDMI_O_1_SFT,\n\t\t\t\t  HDMI_O_1_MASK,\n\t\t\t\t  hdmi_conn_mux_map,\n\t\t\t\t  hdmi_conn_mux_map_value);\n\nstatic const struct snd_kcontrol_new hdmi_ch1_mux_control =\n\tSOC_DAPM_ENUM(\"HDMI_CH1_MUX\", hdmi_ch1_mux_map_enum);\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(hdmi_ch2_mux_map_enum,\n\t\t\t\t  AFE_HDMI_CONN0,\n\t\t\t\t  HDMI_O_2_SFT,\n\t\t\t\t  HDMI_O_2_MASK,\n\t\t\t\t  hdmi_conn_mux_map,\n\t\t\t\t  hdmi_conn_mux_map_value);\n\nstatic const struct snd_kcontrol_new hdmi_ch2_mux_control =\n\tSOC_DAPM_ENUM(\"HDMI_CH2_MUX\", hdmi_ch2_mux_map_enum);\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(hdmi_ch3_mux_map_enum,\n\t\t\t\t  AFE_HDMI_CONN0,\n\t\t\t\t  HDMI_O_3_SFT,\n\t\t\t\t  HDMI_O_3_MASK,\n\t\t\t\t  hdmi_conn_mux_map,\n\t\t\t\t  hdmi_conn_mux_map_value);\n\nstatic const struct snd_kcontrol_new hdmi_ch3_mux_control =\n\tSOC_DAPM_ENUM(\"HDMI_CH3_MUX\", hdmi_ch3_mux_map_enum);\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(hdmi_ch4_mux_map_enum,\n\t\t\t\t  AFE_HDMI_CONN0,\n\t\t\t\t  HDMI_O_4_SFT,\n\t\t\t\t  HDMI_O_4_MASK,\n\t\t\t\t  hdmi_conn_mux_map,\n\t\t\t\t  hdmi_conn_mux_map_value);\n\nstatic const struct snd_kcontrol_new hdmi_ch4_mux_control =\n\tSOC_DAPM_ENUM(\"HDMI_CH4_MUX\", hdmi_ch4_mux_map_enum);\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(hdmi_ch5_mux_map_enum,\n\t\t\t\t  AFE_HDMI_CONN0,\n\t\t\t\t  HDMI_O_5_SFT,\n\t\t\t\t  HDMI_O_5_MASK,\n\t\t\t\t  hdmi_conn_mux_map,\n\t\t\t\t  hdmi_conn_mux_map_value);\n\nstatic const struct snd_kcontrol_new hdmi_ch5_mux_control =\n\tSOC_DAPM_ENUM(\"HDMI_CH5_MUX\", hdmi_ch5_mux_map_enum);\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(hdmi_ch6_mux_map_enum,\n\t\t\t\t  AFE_HDMI_CONN0,\n\t\t\t\t  HDMI_O_6_SFT,\n\t\t\t\t  HDMI_O_6_MASK,\n\t\t\t\t  hdmi_conn_mux_map,\n\t\t\t\t  hdmi_conn_mux_map_value);\n\nstatic const struct snd_kcontrol_new hdmi_ch6_mux_control =\n\tSOC_DAPM_ENUM(\"HDMI_CH6_MUX\", hdmi_ch6_mux_map_enum);\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(hdmi_ch7_mux_map_enum,\n\t\t\t\t  AFE_HDMI_CONN0,\n\t\t\t\t  HDMI_O_7_SFT,\n\t\t\t\t  HDMI_O_7_MASK,\n\t\t\t\t  hdmi_conn_mux_map,\n\t\t\t\t  hdmi_conn_mux_map_value);\n\nstatic const struct snd_kcontrol_new hdmi_ch7_mux_control =\n\tSOC_DAPM_ENUM(\"HDMI_CH7_MUX\", hdmi_ch7_mux_map_enum);\n\nenum {\n\tSUPPLY_SEQ_APLL,\n\tSUPPLY_SEQ_TDM_MCK_EN,\n\tSUPPLY_SEQ_TDM_BCK_EN,\n};\n\nstatic int mtk_tdm_bck_en_event(struct snd_soc_dapm_widget *w,\n\t\t\t\tstruct snd_kcontrol *kcontrol,\n\t\t\t\tint event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tstruct mtk_afe_tdm_priv *tdm_priv = afe_priv->dai_priv[MT8183_DAI_TDM];\n\n\tdev_info(cmpnt->dev, \"%s(), name %s, event 0x%x\\n\",\n\t\t __func__, w->name, event);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tmt8183_mck_enable(afe, tdm_priv->bck_id, tdm_priv->bck_rate);\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tmt8183_mck_disable(afe, tdm_priv->bck_id);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int mtk_tdm_mck_en_event(struct snd_soc_dapm_widget *w,\n\t\t\t\tstruct snd_kcontrol *kcontrol,\n\t\t\t\tint event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tstruct mtk_afe_tdm_priv *tdm_priv = afe_priv->dai_priv[MT8183_DAI_TDM];\n\n\tdev_info(cmpnt->dev, \"%s(), name %s, event 0x%x\\n\",\n\t\t __func__, w->name, event);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tmt8183_mck_enable(afe, tdm_priv->mclk_id, tdm_priv->mclk_rate);\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\ttdm_priv->mclk_rate = 0;\n\t\tmt8183_mck_disable(afe, tdm_priv->mclk_id);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dapm_widget mtk_dai_tdm_widgets[] = {\n\tSND_SOC_DAPM_MUX(\"HDMI_CH0_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t &hdmi_ch0_mux_control),\n\tSND_SOC_DAPM_MUX(\"HDMI_CH1_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t &hdmi_ch1_mux_control),\n\tSND_SOC_DAPM_MUX(\"HDMI_CH2_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t &hdmi_ch2_mux_control),\n\tSND_SOC_DAPM_MUX(\"HDMI_CH3_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t &hdmi_ch3_mux_control),\n\tSND_SOC_DAPM_MUX(\"HDMI_CH4_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t &hdmi_ch4_mux_control),\n\tSND_SOC_DAPM_MUX(\"HDMI_CH5_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t &hdmi_ch5_mux_control),\n\tSND_SOC_DAPM_MUX(\"HDMI_CH6_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t &hdmi_ch6_mux_control),\n\tSND_SOC_DAPM_MUX(\"HDMI_CH7_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t &hdmi_ch7_mux_control),\n\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_tdm_clk\"),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"TDM_BCK\", SUPPLY_SEQ_TDM_BCK_EN,\n\t\t\t      SND_SOC_NOPM, 0, 0,\n\t\t\t      mtk_tdm_bck_en_event,\n\t\t\t      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"TDM_MCK\", SUPPLY_SEQ_TDM_MCK_EN,\n\t\t\t      SND_SOC_NOPM, 0, 0,\n\t\t\t      mtk_tdm_mck_en_event,\n\t\t\t      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n};\n\nstatic int mtk_afe_tdm_apll_connect(struct snd_soc_dapm_widget *source,\n\t\t\t\t    struct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_dapm_widget *w = sink;\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tstruct mtk_afe_tdm_priv *tdm_priv = afe_priv->dai_priv[MT8183_DAI_TDM];\n\tint cur_apll;\n\n\t \n\tcur_apll = mt8183_get_apll_by_name(afe, source->name);\n\n\treturn (tdm_priv->mclk_apll == cur_apll) ? 1 : 0;\n}\n\nstatic const struct snd_soc_dapm_route mtk_dai_tdm_routes[] = {\n\t{\"HDMI_CH0_MUX\", \"CH0\", \"HDMI\"},\n\t{\"HDMI_CH0_MUX\", \"CH1\", \"HDMI\"},\n\t{\"HDMI_CH0_MUX\", \"CH2\", \"HDMI\"},\n\t{\"HDMI_CH0_MUX\", \"CH3\", \"HDMI\"},\n\t{\"HDMI_CH0_MUX\", \"CH4\", \"HDMI\"},\n\t{\"HDMI_CH0_MUX\", \"CH5\", \"HDMI\"},\n\t{\"HDMI_CH0_MUX\", \"CH6\", \"HDMI\"},\n\t{\"HDMI_CH0_MUX\", \"CH7\", \"HDMI\"},\n\n\t{\"HDMI_CH1_MUX\", \"CH0\", \"HDMI\"},\n\t{\"HDMI_CH1_MUX\", \"CH1\", \"HDMI\"},\n\t{\"HDMI_CH1_MUX\", \"CH2\", \"HDMI\"},\n\t{\"HDMI_CH1_MUX\", \"CH3\", \"HDMI\"},\n\t{\"HDMI_CH1_MUX\", \"CH4\", \"HDMI\"},\n\t{\"HDMI_CH1_MUX\", \"CH5\", \"HDMI\"},\n\t{\"HDMI_CH1_MUX\", \"CH6\", \"HDMI\"},\n\t{\"HDMI_CH1_MUX\", \"CH7\", \"HDMI\"},\n\n\t{\"HDMI_CH2_MUX\", \"CH0\", \"HDMI\"},\n\t{\"HDMI_CH2_MUX\", \"CH1\", \"HDMI\"},\n\t{\"HDMI_CH2_MUX\", \"CH2\", \"HDMI\"},\n\t{\"HDMI_CH2_MUX\", \"CH3\", \"HDMI\"},\n\t{\"HDMI_CH2_MUX\", \"CH4\", \"HDMI\"},\n\t{\"HDMI_CH2_MUX\", \"CH5\", \"HDMI\"},\n\t{\"HDMI_CH2_MUX\", \"CH6\", \"HDMI\"},\n\t{\"HDMI_CH2_MUX\", \"CH7\", \"HDMI\"},\n\n\t{\"HDMI_CH3_MUX\", \"CH0\", \"HDMI\"},\n\t{\"HDMI_CH3_MUX\", \"CH1\", \"HDMI\"},\n\t{\"HDMI_CH3_MUX\", \"CH2\", \"HDMI\"},\n\t{\"HDMI_CH3_MUX\", \"CH3\", \"HDMI\"},\n\t{\"HDMI_CH3_MUX\", \"CH4\", \"HDMI\"},\n\t{\"HDMI_CH3_MUX\", \"CH5\", \"HDMI\"},\n\t{\"HDMI_CH3_MUX\", \"CH6\", \"HDMI\"},\n\t{\"HDMI_CH3_MUX\", \"CH7\", \"HDMI\"},\n\n\t{\"HDMI_CH4_MUX\", \"CH0\", \"HDMI\"},\n\t{\"HDMI_CH4_MUX\", \"CH1\", \"HDMI\"},\n\t{\"HDMI_CH4_MUX\", \"CH2\", \"HDMI\"},\n\t{\"HDMI_CH4_MUX\", \"CH3\", \"HDMI\"},\n\t{\"HDMI_CH4_MUX\", \"CH4\", \"HDMI\"},\n\t{\"HDMI_CH4_MUX\", \"CH5\", \"HDMI\"},\n\t{\"HDMI_CH4_MUX\", \"CH6\", \"HDMI\"},\n\t{\"HDMI_CH4_MUX\", \"CH7\", \"HDMI\"},\n\n\t{\"HDMI_CH5_MUX\", \"CH0\", \"HDMI\"},\n\t{\"HDMI_CH5_MUX\", \"CH1\", \"HDMI\"},\n\t{\"HDMI_CH5_MUX\", \"CH2\", \"HDMI\"},\n\t{\"HDMI_CH5_MUX\", \"CH3\", \"HDMI\"},\n\t{\"HDMI_CH5_MUX\", \"CH4\", \"HDMI\"},\n\t{\"HDMI_CH5_MUX\", \"CH5\", \"HDMI\"},\n\t{\"HDMI_CH5_MUX\", \"CH6\", \"HDMI\"},\n\t{\"HDMI_CH5_MUX\", \"CH7\", \"HDMI\"},\n\n\t{\"HDMI_CH6_MUX\", \"CH0\", \"HDMI\"},\n\t{\"HDMI_CH6_MUX\", \"CH1\", \"HDMI\"},\n\t{\"HDMI_CH6_MUX\", \"CH2\", \"HDMI\"},\n\t{\"HDMI_CH6_MUX\", \"CH3\", \"HDMI\"},\n\t{\"HDMI_CH6_MUX\", \"CH4\", \"HDMI\"},\n\t{\"HDMI_CH6_MUX\", \"CH5\", \"HDMI\"},\n\t{\"HDMI_CH6_MUX\", \"CH6\", \"HDMI\"},\n\t{\"HDMI_CH6_MUX\", \"CH7\", \"HDMI\"},\n\n\t{\"HDMI_CH7_MUX\", \"CH0\", \"HDMI\"},\n\t{\"HDMI_CH7_MUX\", \"CH1\", \"HDMI\"},\n\t{\"HDMI_CH7_MUX\", \"CH2\", \"HDMI\"},\n\t{\"HDMI_CH7_MUX\", \"CH3\", \"HDMI\"},\n\t{\"HDMI_CH7_MUX\", \"CH4\", \"HDMI\"},\n\t{\"HDMI_CH7_MUX\", \"CH5\", \"HDMI\"},\n\t{\"HDMI_CH7_MUX\", \"CH6\", \"HDMI\"},\n\t{\"HDMI_CH7_MUX\", \"CH7\", \"HDMI\"},\n\n\t{\"TDM\", NULL, \"HDMI_CH0_MUX\"},\n\t{\"TDM\", NULL, \"HDMI_CH1_MUX\"},\n\t{\"TDM\", NULL, \"HDMI_CH2_MUX\"},\n\t{\"TDM\", NULL, \"HDMI_CH3_MUX\"},\n\t{\"TDM\", NULL, \"HDMI_CH4_MUX\"},\n\t{\"TDM\", NULL, \"HDMI_CH5_MUX\"},\n\t{\"TDM\", NULL, \"HDMI_CH6_MUX\"},\n\t{\"TDM\", NULL, \"HDMI_CH7_MUX\"},\n\n\t{\"TDM\", NULL, \"aud_tdm_clk\"},\n\t{\"TDM\", NULL, \"TDM_BCK\"},\n\t{\"TDM_BCK\", NULL, \"TDM_MCK\"},\n\t{\"TDM_MCK\", NULL, APLL1_W_NAME, mtk_afe_tdm_apll_connect},\n\t{\"TDM_MCK\", NULL, APLL2_W_NAME, mtk_afe_tdm_apll_connect},\n};\n\n \nstatic int mtk_dai_tdm_cal_mclk(struct mtk_base_afe *afe,\n\t\t\t\tstruct mtk_afe_tdm_priv *tdm_priv,\n\t\t\t\tint freq)\n{\n\tint apll;\n\tint apll_rate;\n\n\tapll = mt8183_get_apll_by_rate(afe, freq);\n\tapll_rate = mt8183_get_apll_rate(afe, apll);\n\n\tif (!freq || freq > apll_rate) {\n\t\tdev_warn(afe->dev,\n\t\t\t \"%s(), freq(%d Hz) invalid\\n\", __func__, freq);\n\t\treturn -EINVAL;\n\t}\n\n\tif (apll_rate % freq != 0) {\n\t\tdev_warn(afe->dev,\n\t\t\t \"%s(), APLL cannot generate %d Hz\", __func__, freq);\n\t\treturn -EINVAL;\n\t}\n\n\ttdm_priv->mclk_rate = freq;\n\ttdm_priv->mclk_apll = apll;\n\n\treturn 0;\n}\n\nstatic int mtk_dai_tdm_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t struct snd_pcm_hw_params *params,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tint tdm_id = dai->id;\n\tstruct mtk_afe_tdm_priv *tdm_priv = afe_priv->dai_priv[tdm_id];\n\tunsigned int tdm_out_mode = tdm_priv->tdm_out_mode;\n\tunsigned int rate = params_rate(params);\n\tunsigned int channels = params_channels(params);\n\tunsigned int out_channels_per_sdata =\n\t\tget_tdm_ch_per_sdata(tdm_out_mode, channels);\n\tsnd_pcm_format_t format = params_format(params);\n\tunsigned int tdm_con = 0;\n\n\t \n\tif (!tdm_priv->mclk_rate) {\n\t\ttdm_priv->mclk_rate = rate * tdm_priv->mclk_multiple;\n\t\tmtk_dai_tdm_cal_mclk(afe,\n\t\t\t\t     tdm_priv,\n\t\t\t\t     tdm_priv->mclk_rate);\n\t}\n\n\t \n\ttdm_priv->bck_rate = rate *\n\t\t\t     out_channels_per_sdata *\n\t\t\t     snd_pcm_format_physical_width(format);\n\n\tif (tdm_priv->bck_rate > tdm_priv->mclk_rate)\n\t\tdev_warn(afe->dev, \"%s(), bck_rate > mclk_rate rate\", __func__);\n\n\tif (tdm_priv->mclk_rate % tdm_priv->bck_rate != 0)\n\t\tdev_warn(afe->dev, \"%s(), bck cannot generate\", __func__);\n\n\tdev_info(afe->dev, \"%s(), id %d, rate %d, channels %d, format %d, mclk_rate %d, bck_rate %d\\n\",\n\t\t __func__,\n\t\t tdm_id, rate, channels, format,\n\t\t tdm_priv->mclk_rate, tdm_priv->bck_rate);\n\tdev_info(afe->dev, \"%s(), out_channels_per_sdata = %d\\n\",\n\t\t __func__, out_channels_per_sdata);\n\n\t \n\tif (tdm_priv->bck_invert)\n\t\tregmap_update_bits(afe->regmap, AUDIO_TOP_CON3,\n\t\t\t\t   BCK_INVERSE_MASK_SFT,\n\t\t\t\t   0x1 << BCK_INVERSE_SFT);\n\n\tif (tdm_priv->lck_invert)\n\t\ttdm_con |= 1 << LRCK_INVERSE_SFT;\n\n\tif (tdm_priv->tdm_out_mode == TDM_OUT_I2S) {\n\t\ttdm_con |= 1 << DELAY_DATA_SFT;\n\t\ttdm_con |= get_tdm_lrck_width(format) << LRCK_TDM_WIDTH_SFT;\n\t} else if (tdm_priv->tdm_out_mode == TDM_OUT_TDM) {\n\t\ttdm_con |= 0 << DELAY_DATA_SFT;\n\t\ttdm_con |= 0 << LRCK_TDM_WIDTH_SFT;\n\t}\n\n\ttdm_con |= 1 << LEFT_ALIGN_SFT;\n\ttdm_con |= get_tdm_wlen(format) << WLEN_SFT;\n\ttdm_con |= get_tdm_ch(out_channels_per_sdata) << CHANNEL_NUM_SFT;\n\ttdm_con |= get_tdm_channel_bck(format) << CHANNEL_BCK_CYCLES_SFT;\n\tregmap_write(afe->regmap, AFE_TDM_CON1, tdm_con);\n\n\tif (out_channels_per_sdata == 2) {\n\t\tswitch (channels) {\n\t\tcase 1:\n\t\tcase 2:\n\t\t\ttdm_con = TDM_CH_START_O30_O31 << ST_CH_PAIR_SOUT0_SFT;\n\t\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT1_SFT;\n\t\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT2_SFT;\n\t\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT3_SFT;\n\t\t\tbreak;\n\t\tcase 3:\n\t\tcase 4:\n\t\t\ttdm_con = TDM_CH_START_O30_O31 << ST_CH_PAIR_SOUT0_SFT;\n\t\t\ttdm_con |= TDM_CH_START_O32_O33 << ST_CH_PAIR_SOUT1_SFT;\n\t\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT2_SFT;\n\t\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT3_SFT;\n\t\t\tbreak;\n\t\tcase 5:\n\t\tcase 6:\n\t\t\ttdm_con = TDM_CH_START_O30_O31 << ST_CH_PAIR_SOUT0_SFT;\n\t\t\ttdm_con |= TDM_CH_START_O32_O33 << ST_CH_PAIR_SOUT1_SFT;\n\t\t\ttdm_con |= TDM_CH_START_O34_O35 << ST_CH_PAIR_SOUT2_SFT;\n\t\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT3_SFT;\n\t\t\tbreak;\n\t\tcase 7:\n\t\tcase 8:\n\t\t\ttdm_con = TDM_CH_START_O30_O31 << ST_CH_PAIR_SOUT0_SFT;\n\t\t\ttdm_con |= TDM_CH_START_O32_O33 << ST_CH_PAIR_SOUT1_SFT;\n\t\t\ttdm_con |= TDM_CH_START_O34_O35 << ST_CH_PAIR_SOUT2_SFT;\n\t\t\ttdm_con |= TDM_CH_START_O36_O37 << ST_CH_PAIR_SOUT3_SFT;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\ttdm_con = 0;\n\t\t}\n\t} else {\n\t\ttdm_con = TDM_CH_START_O30_O31 << ST_CH_PAIR_SOUT0_SFT;\n\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT1_SFT;\n\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT2_SFT;\n\t\ttdm_con |= TDM_CH_ZERO << ST_CH_PAIR_SOUT3_SFT;\n\t}\n\n\tregmap_write(afe->regmap, AFE_TDM_CON2, tdm_con);\n\n\tregmap_update_bits(afe->regmap, AFE_HDMI_OUT_CON0,\n\t\t\t   AFE_HDMI_OUT_CH_NUM_MASK_SFT,\n\t\t\t   channels << AFE_HDMI_OUT_CH_NUM_SFT);\n\n\tregmap_update_bits(afe->regmap, AFE_HDMI_OUT_CON0,\n\t\t\t   AFE_HDMI_OUT_BIT_WIDTH_MASK_SFT,\n\t\t\t   get_hdmi_wlen(format) << AFE_HDMI_OUT_BIT_WIDTH_SFT);\n\treturn 0;\n}\n\nstatic int mtk_dai_tdm_trigger(struct snd_pcm_substream *substream,\n\t\t\t       int cmd,\n\t\t\t       struct snd_soc_dai *dai)\n{\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\t\t \n\t\tregmap_update_bits(afe->regmap, AFE_HDMI_OUT_CON0,\n\t\t\t\t   AFE_HDMI_OUT_ON_MASK_SFT,\n\t\t\t\t   0x1 << AFE_HDMI_OUT_ON_SFT);\n\t\t \n\t\tregmap_update_bits(afe->regmap, AFE_TDM_CON1,\n\t\t\t\t   TDM_EN_MASK_SFT, 0x1 << TDM_EN_SFT);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\t\t \n\t\tregmap_update_bits(afe->regmap, AFE_TDM_CON1,\n\t\t\t\t   TDM_EN_MASK_SFT, 0);\n\t\t \n\t\tregmap_update_bits(afe->regmap, AFE_HDMI_OUT_CON0,\n\t\t\t\t   AFE_HDMI_OUT_ON_MASK_SFT,\n\t\t\t\t   0);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int mtk_dai_tdm_set_sysclk(struct snd_soc_dai *dai,\n\t\t\t\t  int clk_id, unsigned int freq, int dir)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dai->dev);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tstruct mtk_afe_tdm_priv *tdm_priv = afe_priv->dai_priv[dai->id];\n\n\tif (!tdm_priv) {\n\t\tdev_warn(afe->dev, \"%s(), tdm_priv == NULL\", __func__);\n\t\treturn -EINVAL;\n\t}\n\n\tif (dir != SND_SOC_CLOCK_OUT) {\n\t\tdev_warn(afe->dev, \"%s(), dir != SND_SOC_CLOCK_OUT\", __func__);\n\t\treturn -EINVAL;\n\t}\n\n\tdev_info(afe->dev, \"%s(), freq %d\\n\", __func__, freq);\n\n\treturn mtk_dai_tdm_cal_mclk(afe, tdm_priv, freq);\n}\n\nstatic int mtk_dai_tdm_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dai->dev);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tstruct mtk_afe_tdm_priv *tdm_priv = afe_priv->dai_priv[dai->id];\n\n\tif (!tdm_priv) {\n\t\tdev_warn(afe->dev, \"%s(), tdm_priv == NULL\", __func__);\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\ttdm_priv->tdm_out_mode = TDM_OUT_I2S;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\ttdm_priv->tdm_out_mode = TDM_OUT_TDM;\n\t\tbreak;\n\tdefault:\n\t\ttdm_priv->tdm_out_mode = TDM_OUT_I2S;\n\t}\n\n\t \n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\ttdm_priv->bck_invert = TDM_BCK_NON_INV;\n\t\ttdm_priv->lck_invert = TDM_LCK_NON_INV;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_NB_IF:\n\t\ttdm_priv->bck_invert = TDM_BCK_NON_INV;\n\t\ttdm_priv->lck_invert = TDM_LCK_INV;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\ttdm_priv->bck_invert = TDM_BCK_INV;\n\t\ttdm_priv->lck_invert = TDM_LCK_NON_INV;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_IF:\n\tdefault:\n\t\ttdm_priv->bck_invert = TDM_BCK_INV;\n\t\ttdm_priv->lck_invert = TDM_LCK_INV;\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops mtk_dai_tdm_ops = {\n\t.hw_params = mtk_dai_tdm_hw_params,\n\t.trigger = mtk_dai_tdm_trigger,\n\t.set_sysclk = mtk_dai_tdm_set_sysclk,\n\t.set_fmt = mtk_dai_tdm_set_fmt,\n};\n\n \n#define MTK_TDM_RATES (SNDRV_PCM_RATE_8000_48000 |\\\n\t\t       SNDRV_PCM_RATE_88200 |\\\n\t\t       SNDRV_PCM_RATE_96000 |\\\n\t\t       SNDRV_PCM_RATE_176400 |\\\n\t\t       SNDRV_PCM_RATE_192000)\n\n#define MTK_TDM_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic struct snd_soc_dai_driver mtk_dai_tdm_driver[] = {\n\t{\n\t\t.name = \"TDM\",\n\t\t.id = MT8183_DAI_TDM,\n\t\t.playback = {\n\t\t\t.stream_name = \"TDM\",\n\t\t\t.channels_min = 2,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MTK_TDM_RATES,\n\t\t\t.formats = MTK_TDM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_dai_tdm_ops,\n\t},\n};\n\nint mt8183_dai_tdm_register(struct mtk_base_afe *afe)\n{\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tstruct mtk_afe_tdm_priv *tdm_priv;\n\tstruct mtk_base_afe_dai *dai;\n\n\tdai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL);\n\tif (!dai)\n\t\treturn -ENOMEM;\n\n\tlist_add(&dai->list, &afe->sub_dais);\n\n\tdai->dai_drivers = mtk_dai_tdm_driver;\n\tdai->num_dai_drivers = ARRAY_SIZE(mtk_dai_tdm_driver);\n\n\tdai->dapm_widgets = mtk_dai_tdm_widgets;\n\tdai->num_dapm_widgets = ARRAY_SIZE(mtk_dai_tdm_widgets);\n\tdai->dapm_routes = mtk_dai_tdm_routes;\n\tdai->num_dapm_routes = ARRAY_SIZE(mtk_dai_tdm_routes);\n\n\ttdm_priv = devm_kzalloc(afe->dev, sizeof(struct mtk_afe_tdm_priv),\n\t\t\t\tGFP_KERNEL);\n\tif (!tdm_priv)\n\t\treturn -ENOMEM;\n\n\ttdm_priv->mclk_multiple = 128;\n\ttdm_priv->bck_id = MT8183_I2S4_BCK;\n\ttdm_priv->mclk_id = MT8183_I2S4_MCK;\n\n\tafe_priv->dai_priv[MT8183_DAI_TDM] = tdm_priv;\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}