

================================================================
== Vitis HLS Report for 'FIR_filtertest_2'
================================================================
* Date:           Tue Nov  4 00:15:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                     |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                       Instance                      |                   Module                  |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1_fu_56  |FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1  |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|      39|     116|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      80|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      60|     235|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                      |                   Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |grp_FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1_fu_56  |FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1  |        0|   1|  39|  111|    0|
    |mul_15s_16s_31_1_1_U6                                |mul_15s_16s_31_1_1                         |        0|   1|   0|    5|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |Total                                                |                                           |        0|   2|  39|  116|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln81_fu_87_p2  |         +|   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |FIR_coe_address0     |   9|          2|    3|          6|
    |FIR_coe_ce0          |   9|          2|    1|          2|
    |FIR_delays_address0  |   9|          2|    3|          6|
    |FIR_delays_ce0       |   9|          2|    1|          2|
    |FIR_delays_ce1       |   9|          2|    1|          2|
    |FIR_delays_we0       |   9|          2|    1|          2|
    |ap_NS_fsm            |  26|          5|    1|          5|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  80|         17|   11|         25|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |   4|   0|    4|          0|
    |grp_FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1_fu_56_ap_start_reg  |   1|   0|    1|          0|
    |y_reg_118                                                         |  16|   0|   16|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  21|   0|   21|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2|  return value|
|ap_return            |  out|   16|  ap_ctrl_hs|  FIR_filtertest.2|  return value|
|FIR_delays_address0  |  out|    3|   ap_memory|        FIR_delays|         array|
|FIR_delays_ce0       |  out|    1|   ap_memory|        FIR_delays|         array|
|FIR_delays_we0       |  out|    1|   ap_memory|        FIR_delays|         array|
|FIR_delays_d0        |  out|   32|   ap_memory|        FIR_delays|         array|
|FIR_delays_q0        |   in|   32|   ap_memory|        FIR_delays|         array|
|FIR_delays_address1  |  out|    3|   ap_memory|        FIR_delays|         array|
|FIR_delays_ce1       |  out|    1|   ap_memory|        FIR_delays|         array|
|FIR_delays_q1        |   in|   32|   ap_memory|        FIR_delays|         array|
|FIR_coe_address0     |  out|    3|   ap_memory|           FIR_coe|         array|
|FIR_coe_ce0          |  out|    1|   ap_memory|           FIR_coe|         array|
|FIR_coe_q0           |   in|   15|   ap_memory|           FIR_coe|         array|
|x_n                  |   in|   16|     ap_none|               x_n|        scalar|
+---------------------+-----+-----+------------+------------------+--------------+

