#ifndef _VTSS_JAGUAR2_REGS_SD10G65_DIG_H_
#define _VTSS_JAGUAR2_REGS_SD10G65_DIG_H_

/*
 *
 * VCore-III Register Definitions
 *
 * Copyright (C) 2012 Vitesse Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include "vtss_jaguar2_regs_common.h"

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG(target)  VTSS_IOREG(target,0x0)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_PWR_UP_TIME(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_PWR_UP_TIME     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_PWR_UP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,24,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_PWR_DN_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_PWR_DN_TIME     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_PWR_DN_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_SLEEP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_SLEEP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_TOP_CTRL_CFG_SLEEP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0(target)  VTSS_IOREG(target,0x1)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_HML_CLR_CNT  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_HML_ERRCORR_MODE  VTSS_BIT(30)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_HML_ERRCORR_ENA  VTSS_BIT(29)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_HML_SWAP_HL  VTSS_BIT(28)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_APC_FSM_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_APC_FSM_RECOVER_MODE     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_APC_FSM_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,26,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_SIG_DET_VALID_CFG  VTSS_BIT(25)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_SIG_LOST_DELAY_TIME(x)  VTSS_ENCODE_BITFIELD(x,20,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_SIG_LOST_DELAY_TIME     VTSS_ENCODE_BITMASK(20,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_SIG_LOST_DELAY_TIME(x)  VTSS_EXTRACT_BITFIELD(x,20,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_TOP_CTRL_STATE(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_TOP_CTRL_STATE     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_TOP_CTRL_STATE(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_BLOCK_READ_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_BLOCK_READ_SEL     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_BLOCK_READ_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_RESET_APC  VTSS_BIT(11)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_FREEZE_APC  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL  VTSS_BIT(9)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_CTRL_MODE  VTSS_BIT(5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_THROTTLE_MODE  VTSS_BIT(4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_APC_MODE     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG(target)  VTSS_IOREG(target,0x2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_APC_SPARE_POOL(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_APC_SPARE_POOL     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_APC_SPARE_POOL(x)  VTSS_EXTRACT_BITFIELD(x,28,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_CTRL_MODE  VTSS_BIT(15)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_CTRL_MODE  VTSS_BIT(14)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,11,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_RECOVER_MODE     VTSS_ENCODE_BITMASK(11,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,11,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_RECOVER_MODE     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,8,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_CTRL_DONE  VTSS_BIT(7)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_START_CTRL  VTSS_BIT(6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_OP_MODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM2_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_CTRL_DONE  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG(target)  VTSS_IOREG(target,0x3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM2_TIMER_CFG(target)  VTSS_IOREG(target,0x4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM2_TIMER_CFG_FSM2_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM2_TIMER_CFG_FSM2_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM2_TIMER_CFG_FSM2_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM2_TIMER_CFG_FSM2_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM2_TIMER_CFG_FSM2_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_PARCTRL_FSM2_TIMER_CFG_FSM2_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_FLEXCTRL_CNT_STATUS(target)  VTSS_IOREG(target,0x5)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG(target)  VTSS_IOREG(target,0x6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_CAL_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,28,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_CAL_CLK_DIV     VTSS_ENCODE_BITMASK(28,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_CAL_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,28,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_DETLEV_CAL_DONE  VTSS_BIT(19)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_SKIP_SDET_CAL  VTSS_BIT(12)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_SKIP_LD_CAL  VTSS_BIT(11)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_IE_SDET_LEVEL(x)  VTSS_ENCODE_BITFIELD(x,5,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_IE_SDET_LEVEL     VTSS_ENCODE_BITMASK(5,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_IE_SDET_LEVEL(x)  VTSS_EXTRACT_BITFIELD(x,5,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_DETLVL_TIMER(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_DETLVL_TIMER     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_DETLVL_TIMER(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_LD_CAL_CFG_START_DETLVL_CAL  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0(target)  VTSS_IOREG(target,0x7)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_IB_DFE_GAIN_ADJ(x)  VTSS_ENCODE_BITFIELD(x,20,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_IB_DFE_GAIN_ADJ     VTSS_ENCODE_BITMASK(20,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_IB_DFE_GAIN_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,20,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_CPMD_THRES_INIT(x)  VTSS_ENCODE_BITFIELD(x,14,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_CPMD_THRES_INIT     VTSS_ENCODE_BITMASK(14,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_CPMD_THRES_INIT(x)  VTSS_EXTRACT_BITFIELD(x,14,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_VSC_THRES_INIT(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_VSC_THRES_INIT     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_VSC_THRES_INIT(x)  VTSS_EXTRACT_BITFIELD(x,8,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_OBSERVE_INIT  VTSS_BIT(7)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_OFFSET_INIT  VTSS_BIT(6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_THRESHOLD_INIT  VTSS_BIT(5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_DFE_BUFFER_INIT  VTSS_BIT(4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_OBSERVE_CAL  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_OFFSET_CAL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_THRESHOLD_CAL  VTSS_BIT(1)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_DFE_BUFFER_CAL  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1(target)  VTSS_IOREG(target,0x8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_CAL_RAMP_SEL(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_CAL_RAMP_SEL     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_CAL_RAMP_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_CAL_NUM_ITERATIONS(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_CAL_NUM_ITERATIONS     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_CAL_NUM_ITERATIONS(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_CAL_VSC_OFFSET_TGT  VTSS_BIT(15)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_PAR_DATA_SWAP_EVEN_ODD  VTSS_BIT(14)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_PAR_DATA_NUM_ONES_THRES(x)  VTSS_ENCODE_BITFIELD(x,9,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_PAR_DATA_NUM_ONES_THRES     VTSS_ENCODE_BITMASK(9,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_PAR_DATA_NUM_ONES_THRES(x)  VTSS_EXTRACT_BITFIELD(x,9,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_PAR_DATA_SEL  VTSS_BIT(8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_OFFSCAL_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,3,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_OFFSCAL_READ_CNT_SEL     VTSS_ENCODE_BITMASK(3,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_OFFSCAL_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,3,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_OFFSCAL_DIS_SWAP  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_OFFSCAL_DONE  VTSS_BIT(1)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_IS_CAL_CFG1_START_OFFSCAL  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG(target)  VTSS_IOREG(target,0x9)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_FREEZE_THRES(x)  VTSS_ENCODE_BITFIELD(x,13,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_FREEZE_THRES     VTSS_ENCODE_BITMASK(13,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_FREEZE_THRES(x)  VTSS_EXTRACT_BITFIELD(x,13,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_RECOVER_MODE     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_ADJ_HALT  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_CAL_MODE  VTSS_BIT(9)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_ADJ_START_UPDATE  VTSS_BIT(8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_START_UPDATE  VTSS_BIT(7)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_START_CTRL  VTSS_BIT(6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_OP_MODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_STOP_CTRL  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_AUTO_RESTART  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_CHG_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG(target)  VTSS_IOREG(target,0xa)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_MAX(x)  VTSS_ENCODE_BITFIELD(x,20,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_MAX     VTSS_ENCODE_BITMASK(20,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_MAX(x)  VTSS_EXTRACT_BITFIELD(x,20,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_MIN(x)  VTSS_ENCODE_BITFIELD(x,10,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_MIN     VTSS_ENCODE_BITMASK(10,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_MIN(x)  VTSS_EXTRACT_BITFIELD(x,10,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_INI(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_INI     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_EQZ_GAIN_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG(target)  VTSS_IOREG(target,0xb)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_MAX(x)  VTSS_ENCODE_BITFIELD(x,20,7)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_MAX     VTSS_ENCODE_BITMASK(20,7)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_MAX(x)  VTSS_EXTRACT_BITFIELD(x,20,7)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_MIN(x)  VTSS_ENCODE_BITFIELD(x,10,7)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_MIN     VTSS_ENCODE_BITMASK(10,7)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_MIN(x)  VTSS_EXTRACT_BITFIELD(x,10,7)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_INI(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_INI     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_EQZ_GAIN_ADJ_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS(target)  VTSS_IOREG(target,0xc)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_EQZ_GAIN_CTRL_DONE  VTSS_BIT(23)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_EQZ_GAIN_ADJ_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_EQZ_GAIN_ADJ_ACTVAL     VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_EQZ_GAIN_ADJ_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,7)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_EQZ_GAIN_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,6,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_EQZ_GAIN_ACTVAL     VTSS_ENCODE_BITMASK(6,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_EQZ_GAIN_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,6,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_LD_LEV_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_LD_LEV_ACTVAL     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_CTRL_STATUS_LD_LEV_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL(target)  VTSS_IOREG(target,0xd)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_EQ_TOGGLE  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_IB_TOGGLE  VTSS_BIT(30)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_CATCH_BYPASS  VTSS_BIT(29)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_WD_CNT_MAX(x)  VTSS_ENCODE_BITFIELD(x,26,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_WD_CNT_MAX     VTSS_ENCODE_BITMASK(26,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_WD_CNT_MAX(x)  VTSS_EXTRACT_BITFIELD(x,26,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_TOG_THRESHOLD(x)  VTSS_ENCODE_BITFIELD(x,22,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_TOG_THRESHOLD     VTSS_ENCODE_BITMASK(22,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_TOG_THRESHOLD(x)  VTSS_EXTRACT_BITFIELD(x,22,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_T_TOGGLE_DEADTIME(x)  VTSS_ENCODE_BITFIELD(x,14,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_T_TOGGLE_DEADTIME     VTSS_ENCODE_BITMASK(14,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_T_TOGGLE_DEADTIME(x)  VTSS_EXTRACT_BITFIELD(x,14,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_UPDATE  VTSS_BIT(8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_EQ_START_TOG_CHK  VTSS_BIT(7)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_IB_START_TOG_CHK  VTSS_BIT(6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0(target)  VTSS_IOREG(target,0xe)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1(target)  VTSS_IOREG(target,0xf)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0(target)  VTSS_IOREG(target,0x10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK(x)  VTSS_EXTRACT_BITFIELD(x,24,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1(target)  VTSS_IOREG(target,0x11)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK(x)  VTSS_EXTRACT_BITFIELD(x,24,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL(target)  VTSS_IOREG(target,0x12)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_RECOVER_MODE     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_CTRL_DONE  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_ACTVAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_CTRL_MODE  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_CTRL_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_CTRL_THRES     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_CTRL_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_CTRL_THRES_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_TIMER_CFG(target)  VTSS_IOREG(target,0x13)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_TIMER_CFG_EQZ_OFFS_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_TIMER_CFG_EQZ_OFFS_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_TIMER_CFG_EQZ_OFFS_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_TIMER_CFG_EQZ_OFFS_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_TIMER_CFG_EQZ_OFFS_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_TIMER_CFG_EQZ_OFFS_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG(target)  VTSS_IOREG(target,0x14)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_DIR_SEL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL(target)  VTSS_IOREG(target,0x15)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_RECOVER_MODE     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_CTRL_DONE  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_ACTVAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_CTRL_MODE  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_CTRL_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_CTRL_THRES     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_CTRL_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_CTRL_THRES_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_TIMER_CFG(target)  VTSS_IOREG(target,0x16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_TIMER_CFG_EQZ_C_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_TIMER_CFG_EQZ_C_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_TIMER_CFG_EQZ_C_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_TIMER_CFG_EQZ_C_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_TIMER_CFG_EQZ_C_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_TIMER_CFG_EQZ_C_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG(target)  VTSS_IOREG(target,0x17)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_DIR_SEL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_RANGE_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_RANGE_SEL     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_RANGE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MAX(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MAX     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MAX(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MIN(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MIN     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MIN(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL(target)  VTSS_IOREG(target,0x18)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_RECOVER_MODE     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_CTRL_DONE  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_ACTVAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_CTRL_MODE  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_CTRL_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_CTRL_THRES     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_CTRL_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_CTRL_THRES_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_TIMER_CFG(target)  VTSS_IOREG(target,0x19)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_TIMER_CFG_EQZ_L_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_TIMER_CFG_EQZ_L_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_TIMER_CFG_EQZ_L_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_TIMER_CFG_EQZ_L_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_TIMER_CFG_EQZ_L_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_TIMER_CFG_EQZ_L_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG(target)  VTSS_IOREG(target,0x1a)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_DIR_SEL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_RANGE_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_RANGE_SEL     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_RANGE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MAX(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MAX     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MAX(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MIN(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MIN     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MIN(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL(target)  VTSS_IOREG(target,0x1b)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_RECOVER_MODE     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_CTRL_DONE  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_ACTVAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_CTRL_MODE  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_CTRL_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_CTRL_THRES     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_CTRL_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_CTRL_THRES_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_TIMER_CFG(target)  VTSS_IOREG(target,0x1c)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_TIMER_CFG_EQZ_AGC_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_TIMER_CFG_EQZ_AGC_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_TIMER_CFG_EQZ_AGC_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_TIMER_CFG_EQZ_AGC_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_TIMER_CFG_EQZ_AGC_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_TIMER_CFG_EQZ_AGC_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG(target)  VTSS_IOREG(target,0x1d)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_DIR_SEL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL(target)  VTSS_IOREG(target,0x1e)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_RECOVER_MODE     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_CTRL_DONE  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_ACTVAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_CTRL_MODE  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_CTRL_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_CTRL_THRES     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_CTRL_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_CTRL_THRES_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_CTRL_DFE1_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE1_TIMER_CFG(target)  VTSS_IOREG(target,0x1f)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_TIMER_CFG_DFE1_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_TIMER_CFG_DFE1_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_TIMER_CFG_DFE1_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_TIMER_CFG_DFE1_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_TIMER_CFG_DFE1_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_TIMER_CFG_DFE1_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG(target)  VTSS_IOREG(target,0x20)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_DIR_SEL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL(target)  VTSS_IOREG(target,0x21)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_RECOVER_MODE     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_CTRL_DONE  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_ACTVAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_CTRL_MODE  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_CTRL_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_CTRL_THRES     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_CTRL_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_CTRL_THRES_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_CTRL_DFE2_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE2_TIMER_CFG(target)  VTSS_IOREG(target,0x22)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_TIMER_CFG_DFE2_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_TIMER_CFG_DFE2_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_TIMER_CFG_DFE2_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_TIMER_CFG_DFE2_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_TIMER_CFG_DFE2_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_TIMER_CFG_DFE2_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG(target)  VTSS_IOREG(target,0x23)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_DIR_SEL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL(target)  VTSS_IOREG(target,0x24)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_RECOVER_MODE     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_CTRL_DONE  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_ACTVAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_CTRL_MODE  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_CTRL_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_CTRL_THRES     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_CTRL_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_CTRL_THRES_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_CTRL_DFE3_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE3_TIMER_CFG(target)  VTSS_IOREG(target,0x25)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_TIMER_CFG_DFE3_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_TIMER_CFG_DFE3_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_TIMER_CFG_DFE3_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_TIMER_CFG_DFE3_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_TIMER_CFG_DFE3_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_TIMER_CFG_DFE3_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG(target)  VTSS_IOREG(target,0x26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_DIR_SEL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL(target)  VTSS_IOREG(target,0x27)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_RECOVER_MODE(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_RECOVER_MODE     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_RECOVER_MODE(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_CTRL_DONE  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_ACTVAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_ACTVAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_ACTVAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_CTRL_MODE  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_CTRL_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_CTRL_THRES     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_CTRL_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_CTRL_THRES_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_START_CTRL  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_OP_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_OP_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_CTRL_DFE4_OP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE4_TIMER_CFG(target)  VTSS_IOREG(target,0x28)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_TIMER_CFG_DFE4_PS_TIME(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_TIMER_CFG_DFE4_PS_TIME     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_TIMER_CFG_DFE4_PS_TIME(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_TIMER_CFG_DFE4_OP_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_TIMER_CFG_DFE4_OP_TIME     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_TIMER_CFG_DFE4_OP_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG(target)  VTSS_IOREG(target,0x29)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_DIR_SEL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG(target)  VTSS_IOREG(target,0x2a)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_SYN_PHASE_WR_DIS  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_IB_AUX_OFFS_WR_DIS  VTSS_BIT(30)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_IB_JUMP_ENA_WR_DIS  VTSS_BIT(29)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_CNT_OUT_SEL(x)  VTSS_ENCODE_BITFIELD(x,26,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_CNT_OUT_SEL     VTSS_ENCODE_BITMASK(26,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_CNT_OUT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,26,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_COMP_SEL(x)  VTSS_ENCODE_BITFIELD(x,23,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_COMP_SEL     VTSS_ENCODE_BITMASK(23,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_COMP_SEL(x)  VTSS_EXTRACT_BITFIELD(x,23,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_GP_SELECT(x)  VTSS_ENCODE_BITFIELD(x,21,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_GP_SELECT     VTSS_ENCODE_BITMASK(21,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_GP_SELECT(x)  VTSS_EXTRACT_BITFIELD(x,21,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_GP_REG_FREEZE  VTSS_BIT(20)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_SCAN_LIM(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_SCAN_LIM     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_SCAN_LIM(x)  VTSS_EXTRACT_BITFIELD(x,18,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_PRELOAD_VAL(x)  VTSS_ENCODE_BITFIELD(x,13,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_PRELOAD_VAL     VTSS_ENCODE_BITMASK(13,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_PRELOAD_VAL(x)  VTSS_EXTRACT_BITFIELD(x,13,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_INTR_DIS  VTSS_BIT(12)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_TRIG_ENA  VTSS_BIT(11)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_QUICK_SCAN  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_COUNT_PER(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_COUNT_PER     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_COUNT_PER(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_CNT_ENA  VTSS_BIT(4)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_IF_MODE(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_IF_MODE     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_IF_MODE(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_VSCOPE_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG(target)  VTSS_IOREG(target,0x2b)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_PRELOAD_HIT_CNT(x)  VTSS_ENCODE_BITFIELD(x,20,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_PRELOAD_HIT_CNT     VTSS_ENCODE_BITMASK(20,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_PRELOAD_HIT_CNT(x)  VTSS_EXTRACT_BITFIELD(x,20,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_DC_MASK(x)  VTSS_ENCODE_BITFIELD(x,10,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_DC_MASK     VTSS_ENCODE_BITMASK(10,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_DC_MASK(x)  VTSS_EXTRACT_BITFIELD(x,10,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_HIST_MASK(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_HIST_MASK     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_HIST_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1(target)  VTSS_IOREG(target,0x2c)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_PHASE_JUMP_INV  VTSS_BIT(31)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_AMPL_OFFS_VAL(x)  VTSS_ENCODE_BITFIELD(x,25,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_AMPL_OFFS_VAL     VTSS_ENCODE_BITMASK(25,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_AMPL_OFFS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,25,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_MAX_PHASE_INCR_VAL(x)  VTSS_ENCODE_BITFIELD(x,17,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_MAX_PHASE_INCR_VAL     VTSS_ENCODE_BITMASK(17,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_MAX_PHASE_INCR_VAL(x)  VTSS_EXTRACT_BITFIELD(x,17,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_MAX_AMPL_INCR_VAL(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_MAX_AMPL_INCR_VAL     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_MAX_AMPL_INCR_VAL(x)  VTSS_EXTRACT_BITFIELD(x,10,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_PHASE_INCR(x)  VTSS_ENCODE_BITFIELD(x,7,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_PHASE_INCR     VTSS_ENCODE_BITMASK(7,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_PHASE_INCR(x)  VTSS_EXTRACT_BITFIELD(x,7,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_AMPL_INCR(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_AMPL_INCR     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_AMPL_INCR(x)  VTSS_EXTRACT_BITFIELD(x,4,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_NUM_SCANS_PER_ITR(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_NUM_SCANS_PER_ITR     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_NUM_SCANS_PER_ITR(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_HW_SCAN_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_HW_SCAN_ENA     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG1_HW_SCAN_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2(target)  VTSS_IOREG(target,0x2d)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_FAST_SCAN_THRES(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_FAST_SCAN_THRES     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_FAST_SCAN_THRES(x)  VTSS_EXTRACT_BITFIELD(x,29,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_FS_THRES_SHIFT(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_FS_THRES_SHIFT     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_FS_THRES_SHIFT(x)  VTSS_EXTRACT_BITFIELD(x,24,5)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_PHASE_JUMP_VAL(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_PHASE_JUMP_VAL     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_PHASE_JUMP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_AUX_AMPL_SYM_DIS  VTSS_BIT(15)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_AMPL_START_VAL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_AMPL_START_VAL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_AMPL_START_VAL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_PHASE_START_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_PHASE_START_VAL     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG2_PHASE_START_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_STAT(target)  VTSS_IOREG(target,0x2e)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_STAT_GP_REG_MSB(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_STAT_GP_REG_MSB     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_STAT_GP_REG_MSB(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_STAT_FAST_SCAN_HIT(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_STAT_FAST_SCAN_HIT     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_STAT_FAST_SCAN_HIT(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_STAT_DONE_STICKY  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_CNT(target)  VTSS_IOREG(target,0x2f)

#define VTSS_SD10G65_DIG_SD10G65_VSCOPE2_VSCOPE_DBG_LSB(target)  VTSS_IOREG(target,0x30)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG(target)  VTSS_IOREG(target,0x31)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_DIRECT_THROUGH_ENA_CFG  VTSS_BIT(25)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_ERR_CNT_CAPT_CFG  VTSS_BIT(24)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_DATA_SRC_SEL(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_DATA_SRC_SEL     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_DATA_SRC_SEL(x)  VTSS_EXTRACT_BITFIELD(x,22,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_BIST_CNT_CFG(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_BIST_CNT_CFG     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_BIST_CNT_CFG(x)  VTSS_EXTRACT_BITFIELD(x,20,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_FREEZE_PATTERN_CFG  VTSS_BIT(19)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_CHK_MODE_CFG  VTSS_BIT(18)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_WID_SEL_CFG(x)  VTSS_ENCODE_BITFIELD(x,15,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_WID_SEL_CFG     VTSS_ENCODE_BITMASK(15,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_WID_SEL_CFG(x)  VTSS_EXTRACT_BITFIELD(x,15,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_WORD_MODE_CFG  VTSS_BIT(14)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_PRBS_SEL_CFG(x)  VTSS_ENCODE_BITFIELD(x,11,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_PRBS_SEL_CFG     VTSS_ENCODE_BITMASK(11,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_RX_PRBS_SEL_CFG(x)  VTSS_EXTRACT_BITFIELD(x,11,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_INV_ENA_CFG  VTSS_BIT(10)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_CMP_MODE_CFG  VTSS_BIT(9)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_LRN_CNT_CFG(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_LRN_CNT_CFG     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_LRN_CNT_CFG(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_CNT_RST  VTSS_BIT(5)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_CNT_CFG(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_CNT_CFG     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_CNT_CFG(x)  VTSS_EXTRACT_BITFIELD(x,3,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_BIST_MODE_CFG(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_BIST_MODE_CFG     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_BIST_MODE_CFG(x)  VTSS_EXTRACT_BITFIELD(x,1,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_CFG_DFT_RX_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_RX_MASK_CFG(target)  VTSS_IOREG(target,0x32)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG(target)  VTSS_IOREG(target,0x33)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_MSB_MASK_CFG(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_MSB_MASK_CFG     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_MSB_MASK_CFG(x)  VTSS_EXTRACT_BITFIELD(x,24,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_PAT_READ_CFG  VTSS_BIT(16)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_MAX_ADDR_CHK_CFG(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_MAX_ADDR_CHK_CFG     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_MAX_ADDR_CHK_CFG(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_READ_ADDR_CFG(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_READ_ADDR_CFG     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_RX_PAT_CFG_READ_ADDR_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG0(target)  VTSS_IOREG(target,0x34)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG0_WAKEUP_DLY_CFG(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG0_WAKEUP_DLY_CFG     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG0_WAKEUP_DLY_CFG(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG0_MAX_BIST_FRAMES_CFG(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG0_MAX_BIST_FRAMES_CFG     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG0_MAX_BIST_FRAMES_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG1(target)  VTSS_IOREG(target,0x35)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG1_MAX_UNSTABLE_CYC_CFG(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG1_MAX_UNSTABLE_CYC_CFG     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG1_MAX_UNSTABLE_CYC_CFG(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG1_STABLE_THRES_CFG(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG1_STABLE_THRES_CFG     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG1_STABLE_THRES_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG2(target)  VTSS_IOREG(target,0x36)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_BIST_CFG3(target)  VTSS_IOREG(target,0x37)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_ERR_STAT(target)  VTSS_IOREG(target,0x38)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_PRBS_STAT(target)  VTSS_IOREG(target,0x39)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT(target)  VTSS_IOREG(target,0x3a)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT_CMP_DATA_STAT(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT_CMP_DATA_STAT     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT_CMP_DATA_STAT(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT_STUCK_AT  VTSS_BIT(4)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT_NO_SYNC  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT_INSTABLE  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT_INCOMPLETE  VTSS_BIT(1)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_MAIN_STAT_ACTIVE  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG(target)  VTSS_IOREG(target,0x3b)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_RST_ON_STUCK_AT_CFG  VTSS_BIT(12)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_TX_WID_SEL_CFG(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_TX_WID_SEL_CFG     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_TX_WID_SEL_CFG(x)  VTSS_EXTRACT_BITFIELD(x,9,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_TX_PRBS_SEL_CFG(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_TX_PRBS_SEL_CFG     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_TX_PRBS_SEL_CFG(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_SCRAM_INV_CFG  VTSS_BIT(5)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_IPATH_CFG  VTSS_BIT(4)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_OPATH_CFG(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_OPATH_CFG     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_OPATH_CFG(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_TX_WORD_MODE_CFG  VTSS_BIT(1)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CFG_DFT_TX_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG(target)  VTSS_IOREG(target,0x3c)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_PAT_VLD_CFG  VTSS_BIT(26)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_MAX_ADDR_GEN_CFG(x)  VTSS_ENCODE_BITFIELD(x,18,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_MAX_ADDR_GEN_CFG     VTSS_ENCODE_BITMASK(18,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_MAX_ADDR_GEN_CFG(x)  VTSS_EXTRACT_BITFIELD(x,18,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_STORE_ADDR_CFG(x)  VTSS_ENCODE_BITFIELD(x,10,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_STORE_ADDR_CFG     VTSS_ENCODE_BITMASK(10,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_STORE_ADDR_CFG(x)  VTSS_EXTRACT_BITFIELD(x,10,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_PATTERN_CFG(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_PATTERN_CFG     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_TX_PAT_CFG_PATTERN_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_TX_CMP_DAT_STAT(target)  VTSS_IOREG(target,0x3d)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CMP_DAT_STAT_TX_STUCK_AT_STICKY  VTSS_BIT(12)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_TX_CMP_DAT_STAT_PAT_STAT(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_TX_CMP_DAT_STAT_PAT_STAT     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_TX_CMP_DAT_STAT_PAT_STAT(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_CFG(target)  VTSS_IOREG(target,0x3e)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_CFG_CLK_CMP_UPDTOG  VTSS_BIT(16)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_CFG_CLK_CMP_SEL(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_CFG_CLK_CMP_SEL     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_CFG_CLK_CMP_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_CFG_CLK_CMP_MODE  VTSS_BIT(1)
#define  VTSS_F_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_CFG_CLK_CMP_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_TIMER(target)  VTSS_IOREG(target,0x3f)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_VALUE(target)  VTSS_IOREG(target,0x40)

#define VTSS_SD10G65_DIG_SD10G65_DFT_DFT_CLK_CMP_MAXVAL(target)  VTSS_IOREG(target,0x41)

#define VTSS_SD10G65_DIG_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG(target)  VTSS_IOREG(target,0x42)
#define  VTSS_F_SD10G65_DIG_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_DIG_SD10G65_SYNC_CTRL_SYNC_CTRL_STAT(target)  VTSS_IOREG(target,0x43)
#define  VTSS_F_SD10G65_DIG_SD10G65_SYNC_CTRL_SYNC_CTRL_STAT_LANE_SYNC_FIFO_OF_STICKY  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0(target)  VTSS_IOREG(target,0x44)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_FREQ_DEVI(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_FREQ_DEVI     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_FREQ_DEVI(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_COMP_UNCERT(x)  VTSS_ENCODE_BITFIELD(x,4,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_COMP_UNCERT     VTSS_ENCODE_BITMASK(4,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_COMP_UNCERT(x)  VTSS_EXTRACT_BITFIELD(x,4,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_INC_DEC_MODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_INC_DEC_MODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_INC_DEC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG0_PLLB_START_BIST  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1(target)  VTSS_IOREG(target,0x45)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_LOCK_REPEAT(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_LOCK_REPEAT     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_LOCK_REPEAT(x)  VTSS_EXTRACT_BITFIELD(x,20,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_LOCK_UNCERT(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_LOCK_UNCERT     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_LOCK_UNCERT(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_DIV_FACTOR_PRE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_DIV_FACTOR_PRE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG1_PLLB_DIV_FACTOR_PRE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG2(target)  VTSS_IOREG(target,0x46)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG2_PLLB_DIV_FACTOR_M(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG2_PLLB_DIV_FACTOR_M     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG2_PLLB_DIV_FACTOR_M(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG3(target)  VTSS_IOREG(target,0x47)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG3_PLLB_DIV_FACTOR_N(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG3_PLLB_DIV_FACTOR_N     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_CFG3_PLLB_DIV_FACTOR_N(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RX_RCPLL_BIST_CFG4(target)  VTSS_IOREG(target,0x48)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RX_RCPLL_BIST_CFG4_PLLB_SPI_BASE_ADDR(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RX_RCPLL_BIST_CFG4_PLLB_SPI_BASE_ADDR     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RX_RCPLL_BIST_CFG4_PLLB_SPI_BASE_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RX_RCPLL_BIST_CFG4_PLLB_CLOCK_SEL  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0(target)  VTSS_IOREG(target,0x49)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_PLL_CNT_HIGH(x)  VTSS_ENCODE_BITFIELD(x,16,11)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_PLL_CNT_HIGH     VTSS_ENCODE_BITMASK(16,11)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_PLL_CNT_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,16,11)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_PLL_CNT_LOW(x)  VTSS_ENCODE_BITFIELD(x,5,11)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_PLL_CNT_LOW     VTSS_ENCODE_BITMASK(5,11)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_PLL_CNT_LOW(x)  VTSS_EXTRACT_BITFIELD(x,5,11)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_PHASE_LOCK  VTSS_BIT(3)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_BUSY  VTSS_BIT(2)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_DONE_N  VTSS_BIT(1)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT0_PLLB_FAIL  VTSS_BIT(0)

#define VTSS_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT1(target)  VTSS_IOREG(target,0x4a)
#define  VTSS_F_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT1_PLLB_PHASE_DIFF(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT1_PLLB_PHASE_DIFF     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_DIG_SD10G65_RX_RCPLL_BIST_SD10G65_RCPLL_BIST_STAT1_PLLB_PHASE_DIFF(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


#endif /* _VTSS_JAGUAR2_REGS_SD10G65_DIG_H_ */
