vendor_name = ModelSim
source_file = 1, C:/Facultad/FPGA/TP_Laboratorio/Ej1_SumadorCompleto/FullAdder.vhd
source_file = 1, C:/Facultad/FPGA/TP_Laboratorio/Ej1_SumadorCompleto/EstimulosFullAdder.vwf
source_file = 1, C:/Facultad/FPGA/TP_Laboratorio/Ej1_SumadorCompleto/FullAdder_tb.vhd
source_file = 1, C:/Facultad/FPGA/TP_Laboratorio/Ej1_SumadorCompleto/Block1.bdf
source_file = 1, C:/Facultad/FPGA/TP_Laboratorio/Ej1_SumadorCompleto/db/FullAdder.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Block1
instance = comp, \S~output\, S~output, Block1, 1
instance = comp, \COUT~output\, COUT~output, Block1, 1
instance = comp, \A~input\, A~input, Block1, 1
instance = comp, \B~input\, B~input, Block1, 1
instance = comp, \CIN~input\, CIN~input, Block1, 1
instance = comp, \inst4~0\, inst4~0, Block1, 1
instance = comp, \inst~0\, inst~0, Block1, 1
