power
circuit
delay
model
estimate
peak
gate
