Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,213
design__inferred_latch__count,0
design__instance__count,2761
design__instance__area,41542.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 215.04 215.04
design__core__bbox,5.76 3.78 209.28 207.9
design__io,510
design__die__area,46242.2
design__core__area,41542.5
design__instance__count__stdcell,2183
design__instance__area__stdcell,39989.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.962614
design__instance__utilization__stdcell,0.962614
design__rows,54
design__rows:CoreSite,54
design__sites,22896
design__sites:CoreSite,22896
design__instance__count__class:buffer,253
design__instance__area__class:buffer,1836.17
design__instance__count__class:inverter,68
design__instance__area__class:inverter,370.138
design__instance__count__class:sequential_cell,624
design__instance__area__class:sequential_cell,19392.3
design__instance__count__class:multi_input_combinational_cell,1192
design__instance__area__class:multi_input_combinational_cell,18031.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,131485
design__violations,0
design__instance__count__class:clock_buffer,6
design__instance__area__class:clock_buffer,141.523
global_route__vias,20949
global_route__wirelength,210168
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,40
design__instance__count__class:antenna_cell,40
design__instance__area__class:antenna_cell,217.728
route__net,2397
route__net__special,2
route__drc_errors__iter:0,1672
route__wirelength__iter:0,164963
route__drc_errors__iter:1,1062
route__wirelength__iter:1,164572
route__drc_errors__iter:2,883
route__wirelength__iter:2,164335
route__drc_errors__iter:3,27
route__wirelength__iter:3,164019
route__drc_errors__iter:4,0
route__wirelength__iter:4,164009
route__drc_errors,0
route__wirelength,164009
route__vias,20626
route__vias__singlecut,20626
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1025.63
design__instance__count__class:fill_cell,578
design__instance__area__class:fill_cell,1553.13
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19949
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19988
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000511592
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000229584
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000115246
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000229584
design_powergrid__voltage__worst,0.000229584
design_powergrid__voltage__worst__net:VPWR,1.19949
design_powergrid__drop__worst,0.000511592
design_powergrid__drop__worst__net:VPWR,0.000511592
design_powergrid__voltage__worst__net:VGND,0.000229584
design_powergrid__drop__worst__net:VGND,0.000229584
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0001230000000000000081983031474663903281907550990581512451171875
ir__drop__worst,0.000511999999999999976831033254853764447034336626529693603515625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
