OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement        917.7 u
average displacement        0.7 u
max displacement            4.3 u
original HPWL            7528.8 u
legalized HPWL           8270.4 u
delta HPWL                   10 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 1266 cells, 44 terminals, 982 edges and 3069 pins.
[INFO DPO-0109] Network stats: inst 1310, edges 982, pins 3069
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 372 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 938 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (20140, 22400) - (389880, 389200)
[INFO DPO-0310] Assigned 938 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.671600e+07.
[INFO DPO-0302] End of matching; objective is 1.664619e+07, improvement is 0.42 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.595725e+07.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 1.582198e+07.
[INFO DPO-0307] End of global swaps; objective is 1.582198e+07, improvement is 4.95 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.571218e+07.
[INFO DPO-0309] End of vertical swaps; objective is 1.571218e+07, improvement is 0.69 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.566217e+07.
[INFO DPO-0305] End of reordering; objective is 1.566217e+07, improvement is 0.32 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 18760 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 18760, swaps 1721, moves  8015 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.566217e+07, Scratch cost 1.539634e+07, Incremental cost 1.539634e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.539634e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.70 percent.
[INFO DPO-0332] End of pass, Generator displacement called 18760 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 37520, swaps 3429, moves 16084 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.539634e+07, Scratch cost 1.525982e+07, Incremental cost 1.525982e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.525982e+07.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.89 percent.
[INFO DPO-0328] End of random improver; improvement is 2.568961 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 468 cell orientations for row compatibility.
[INFO DPO-0383] Performed 310 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.500123e+07, improvement is 1.69 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL             8270.4 u
Final HPWL                7415.7 u
Delta HPWL                 -10.3 %

[INFO DPL-0020] Mirrored 28 instances
[INFO DPL-0021] HPWL before            7415.7 u
[INFO DPL-0022] HPWL after             7408.2 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 799.65

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1527_ (positive level-sensitive latch)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.02    0.00    0.00 ^ _1527_/G (DLH_X1)
                  0.01    0.06    0.06 ^ _1527_/Q (DLH_X1)
     1    1.73                           mem[0][10] (net)
                  0.01    0.00    0.06 ^ _1064_/A2 (NAND2_X1)
                  0.01    0.01    0.07 v _1064_/ZN (NAND2_X1)
     1    1.53                           _0450_ (net)
                  0.01    0.00    0.07 v _1065_/A3 (NAND3_X1)
                  0.01    0.02    0.09 ^ _1065_/ZN (NAND3_X1)
     1    2.34                           net30 (net)
                  0.01    0.00    0.09 ^ output30/A (BUF_X1)
                  0.01    0.02    0.11 ^ output30/Z (BUF_X1)
     1    1.29                           rdata_a_o[10] (net)
                  0.01    0.00    0.11 ^ rdata_a_o[10] (out)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                100.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.55                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.57                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.71                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   86.87                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.55                           net47 (net)
                  0.01    0.01  100.22 ^ _0939_/A2 (NAND3_X1)
                  0.03    0.02  100.24 v _0939_/ZN (NAND3_X1)
     1    1.56                           _0328_ (net)
                  0.03    0.00  100.24 v _0940_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0940_/ZN (NAND2_X1)
     1    1.88                           _0329_ (net)
                  0.01    0.00  100.27 ^ _0944_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0944_/ZN (NOR2_X1)
     1    1.83                           _0333_ (net)
                  0.01    0.00  100.28 v _0952_/A1 (NAND2_X1)
                  0.01    0.01  100.29 ^ _0952_/ZN (NAND2_X1)
     1    1.76                           _0341_ (net)
                  0.01    0.00  100.29 ^ _0953_/A (INV_X1)
                  0.01    0.01  100.30 v _0953_/ZN (INV_X1)
     1    4.52                           _0342_ (net)
                  0.01    0.00  100.30 v _0969_/A1 (NAND3_X1)
                  0.02    0.02  100.32 ^ _0969_/ZN (NAND3_X1)
     1    3.73                           net42 (net)
                  0.02    0.00  100.32 ^ output42/A (BUF_X1)
                  0.01    0.02  100.35 ^ output42/Z (BUF_X1)
     1    1.57                           rdata_a_o[7] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[7] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.55                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.57                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.71                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   86.87                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.55                           net47 (net)
                  0.01    0.01  100.22 ^ _0939_/A2 (NAND3_X1)
                  0.03    0.02  100.24 v _0939_/ZN (NAND3_X1)
     1    1.56                           _0328_ (net)
                  0.03    0.00  100.24 v _0940_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0940_/ZN (NAND2_X1)
     1    1.88                           _0329_ (net)
                  0.01    0.00  100.27 ^ _0944_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0944_/ZN (NOR2_X1)
     1    1.83                           _0333_ (net)
                  0.01    0.00  100.28 v _0952_/A1 (NAND2_X1)
                  0.01    0.01  100.29 ^ _0952_/ZN (NAND2_X1)
     1    1.76                           _0341_ (net)
                  0.01    0.00  100.29 ^ _0953_/A (INV_X1)
                  0.01    0.01  100.30 v _0953_/ZN (INV_X1)
     1    4.52                           _0342_ (net)
                  0.01    0.00  100.30 v _0969_/A1 (NAND3_X1)
                  0.02    0.02  100.32 ^ _0969_/ZN (NAND3_X1)
     1    3.73                           net42 (net)
                  0.02    0.00  100.32 ^ output42/A (BUF_X1)
                  0.01    0.02  100.35 ^ output42/Z (BUF_X1)
     1    1.57                           rdata_a_o[7] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[7] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.0943119004368782

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4750

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.94831085205078

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1774

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
100.3482

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
799.6519

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
796.877174

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.86e-07   6.65e-08   9.88e-06   1.01e-05  36.6%
Combinational          1.43e-07   1.95e-07   1.72e-05   1.76e-05  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.29e-07   2.62e-07   2.71e-05   2.77e-05 100.0%
                           1.2%       0.9%      97.9%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 1599 u^2 5% utilization.
Core area = 135620632000

Elapsed time: 0:00.83[h:]min:sec. CPU time: user 0.76 sys 0.05 (99%). Peak memory: 109220KB.
