SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily spartan7
SET_PREFERENCE device xc7s50
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csga324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory /home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name mb_bram_ddr3_mig_7series_0_0
SET_PARAMETER xml_input_file /home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.srcs/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_mig_7series_0_0/mig_a.prj
SET_PARAMETER data_dir_path /alottadata/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH /alottadata/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET /alottadata/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
