
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -166.16

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -1.54

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -1.54

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[10]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.43    1.58    0.92    2.92 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.58    0.00    2.92 ^ dp.pcreg.q[10]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.92   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.pcreg.q[10]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.47    0.47   library removal time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: dp.rf.rf[0][22]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][22]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dp.rf.rf[0][22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.37    0.37 v dp.rf.rf[0][22]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][22] (net)
                  0.07    0.00    0.37 v _08487_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.00    0.04    0.12    0.48 v _08487_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _00017_ (net)
                  0.04    0.00    0.48 v dp.rf.rf[0][22]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.rf.rf[0][22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.43    1.58    0.92    2.92 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.58    0.00    2.92 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.92   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.51    9.49   library recovery time
                                  9.49   data required time
-----------------------------------------------------------------------------
                                  9.49   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: instr[22] (input port clocked by clk)
Endpoint: aluout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     3    0.11    0.00    0.00    2.00 ^ instr[22] (in)
                                         instr[22] (net)
                  0.00    0.00    2.00 ^ _05875_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.10    0.37    0.24    2.24 v _05875_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _01667_ (net)
                  0.37    0.00    2.24 v _05876_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.29    0.63    0.58    2.82 v _05876_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _01668_ (net)
                  0.63    0.00    2.82 v _05877_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
    10    0.31    1.07    0.86    3.68 v _05877_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         _01669_ (net)
                  1.07    0.00    3.68 v _06797_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.03    0.20    0.49    4.17 v _06797_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02506_ (net)
                  0.20    0.00    4.17 v _06806_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     4    0.11    0.98    0.50    4.67 ^ _06806_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _02515_ (net)
                  0.98    0.00    4.67 ^ _06807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.05    0.36    0.26    4.93 v _06807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _02516_ (net)
                  0.36    0.00    4.93 v _06808_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.28    5.21 v _06808_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02517_ (net)
                  0.09    0.00    5.21 v _06809_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.12    0.34    5.55 ^ _06809_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05017_ (net)
                  0.12    0.00    5.55 ^ _10353_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.29    0.47    6.02 v _10353_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _05019_ (net)
                  0.29    0.00    6.02 v _07289_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.18    6.20 ^ _07289_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02952_ (net)
                  0.23    0.00    6.20 ^ _07291_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.10    6.31 v _07291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02954_ (net)
                  0.14    0.00    6.31 v _07292_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.08    0.62    0.38    6.69 ^ _07292_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02955_ (net)
                  0.62    0.00    6.69 ^ _07294_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.04    0.31    0.19    6.88 v _07294_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02957_ (net)
                  0.31    0.00    6.88 v _07862_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.36    0.27    7.15 ^ _07862_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03505_ (net)
                  0.36    0.00    7.15 ^ _07964_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.06    0.38    0.25    7.40 v _07964_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _03603_ (net)
                  0.38    0.00    7.40 v _07965_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     3    0.07    0.79    0.52    7.92 ^ _07965_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _03604_ (net)
                  0.79    0.00    7.92 ^ _08012_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     5    0.06    0.38    0.21    8.13 v _08012_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03649_ (net)
                  0.38    0.00    8.13 v _08062_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     3    0.04    0.63    0.43    8.56 ^ _08062_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03697_ (net)
                  0.63    0.00    8.56 ^ _08146_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.05    0.37    0.25    8.81 v _08146_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03777_ (net)
                  0.37    0.00    8.81 v _08147_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.10    0.42    9.24 ^ _08147_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _03778_ (net)
                  0.10    0.00    9.24 ^ _08151_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.25    0.10    9.34 v _08151_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03782_ (net)
                  0.25    0.00    9.34 v _08152_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.20    9.54 v _08152_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         aluout[27] (net)
                  0.06    0.00    9.54 v aluout[27] (out)
                                  9.54   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -9.54   data arrival time
-----------------------------------------------------------------------------
                                 -1.54   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.43    1.58    0.92    2.92 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.58    0.00    2.92 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.92   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.51    9.49   library recovery time
                                  9.49   data required time
-----------------------------------------------------------------------------
                                  9.49   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: instr[22] (input port clocked by clk)
Endpoint: aluout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     3    0.11    0.00    0.00    2.00 ^ instr[22] (in)
                                         instr[22] (net)
                  0.00    0.00    2.00 ^ _05875_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.10    0.37    0.24    2.24 v _05875_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _01667_ (net)
                  0.37    0.00    2.24 v _05876_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.29    0.63    0.58    2.82 v _05876_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _01668_ (net)
                  0.63    0.00    2.82 v _05877_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
    10    0.31    1.07    0.86    3.68 v _05877_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         _01669_ (net)
                  1.07    0.00    3.68 v _06797_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.03    0.20    0.49    4.17 v _06797_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02506_ (net)
                  0.20    0.00    4.17 v _06806_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     4    0.11    0.98    0.50    4.67 ^ _06806_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _02515_ (net)
                  0.98    0.00    4.67 ^ _06807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.05    0.36    0.26    4.93 v _06807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _02516_ (net)
                  0.36    0.00    4.93 v _06808_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.28    5.21 v _06808_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02517_ (net)
                  0.09    0.00    5.21 v _06809_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.12    0.34    5.55 ^ _06809_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05017_ (net)
                  0.12    0.00    5.55 ^ _10353_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.29    0.47    6.02 v _10353_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _05019_ (net)
                  0.29    0.00    6.02 v _07289_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.18    6.20 ^ _07289_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02952_ (net)
                  0.23    0.00    6.20 ^ _07291_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.10    6.31 v _07291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02954_ (net)
                  0.14    0.00    6.31 v _07292_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.08    0.62    0.38    6.69 ^ _07292_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02955_ (net)
                  0.62    0.00    6.69 ^ _07294_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.04    0.31    0.19    6.88 v _07294_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02957_ (net)
                  0.31    0.00    6.88 v _07862_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.36    0.27    7.15 ^ _07862_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03505_ (net)
                  0.36    0.00    7.15 ^ _07964_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.06    0.38    0.25    7.40 v _07964_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _03603_ (net)
                  0.38    0.00    7.40 v _07965_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     3    0.07    0.79    0.52    7.92 ^ _07965_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _03604_ (net)
                  0.79    0.00    7.92 ^ _08012_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     5    0.06    0.38    0.21    8.13 v _08012_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03649_ (net)
                  0.38    0.00    8.13 v _08062_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     3    0.04    0.63    0.43    8.56 ^ _08062_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03697_ (net)
                  0.63    0.00    8.56 ^ _08146_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.05    0.37    0.25    8.81 v _08146_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03777_ (net)
                  0.37    0.00    8.81 v _08147_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.10    0.42    9.24 ^ _08147_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _03778_ (net)
                  0.10    0.00    9.24 ^ _08151_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.25    0.10    9.34 v _08151_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03782_ (net)
                  0.25    0.00    9.34 v _08152_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.20    9.54 v _08152_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         aluout[27] (net)
                  0.06    0.00    9.54 v aluout[27] (out)
                                  9.54   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -9.54   data arrival time
-----------------------------------------------------------------------------
                                 -1.54   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-01   9.18e-03   6.27e-07   1.16e-01  42.2%
Combinational          9.44e-02   6.44e-02   1.39e-06   1.59e-01  57.8%
Clock                  0.00e+00   0.00e+00   5.97e-08   5.97e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.01e-01   7.36e-02   2.07e-06   2.75e-01 100.0%
                          73.2%      26.8%       0.0%
