Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/andrew/Xilinx/install-dir/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto f121a475fec14a31b9530a7d3d2796fb --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MNIST_Solver_TB_behav xil_defaultlib.MNIST_Solver_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.Conv_1_BRAM
Compiling module xil_defaultlib.Conv_1_Frame_Buffer
Compiling module xil_defaultlib.FP_Round(NUM_P=48)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_nc_arch of entity xil_defaultlib.Mult_Add_Pipelined_NC [mult_add_pipelined_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_col_arch of entity xil_defaultlib.Mult_Add_Pipelined_COL [mult_add_pipelined_col_default]
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Layer_1(weights='{'{'{18'sb...
Compiling module xil_defaultlib.Max_Pool_Layer
Compiling module xil_defaultlib.Conv_2_Weight_Buffer
Compiling module xil_defaultlib.Conv_Kernel_2by2
Compiling module xil_defaultlib.Conv_Layer_2(biases='{18'sb01001...
Compiling architecture mult_add_global_average_arch of entity xil_defaultlib.Mult_Add_Global_Average [mult_add_global_average_default]
Compiling module xil_defaultlib.FP_Round(NUM_M=14,NUM_P=48)
Compiling module xil_defaultlib.Global_Average_Layer_default
Compiling module xil_defaultlib.FC_Weight_Buffer
Compiling module xil_defaultlib.Fully_Connected_Layer(biases='{1...
Compiling module xil_defaultlib.One_Hot_Encoder
Compiling module xil_defaultlib.MNIST_Solver_default
Compiling module xil_defaultlib.MNIST_Solver_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MNIST_Solver_TB_behav
