Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 15 15:28:19 2018
| Host         : LABPRYV-D128597 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DAC_test_wrapper_timing_summary_routed.rpt -pb DAC_test_wrapper_timing_summary_routed.pb -rpx DAC_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_test_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.653     -602.415                     57                  124        0.212        0.000                      0                  124        0.152        0.000                       0                    68  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                   ------------         ----------      --------------
VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {0.000 332.308}      664.615         1.505           
VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0                                                   {0.000 1.154}        2.308           433.276         
sys_clock                                                                               {0.000 5.000}        10.000          100.000         
  clk_out1_DAC_test_clk_wiz_0_0                                                         {0.000 41.538}       83.077          12.037          
    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      {0.000 332.308}      664.615         1.505           
  clk_out2_DAC_test_clk_wiz_0_0                                                         {0.000 1.154}        2.308           433.333         
  clkfbout_DAC_test_clk_wiz_0_0                                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DAC_test_clk_wiz_0_0                                                          79.137        0.000                      0                   23        0.271        0.000                      0                   23       41.038        0.000                       0                    14  
    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      660.149        0.000                      0                   23        0.212        0.000                      0                   23      331.808        0.000                       0                     9  
  clk_out2_DAC_test_clk_wiz_0_0                                                          -2.592       -6.186                      3                   39        0.264        0.000                      0                   39        0.152        0.000                       0                    41  
  clkfbout_DAC_test_clk_wiz_0_0                                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                              To Clock                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                              --------                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_DAC_test_clk_wiz_0_0                                                           VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0                                                        -4.312      -11.972                      3                    3        1.399        0.000                      0                    3  
VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0              650.921        0.000                      0                   15        2.389        0.000                      0                   15  
VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0                                                   DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0              -11.653     -165.429                     15                   15        2.389        0.000                      0                   15  
VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  clk_out2_DAC_test_clk_wiz_0_0                                                               -11.587     -412.051                     36                   36        3.060        0.000                      0                   36  
VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0                                                   clk_out2_DAC_test_clk_wiz_0_0                                                               -11.587     -412.051                     36                   36        3.060        0.000                      0                   36  
DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0          clk_out2_DAC_test_clk_wiz_0_0                                                                -4.889      -12.962                      3                    3        1.229        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DAC_test_clk_wiz_0_0
  To Clock:  clk_out1_DAC_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       79.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.137ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.870ns (48.529%)  route 1.983ns (51.471%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 81.098 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.768    -1.144    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -0.619 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.619    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.505 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.505    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    -0.157 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.814     0.657    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/s[9]
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.303     0.960 f  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.401     1.361    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     1.485 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     1.485    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X59Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491    81.098    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism             -0.411    80.687    
                         clock uncertainty           -0.093    80.594    
    SLICE_X59Y77         FDRE (Setup_fdre_C_D)        0.029    80.623    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         80.623    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 79.137    

Slack (MET) :             80.488ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.398%)  route 1.462ns (71.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 81.100 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.603    -0.322    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.493    81.100    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.411    80.689    
                         clock uncertainty           -0.093    80.596    
    SLICE_X58Y78         FDRE (Setup_fdre_C_R)       -0.429    80.167    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         80.167    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                 80.488    

Slack (MET) :             80.488ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.398%)  route 1.462ns (71.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 81.100 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.603    -0.322    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.493    81.100    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.411    80.689    
                         clock uncertainty           -0.093    80.596    
    SLICE_X58Y78         FDRE (Setup_fdre_C_R)       -0.429    80.167    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         80.167    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                 80.488    

Slack (MET) :             80.488ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.398%)  route 1.462ns (71.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 81.100 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.603    -0.322    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.493    81.100    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.411    80.689    
                         clock uncertainty           -0.093    80.596    
    SLICE_X58Y78         FDRE (Setup_fdre_C_R)       -0.429    80.167    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         80.167    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                 80.488    

Slack (MET) :             80.488ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.398%)  route 1.462ns (71.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 81.100 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.603    -0.322    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.493    81.100    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.411    80.689    
                         clock uncertainty           -0.093    80.596    
    SLICE_X58Y78         FDRE (Setup_fdre_C_R)       -0.429    80.167    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         80.167    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                 80.488    

Slack (MET) :             80.562ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.580ns (29.102%)  route 1.413ns (70.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 81.101 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.553    -0.371    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494    81.101    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.388    80.713    
                         clock uncertainty           -0.093    80.620    
    SLICE_X58Y79         FDRE (Setup_fdre_C_R)       -0.429    80.191    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         80.191    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                 80.562    

Slack (MET) :             80.562ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.580ns (29.102%)  route 1.413ns (70.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 81.101 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.553    -0.371    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494    81.101    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.388    80.713    
                         clock uncertainty           -0.093    80.620    
    SLICE_X58Y79         FDRE (Setup_fdre_C_R)       -0.429    80.191    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         80.191    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                 80.562    

Slack (MET) :             80.562ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.580ns (29.102%)  route 1.413ns (70.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 81.101 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.553    -0.371    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494    81.101    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.388    80.713    
                         clock uncertainty           -0.093    80.620    
    SLICE_X58Y79         FDRE (Setup_fdre_C_R)       -0.429    80.191    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         80.191    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                 80.562    

Slack (MET) :             80.574ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.580ns (29.667%)  route 1.375ns (70.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 81.098 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.515    -0.409    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491    81.098    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.411    80.687    
                         clock uncertainty           -0.093    80.594    
    SLICE_X58Y77         FDRE (Setup_fdre_C_R)       -0.429    80.165    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         80.165    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                 80.574    

Slack (MET) :             80.574ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.580ns (29.667%)  route 1.375ns (70.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 81.098 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.048    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    -0.924 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.515    -0.409    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491    81.098    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.411    80.687    
                         clock uncertainty           -0.093    80.594    
    SLICE_X58Y77         FDRE (Setup_fdre_C_R)       -0.429    80.165    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         80.165    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                 80.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.121    -0.253    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.142 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.142    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.228    -0.515    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.102    -0.413    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.240    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.129 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.129    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.229    -0.514    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.102    -0.412    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.134    -0.241    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.130 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.130    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.848    -0.286    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.102    -0.413    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.121    -0.253    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.109 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.109    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.228    -0.515    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.102    -0.413    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.134    -0.241    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.097 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.097    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.848    -0.286    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.102    -0.413    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.202    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    -0.157    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.087 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.087    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.228    -0.515    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.102    -0.413    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.180    -0.194    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.084 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.084    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y77         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.228    -0.515    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.102    -0.413    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.180    -0.194    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[5]
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.084 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.084    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.848    -0.286    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.102    -0.413    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.191    -0.182    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[9]
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.072 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.072    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y79         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.229    -0.514    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.102    -0.412    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.725%)  route 0.187ns (42.275%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.187    -0.187    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.072 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.072    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.848    -0.286    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y78         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.102    -0.413    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DAC_test_clk_wiz_0_0
Waveform(ns):       { 0.000 41.538 }
Period(ns):         83.077
Sources:            { DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         83.077      80.922     BUFGCTRL_X0Y17  DAC_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         83.077      81.828     PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X59Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X58Y79    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X58Y79    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X58Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X58Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X58Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X58Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       83.077      76.923     PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X59Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y79    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y79    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y79    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y79    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X58Y78    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X59Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X59Y77    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      660.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      331.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             660.149ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.900ns (25.071%)  route 2.690ns (74.929%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.155     0.586    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.298     0.884 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_9/O
                         net (fo=2, routed)           0.860     1.744    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_9_n_0
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.124     1.868 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.674     2.542    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.300   663.351    
                         clock uncertainty           -0.093   663.257    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   662.691    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.691    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                660.149    

Slack (MET) :             660.202ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.027ns (29.033%)  route 2.510ns (70.967%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.513     1.681    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.685     2.490    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.300   663.351    
                         clock uncertainty           -0.093   663.257    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   662.691    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.691    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                660.202    

Slack (MET) :             660.204ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.027ns (29.055%)  route 2.508ns (70.945%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.523     1.691    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.672     2.487    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.300   663.351    
                         clock uncertainty           -0.093   663.257    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   662.691    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.691    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                660.204    

Slack (MET) :             660.208ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 1.027ns (29.087%)  route 2.504ns (70.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.516     1.684    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124     1.808 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.675     2.483    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.300   663.351    
                         clock uncertainty           -0.093   663.257    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   662.691    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.691    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                660.208    

Slack (MET) :             660.330ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.027ns (30.127%)  route 2.382ns (69.873%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.338     1.506    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y70         LUT2 (Prop_lut2_I1_O)        0.124     1.630 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.732     2.362    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.300   663.351    
                         clock uncertainty           -0.093   663.257    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   662.691    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.691    
                         arrival time                          -2.362    
  -------------------------------------------------------------------
                         slack                                660.330    

Slack (MET) :             660.348ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.027ns (30.283%)  route 2.364ns (69.717%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.378     1.546    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     1.670 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.674     2.344    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.300   663.351    
                         clock uncertainty           -0.093   663.257    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   662.691    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.691    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                660.348    

Slack (MET) :             660.462ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.027ns (31.338%)  route 2.250ns (68.662%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206     1.374    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.498 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.732     2.230    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.300   663.351    
                         clock uncertainty           -0.093   663.257    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   662.691    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.691    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                660.462    

Slack (MET) :             661.405ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.903ns (34.830%)  route 1.690ns (65.170%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 663.748 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377     1.545    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745   663.748    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism             -0.180   663.568    
                         clock uncertainty           -0.093   663.475    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   662.951    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                        662.951    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                661.405    

Slack (MET) :             661.405ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.903ns (34.830%)  route 1.690ns (65.170%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 663.748 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377     1.545    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745   663.748    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism             -0.180   663.568    
                         clock uncertainty           -0.093   663.475    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   662.951    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                        662.951    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                661.405    

Slack (MET) :             661.405ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.903ns (34.830%)  route 1.690ns (65.170%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 663.748 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.865    -1.047    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.478    -0.569 r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          1.033     0.464    DAC_test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.301     0.765 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.279     1.044    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.124     1.168 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377     1.545    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745   663.748    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism             -0.180   663.568    
                         clock uncertainty           -0.093   663.475    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   662.951    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                        662.951    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                661.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.148     0.151 r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/Q
                         net (fo=7, routed)           0.087     0.239    DAC_test_i/SineWave100s_0/U0/count_reg__0[4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.098     0.337 r  DAC_test_i/SineWave100s_0/U0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.337    DAC_test_i/SineWave100s_0/U0/plusOp__0[5]
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121     0.124    DAC_test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.148     0.151 r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/Q
                         net (fo=7, routed)           0.089     0.241    DAC_test_i/SineWave100s_0/U0/count_reg__0[4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.098     0.339 r  DAC_test_i/SineWave100s_0/U0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.339    DAC_test_i/SineWave100s_0/U0/plusOp__0[6]
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.120     0.123    DAC_test_i/SineWave100s_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.167 r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          0.149     0.317    DAC_test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y69         LUT4 (Prop_lut4_I2_O)        0.044     0.361 r  DAC_test_i/SineWave100s_0/U0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.361    DAC_test_i/SineWave100s_0/U0/plusOp__0[3]
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.131     0.134    DAC_test_i/SineWave100s_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.167 r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          0.149     0.317    DAC_test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y69         LUT3 (Prop_lut3_I2_O)        0.045     0.362 r  DAC_test_i/SineWave100s_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    DAC_test_i/SineWave100s_0/U0/count[2]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121     0.124    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.167 f  DAC_test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.255     0.423    DAC_test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.468 r  DAC_test_i/SineWave100s_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.468    DAC_test_i/SineWave100s_0/U0/plusOp__0[0]
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121     0.124    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.207ns (42.440%)  route 0.281ns (57.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.167 r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/Q
                         net (fo=4, routed)           0.281     0.448    DAC_test_i/SineWave100s_0/U0/count_reg__0[6]
    SLICE_X64Y69         LUT3 (Prop_lut3_I1_O)        0.043     0.491 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.491    DAC_test_i/SineWave100s_0/U0/plusOp[7]
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.131     0.134    DAC_test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.840%)  route 0.542ns (72.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.345ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.167 r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/Q
                         net (fo=4, routed)           0.235     0.402    DAC_test_i/SineWave100s_0/U0/count_reg__0[6]
    SLICE_X58Y69         LUT3 (Prop_lut3_I0_O)        0.045     0.447 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.307     0.754    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.457     0.345    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.262     0.083    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.266    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.966%)  route 0.389ns (65.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.167 r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/Q
                         net (fo=5, routed)           0.237     0.404    DAC_test_i/SineWave100s_0/U0/count_reg__0[5]
    SLICE_X62Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.449 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     0.601    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.012    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.966%)  route 0.389ns (65.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.167 r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/Q
                         net (fo=5, routed)           0.237     0.404    DAC_test_i/SineWave100s_0/U0/count_reg__0[5]
    SLICE_X62Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.449 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     0.601    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.012    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.966%)  route 0.389ns (65.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.003ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.378     0.003    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.167 r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/Q
                         net (fo=5, routed)           0.237     0.404    DAC_test_i/SineWave100s_0/U0/count_reg__0[5]
    SLICE_X62Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.449 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     0.601    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism             -0.317     0.003    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.012    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.589    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
Waveform(ns):       { 0.000 332.308 }
Period(ns):         664.615
Sources:            { DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         664.615     662.039    RAMB18_X2Y28  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y69  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DAC_test_clk_wiz_0_0
  To Clock:  clk_out2_DAC_test_clk_wiz_0_0

Setup :            3  Failing Endpoints,  Worst Slack       -2.592ns,  Total Violation       -6.186ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.592ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.287ns (29.148%)  route 3.128ns (70.852%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 0.285 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/Q
                         net (fo=3, routed)           2.377     0.472    DAC_test_i/PWM_12b_0/U0/count_reg[2]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.596 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.596    DAC_test_i/PWM_12b_0/U0/PWM0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.146 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.146    DAC_test_i/PWM_12b_0/U0/PWM0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.303 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.752     2.054    DAC_test_i/PWM_12b_0/U0/p_1_in
    SLICE_X29Y37         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.446     0.285    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X29Y37         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism             -0.504    -0.220    
                         clock uncertainty           -0.055    -0.275    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)       -0.263    -0.538    DAC_test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 -2.592    

Slack (VIOLATED) :        -1.965ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_1/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.250ns (33.191%)  route 2.516ns (66.809%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 0.255 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.610    -2.364    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/PWM_12b_1/U0/count_reg[0]/Q
                         net (fo=3, routed)           1.986     0.078    DAC_test_i/PWM_12b_1/U0/count_reg[0]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.202 r  DAC_test_i/PWM_12b_1/U0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.202    DAC_test_i/PWM_12b_1/U0/PWM0_carry_i_8_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.715 r  DAC_test_i/PWM_12b_1/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.715    DAC_test_i/PWM_12b_1/U0/PWM0_carry_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.872 r  DAC_test_i/PWM_12b_1/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.530     1.402    DAC_test_i/PWM_12b_1/U0/p_1_in
    SLICE_X29Y74         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.417     0.255    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X29Y74         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/PWM_reg/C
                         clock pessimism             -0.496    -0.242    
                         clock uncertainty           -0.055    -0.297    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.266    -0.563    DAC_test_i/PWM_12b_1/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 -1.965    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_2/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.269ns (36.018%)  route 2.254ns (63.982%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 0.268 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.548    -2.426    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  DAC_test_i/PWM_12b_2/U0/count_reg[0]/Q
                         net (fo=3, routed)           1.759    -0.211    DAC_test_i/PWM_12b_2/U0/count_reg[0]
    SLICE_X35Y61         LUT4 (Prop_lut4_I1_O)        0.124    -0.087 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.087    DAC_test_i/PWM_12b_2/U0/PWM0_carry_i_8_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.445 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.445    DAC_test_i/PWM_12b_2/U0/PWM0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.602 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.495     1.097    DAC_test_i/PWM_12b_2/U0/p_1_in
    SLICE_X28Y62         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.430     0.268    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X28Y62         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/PWM_reg/C
                         clock pessimism             -0.496    -0.229    
                         clock uncertainty           -0.055    -0.284    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)       -0.248    -0.532    DAC_test_i/PWM_12b_2/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.578ns (76.157%)  route 0.494ns (23.843%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.548    -2.426    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.494    -1.476    DAC_test_i/PWM_12b_2/U0/count_reg[1]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.802 r  DAC_test_i/PWM_12b_2/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.802    DAC_test_i/PWM_12b_2/U0/count_reg[0]_i_2_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.688 r  DAC_test_i/PWM_12b_2/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.688    DAC_test_i/PWM_12b_2/U0/count_reg[4]_i_1_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.354 r  DAC_test_i/PWM_12b_2/U0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.354    DAC_test_i/PWM_12b_2/U0/count_reg[8]_i_1_n_6
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[9]/C
                         clock pessimism             -0.411    -0.145    
                         clock uncertainty           -0.055    -0.200    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.062    -0.138    DAC_test_i/PWM_12b_2/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 1.578ns (76.127%)  route 0.495ns (23.873%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.495    -1.410    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.736 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.736    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.622 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.622    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.288 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.288    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_6
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_1/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 1.578ns (76.290%)  route 0.490ns (23.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 0.329 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.610    -2.364    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/PWM_12b_1/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.490    -1.418    DAC_test_i/PWM_12b_1/U0/count_reg[1]
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.744 r  DAC_test_i/PWM_12b_1/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.744    DAC_test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.630 r  DAC_test_i/PWM_12b_1/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.630    DAC_test_i/PWM_12b_1/U0/count_reg[4]_i_1_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.296 r  DAC_test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.296    DAC_test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_6
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.491     0.329    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[9]/C
                         clock pessimism             -0.411    -0.082    
                         clock uncertainty           -0.055    -0.137    
    SLICE_X59Y72         FDRE (Setup_fdre_C_D)        0.062    -0.075    DAC_test_i/PWM_12b_1/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.557ns (75.913%)  route 0.494ns (24.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.548    -2.426    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.494    -1.476    DAC_test_i/PWM_12b_2/U0/count_reg[1]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.802 r  DAC_test_i/PWM_12b_2/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.802    DAC_test_i/PWM_12b_2/U0/count_reg[0]_i_2_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.688 r  DAC_test_i/PWM_12b_2/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.688    DAC_test_i/PWM_12b_2/U0/count_reg[4]_i_1_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.375 r  DAC_test_i/PWM_12b_2/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.375    DAC_test_i/PWM_12b_2/U0/count_reg[8]_i_1_n_4
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/C
                         clock pessimism             -0.411    -0.145    
                         clock uncertainty           -0.055    -0.200    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.062    -0.138    DAC_test_i/PWM_12b_2/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.557ns (75.883%)  route 0.495ns (24.117%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.495    -1.410    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.736 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.736    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.622 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.622    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.309 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.309    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_4
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_1/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 1.557ns (76.047%)  route 0.490ns (23.953%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 0.329 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.610    -2.364    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/PWM_12b_1/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.490    -1.418    DAC_test_i/PWM_12b_1/U0/count_reg[1]
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.744 r  DAC_test_i/PWM_12b_1/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.744    DAC_test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.630 r  DAC_test_i/PWM_12b_1/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.630    DAC_test_i/PWM_12b_1/U0/count_reg[4]_i_1_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.317 r  DAC_test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.317    DAC_test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_4
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.491     0.329    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[11]/C
                         clock pessimism             -0.411    -0.082    
                         clock uncertainty           -0.055    -0.137    
    SLICE_X59Y72         FDRE (Setup_fdre_C_D)        0.062    -0.075    DAC_test_i/PWM_12b_1/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 1.483ns (75.012%)  route 0.494ns (24.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.548    -2.426    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.494    -1.476    DAC_test_i/PWM_12b_2/U0/count_reg[1]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.802 r  DAC_test_i/PWM_12b_2/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.802    DAC_test_i/PWM_12b_2/U0/count_reg[0]_i_2_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.688 r  DAC_test_i/PWM_12b_2/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.688    DAC_test_i/PWM_12b_2/U0/count_reg[4]_i_1_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.449 r  DAC_test_i/PWM_12b_2/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.449    DAC_test_i/PWM_12b_2/U0/count_reg[8]_i_1_n_5
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[10]/C
                         clock pessimism             -0.411    -0.145    
                         clock uncertainty           -0.055    -0.200    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.062    -0.138    DAC_test_i/PWM_12b_2/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_1/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.581    -0.514    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/PWM_12b_1/U0/count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.253    DAC_test_i/PWM_12b_1/U0/count_reg[3]
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.145 r  DAC_test_i/PWM_12b_1/U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.145    DAC_test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_4
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.849    -0.285    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[3]/C
                         clock pessimism             -0.229    -0.514    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.105    -0.409    DAC_test_i/PWM_12b_1/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_1/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.580    -0.515    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/PWM_12b_1/U0/count_reg[11]/Q
                         net (fo=3, routed)           0.122    -0.252    DAC_test_i/PWM_12b_1/U0/count_reg[11]
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.144 r  DAC_test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    DAC_test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_4
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.847    -0.287    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[11]/C
                         clock pessimism             -0.228    -0.515    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.105    -0.410    DAC_test_i/PWM_12b_1/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_1/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.580    -0.515    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y71         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/PWM_12b_1/U0/count_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.252    DAC_test_i/PWM_12b_1/U0/count_reg[7]
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.144 r  DAC_test_i/PWM_12b_1/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    DAC_test_i/PWM_12b_1/U0/count_reg[4]_i_1_n_4
    SLICE_X59Y71         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.848    -0.286    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y71         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[7]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.105    -0.410    DAC_test_i/PWM_12b_1/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_2/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.556    -0.539    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  DAC_test_i/PWM_12b_2/U0/count_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.276    DAC_test_i/PWM_12b_2/U0/count_reg[3]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  DAC_test_i/PWM_12b_2/U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.168    DAC_test_i/PWM_12b_2/U0/count_reg[0]_i_2_n_4
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.824    -0.309    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[3]/C
                         clock pessimism             -0.230    -0.539    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.105    -0.434    DAC_test_i/PWM_12b_2/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_2/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.555    -0.540    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  DAC_test_i/PWM_12b_2/U0/count_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.277    DAC_test_i/PWM_12b_2/U0/count_reg[7]
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  DAC_test_i/PWM_12b_2/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    DAC_test_i/PWM_12b_2/U0/count_reg[4]_i_1_n_4
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.823    -0.310    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[7]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.105    -0.435    DAC_test_i/PWM_12b_2/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    -0.513    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/Q
                         net (fo=3, routed)           0.123    -0.250    DAC_test_i/PWM_12b_0/U0/count_reg[11]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_4
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism             -0.230    -0.513    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105    -0.408    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.583    -0.512    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.249    DAC_test_i/PWM_12b_0/U0/count_reg[7]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_4
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism             -0.230    -0.512    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105    -0.407    DAC_test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_2/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.554    -0.541    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/Q
                         net (fo=3, routed)           0.123    -0.278    DAC_test_i/PWM_12b_2/U0/count_reg[11]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  DAC_test_i/PWM_12b_2/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    DAC_test_i/PWM_12b_2/U0/count_reg[8]_i_1_n_4
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.822    -0.311    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.105    -0.436    DAC_test_i/PWM_12b_2/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_1/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.581    -0.514    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/PWM_12b_1/U0/count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.252    DAC_test_i/PWM_12b_1/U0/count_reg[2]
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.141 r  DAC_test_i/PWM_12b_1/U0/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.141    DAC_test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_5
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.849    -0.285    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y70         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[2]/C
                         clock pessimism             -0.229    -0.514    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.105    -0.409    DAC_test_i/PWM_12b_1/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_1/U0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.319%)  route 0.119ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.580    -0.515    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/PWM_12b_1/U0/count_reg[8]/Q
                         net (fo=3, routed)           0.119    -0.255    DAC_test_i/PWM_12b_1/U0/count_reg[8]
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.140 r  DAC_test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.140    DAC_test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_7
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.847    -0.287    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X59Y72         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/count_reg[8]/C
                         clock pessimism             -0.228    -0.515    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.105    -0.410    DAC_test_i/PWM_12b_1/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DAC_test_clk_wiz_0_0
Waveform(ns):       { 0.000 1.154 }
Period(ns):         2.308
Sources:            { DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.308       0.152      BUFGCTRL_X0Y16  DAC_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.308       1.059      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X29Y37    DAC_test_i/PWM_12b_0/U0/PWM_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.308       157.692    PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X29Y37    DAC_test_i/PWM_12b_0/U0/PWM_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X59Y71    DAC_test_i/PWM_12b_1/U0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X59Y71    DAC_test_i/PWM_12b_1/U0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X59Y71    DAC_test_i/PWM_12b_1/U0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X59Y71    DAC_test_i/PWM_12b_1/U0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X28Y62    DAC_test_i/PWM_12b_2/U0/PWM_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X55Y67    DAC_test_i/PWM_12b_2/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X55Y67    DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X55Y67    DAC_test_i/PWM_12b_2/U0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X55Y67    DAC_test_i/PWM_12b_2/U0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DAC_test_clk_wiz_0_0
  To Clock:  clkfbout_DAC_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DAC_test_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  DAC_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DAC_test_clk_wiz_0_0
  To Clock:  VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0

Setup :            3  Failing Endpoints,  Worst Slack       -4.312ns,  Total Violation      -11.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.312ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Sine
                            (output port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.308ns  (VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 4.020ns (58.284%)  route 2.877ns (41.716%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.308 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.564    -2.410    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X29Y37         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.954 r  DAC_test_i/PWM_12b_0/U0/PWM_reg/Q
                         net (fo=1, routed)           2.877     0.924    Sine_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.564     4.488 r  Sine_OBUF_inst/O
                         net (fo=0)                   0.000     4.488    Sine
    U12                                                               r  Sine (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
                         ideal clock network latency
                                                      0.000     2.308    
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.132     2.176    
                         output delay                -2.000     0.176    
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 -4.312    

Slack (VIOLATED) :        -3.919ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_2/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Sine_recomp
                            (output port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.308ns  (VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 4.139ns (63.462%)  route 2.383ns (36.538%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.308 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.548    -2.426    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X28Y62         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -2.007 r  DAC_test_i/PWM_12b_2/U0/PWM_reg/Q
                         net (fo=1, routed)           2.383     0.376    Sine_recomp_OBUF
    J17                  OBUF (Prop_obuf_I_O)         3.720     4.095 r  Sine_recomp_OBUF_inst/O
                         net (fo=0)                   0.000     4.095    Sine_recomp
    J17                                                               r  Sine_recomp (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
                         ideal clock network latency
                                                      0.000     2.308    
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.132     2.176    
                         output delay                -2.000     0.176    
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 -3.919    

Slack (VIOLATED) :        -3.741ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_1/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_Ca2
                            (output port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.308ns  (VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 4.019ns (63.193%)  route 2.341ns (36.807%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.308 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.532    -2.442    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X29Y74         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.986 r  DAC_test_i/PWM_12b_1/U0/PWM_reg/Q
                         net (fo=1, routed)           2.341     0.355    PWM_Ca2_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.563     3.917 r  PWM_Ca2_OBUF_inst/O
                         net (fo=0)                   0.000     3.917    PWM_Ca2
    E15                                                               r  PWM_Ca2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
                         ideal clock network latency
                                                      0.000     2.308    
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.132     2.176    
                         output delay                -2.000     0.176    
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                 -3.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_1/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_Ca2
                            (output port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.404ns (67.513%)  route 0.676ns (32.487%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.546    -0.549    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X29Y74         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  DAC_test_i/PWM_12b_1/U0/PWM_reg/Q
                         net (fo=1, routed)           0.676     0.268    PWM_Ca2_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.531 r  PWM_Ca2_OBUF_inst/O
                         net (fo=0)                   0.000     1.531    PWM_Ca2
    E15                                                               r  PWM_Ca2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_2/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Sine_recomp
                            (output port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 1.428ns (67.434%)  route 0.690ns (32.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.556    -0.539    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X28Y62         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  DAC_test_i/PWM_12b_2/U0/PWM_reg/Q
                         net (fo=1, routed)           0.690     0.279    Sine_recomp_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.300     1.579 r  Sine_recomp_OBUF_inst/O
                         net (fo=0)                   0.000     1.579    Sine_recomp
    J17                                                               r  Sine_recomp (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.614ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Sine
                            (output port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.406ns (61.679%)  route 0.873ns (38.321%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.562    -0.533    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X29Y37         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  DAC_test_i/PWM_12b_0/U0/PWM_reg/Q
                         net (fo=1, routed)           0.873     0.481    Sine_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.746 r  Sine_OBUF_inst/O
                         net (fo=0)                   0.000     1.746    Sine
    U12                                                               r  Sine (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  1.614    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      650.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             650.921ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.762ns (44.132%)  route 2.230ns (55.868%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.513    11.183    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    11.307 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.685    11.991    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.651    
                         clock uncertainty           -0.173   663.478    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   662.912    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.912    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                650.921    

Slack (MET) :             650.923ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.762ns (44.161%)  route 2.227ns (55.839%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.523    11.193    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y71         LUT4 (Prop_lut4_I3_O)        0.124    11.317 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.672    11.989    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.651    
                         clock uncertainty           -0.173   663.478    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   662.912    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.912    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                650.923    

Slack (MET) :             650.927ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.762ns (44.205%)  route 2.223ns (55.795%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.516    11.186    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124    11.310 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.675    11.985    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.651    
                         clock uncertainty           -0.173   663.478    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   662.912    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.912    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                650.927    

Slack (MET) :             651.049ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.762ns (45.599%)  route 2.102ns (54.401%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.338    11.007    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.131 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.732    11.863    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.651    
                         clock uncertainty           -0.173   663.478    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   662.912    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.912    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                651.049    

Slack (MET) :             651.067ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.762ns (45.808%)  route 2.084ns (54.192%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.378    11.047    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.674    11.845    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.651    
                         clock uncertainty           -0.173   663.478    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   662.912    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.912    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                651.067    

Slack (MET) :             651.067ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.762ns (45.810%)  route 2.084ns (54.190%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.378    11.047    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y69         LUT3 (Prop_lut3_I2_O)        0.124    11.171 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.674    11.845    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.651    
                         clock uncertainty           -0.173   663.478    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   662.912    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.912    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                651.067    

Slack (MET) :             651.181ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.762ns (47.210%)  route 1.970ns (52.790%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 663.651 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206    10.876    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.000 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.732    11.731    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647   663.651    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.651    
                         clock uncertainty           -0.173   663.478    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   662.912    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.912    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                651.181    

Slack (MET) :             652.005ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.638ns (53.747%)  route 1.409ns (46.253%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 663.748 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377    11.047    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745   663.748    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000   663.748    
                         clock uncertainty           -0.173   663.575    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   663.051    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                        663.051    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                652.005    

Slack (MET) :             652.005ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.638ns (53.747%)  route 1.409ns (46.253%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 663.748 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377    11.047    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745   663.748    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000   663.748    
                         clock uncertainty           -0.173   663.575    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   663.051    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                        663.051    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                652.005    

Slack (MET) :             652.005ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.638ns (53.747%)  route 1.409ns (46.253%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 663.748 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032    10.546    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.670 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377    11.047    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491   662.637    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367   663.004 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745   663.748    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism              0.000   663.748    
                         clock uncertainty           -0.173   663.575    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   663.051    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                        663.051    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                652.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.512ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.371ns (30.594%)  route 0.842ns (69.406%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.106     2.845    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.890 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.323     3.213    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.457     0.345    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.345    
                         clock uncertainty            0.173     0.518    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.701    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.558ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.371ns (29.481%)  route 0.888ns (70.519%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.936 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.323     3.259    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.457     0.345    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.345    
                         clock uncertainty            0.173     0.518    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.701    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  2.558    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  To Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :           15  Failing Endpoints,  Worst Slack      -11.653ns,  Total Violation     -165.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.653ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.991ns  (logic 1.762ns (44.132%)  route 2.230ns (55.868%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 1992.882 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.513  2002.987    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124  2003.111 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.685  2003.796    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647  1992.881    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1992.881    
                         clock uncertainty           -0.173  1992.709    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566  1992.143    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.143    
                         arrival time                       -2003.796    
  -------------------------------------------------------------------
                         slack                                -11.653    

Slack (VIOLATED) :        -11.650ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.989ns  (logic 1.762ns (44.161%)  route 2.227ns (55.839%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 1992.882 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.523  2002.997    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y71         LUT4 (Prop_lut4_I3_O)        0.124  2003.121 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.672  2003.793    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647  1992.881    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1992.881    
                         clock uncertainty           -0.173  1992.709    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566  1992.143    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.143    
                         arrival time                       -2003.793    
  -------------------------------------------------------------------
                         slack                                -11.650    

Slack (VIOLATED) :        -11.646ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.985ns  (logic 1.762ns (44.205%)  route 2.223ns (55.795%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 1992.882 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.516  2002.990    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.124  2003.114 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.675  2003.789    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647  1992.881    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1992.881    
                         clock uncertainty           -0.173  1992.709    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566  1992.143    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.143    
                         arrival time                       -2003.789    
  -------------------------------------------------------------------
                         slack                                -11.646    

Slack (VIOLATED) :        -11.524ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.863ns  (logic 1.762ns (45.599%)  route 2.102ns (54.401%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 1992.882 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.338  2002.812    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y70         LUT2 (Prop_lut2_I1_O)        0.124  2002.936 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.732  2003.667    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647  1992.881    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1992.881    
                         clock uncertainty           -0.173  1992.709    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566  1992.143    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.143    
                         arrival time                       -2003.667    
  -------------------------------------------------------------------
                         slack                                -11.524    

Slack (VIOLATED) :        -11.507ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.845ns  (logic 1.762ns (45.808%)  route 2.084ns (54.192%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 1992.882 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.378  2002.851    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124  2002.975 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.674  2003.650    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647  1992.881    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1992.881    
                         clock uncertainty           -0.173  1992.709    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566  1992.143    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.143    
                         arrival time                       -2003.650    
  -------------------------------------------------------------------
                         slack                                -11.507    

Slack (VIOLATED) :        -11.507ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.845ns  (logic 1.762ns (45.810%)  route 2.084ns (54.190%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 1992.882 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.378  2002.851    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X58Y69         LUT3 (Prop_lut3_I2_O)        0.124  2002.975 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.674  2003.650    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647  1992.881    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1992.881    
                         clock uncertainty           -0.173  1992.709    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566  1992.143    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.143    
                         arrival time                       -2003.649    
  -------------------------------------------------------------------
                         slack                                -11.507    

Slack (VIOLATED) :        -11.393ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.731ns  (logic 1.762ns (47.210%)  route 1.970ns (52.790%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 1992.882 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206  2002.680    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124  2002.804 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.732  2003.535    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.647  1992.881    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1992.881    
                         clock uncertainty           -0.173  1992.709    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566  1992.143    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.143    
                         arrival time                       -2003.535    
  -------------------------------------------------------------------
                         slack                                -11.393    

Slack (VIOLATED) :        -10.569ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.047ns  (logic 1.638ns (53.747%)  route 1.409ns (46.253%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 1992.979 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377  2002.851    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745  1992.979    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000  1992.979    
                         clock uncertainty           -0.173  1992.806    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2002.851    
  -------------------------------------------------------------------
                         slack                                -10.569    

Slack (VIOLATED) :        -10.569ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.047ns  (logic 1.638ns (53.747%)  route 1.409ns (46.253%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 1992.979 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377  2002.851    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745  1992.979    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000  1992.979    
                         clock uncertainty           -0.173  1992.806    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2002.851    
  -------------------------------------------------------------------
                         slack                                -10.569    

Slack (VIOLATED) :        -10.569ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.047ns  (logic 1.638ns (53.747%)  route 1.409ns (46.253%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 1992.979 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           1.032  2002.350    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124  2002.474 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377  2002.851    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491  1991.867    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.367  1992.234 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.745  1992.979    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism              0.000  1992.979    
                         clock uncertainty           -0.173  1992.806    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2002.851    
  -------------------------------------------------------------------
                         slack                                -10.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.582%)  route 0.565ns (63.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.433     0.320    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.173     0.493    
    SLICE_X64Y69         FDRE (Hold_fdre_C_R)         0.009     0.502    DAC_test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.512ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.371ns (30.594%)  route 0.842ns (69.406%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.106     2.845    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.890 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.323     3.213    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.457     0.345    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.345    
                         clock uncertainty            0.173     0.518    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.701    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.558ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.371ns (29.481%)  route 0.888ns (70.519%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.413     2.694    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.739 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.152     2.891    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.936 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.323     3.259    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.112 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.457     0.345    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.345    
                         clock uncertainty            0.173     0.518    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.701    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  2.558    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out2_DAC_test_clk_wiz_0_0

Setup :           36  Failing Endpoints,  Worst Slack      -11.587ns,  Total Violation     -412.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.587ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.740%)  route 1.655ns (50.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[10]/C
                         clock pessimism              0.000     0.266    
                         clock uncertainty           -0.132     0.134    
    SLICE_X55Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.295    DAC_test_i/PWM_12b_2/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.587    

Slack (VIOLATED) :        -11.587ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.740%)  route 1.655ns (50.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/C
                         clock pessimism              0.000     0.266    
                         clock uncertainty           -0.132     0.134    
    SLICE_X55Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.295    DAC_test_i/PWM_12b_2/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.587    

Slack (VIOLATED) :        -11.587ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.740%)  route 1.655ns (50.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[8]/C
                         clock pessimism              0.000     0.266    
                         clock uncertainty           -0.132     0.134    
    SLICE_X55Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.295    DAC_test_i/PWM_12b_2/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.587    

Slack (VIOLATED) :        -11.587ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.740%)  route 1.655ns (50.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[9]/C
                         clock pessimism              0.000     0.266    
                         clock uncertainty           -0.132     0.134    
    SLICE_X55Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.295    DAC_test_i/PWM_12b_2/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.587    

Slack (VIOLATED) :        -11.584ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.741%)  route 1.655ns (50.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 0.269 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.431     0.269    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[0]/C
                         clock pessimism              0.000     0.269    
                         clock uncertainty           -0.132     0.137    
    SLICE_X55Y67         FDRE (Setup_fdre_C_R)       -0.429    -0.292    DAC_test_i/PWM_12b_2/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.584    

Slack (VIOLATED) :        -11.584ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.741%)  route 1.655ns (50.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 0.269 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.431     0.269    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
                         clock pessimism              0.000     0.269    
                         clock uncertainty           -0.132     0.137    
    SLICE_X55Y67         FDRE (Setup_fdre_C_R)       -0.429    -0.292    DAC_test_i/PWM_12b_2/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.584    

Slack (VIOLATED) :        -11.584ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.741%)  route 1.655ns (50.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 0.269 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.431     0.269    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[2]/C
                         clock pessimism              0.000     0.269    
                         clock uncertainty           -0.132     0.137    
    SLICE_X55Y67         FDRE (Setup_fdre_C_R)       -0.429    -0.292    DAC_test_i/PWM_12b_2/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.584    

Slack (VIOLATED) :        -11.584ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.741%)  route 1.655ns (50.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 0.269 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.431     0.269    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[3]/C
                         clock pessimism              0.000     0.269    
                         clock uncertainty           -0.132     0.137    
    SLICE_X55Y67         FDRE (Setup_fdre_C_R)       -0.429    -0.292    DAC_test_i/PWM_12b_2/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.584    

Slack (VIOLATED) :        -11.573ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.638ns (49.941%)  route 1.641ns (50.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 0.267 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.739    11.279    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.429     0.267    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[4]/C
                         clock pessimism              0.000     0.267    
                         clock uncertainty           -0.132     0.135    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.294    DAC_test_i/PWM_12b_2/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                -11.573    

Slack (VIOLATED) :        -11.573ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.638ns (49.941%)  route 1.641ns (50.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 0.267 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.739    11.279    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.429     0.267    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[5]/C
                         clock pessimism              0.000     0.267    
                         clock uncertainty           -0.132     0.135    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.294    DAC_test_i/PWM_12b_2/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                -11.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.060ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.597%)  route 0.565ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.193     2.891    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.597%)  route 0.565ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.193     2.891    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.597%)  route 0.565ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.193     2.891    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.597%)  route 0.565ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.193     2.891    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.065    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  To Clock:  clk_out2_DAC_test_clk_wiz_0_0

Setup :           36  Failing Endpoints,  Worst Slack      -11.587ns,  Total Violation     -412.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.587ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.740%)  route 1.655ns (50.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[10]/C
                         clock pessimism              0.000     0.266    
                         clock uncertainty           -0.132     0.134    
    SLICE_X55Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.295    DAC_test_i/PWM_12b_2/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.587    

Slack (VIOLATED) :        -11.587ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.740%)  route 1.655ns (50.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[11]/C
                         clock pessimism              0.000     0.266    
                         clock uncertainty           -0.132     0.134    
    SLICE_X55Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.295    DAC_test_i/PWM_12b_2/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.587    

Slack (VIOLATED) :        -11.587ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.740%)  route 1.655ns (50.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[8]/C
                         clock pessimism              0.000     0.266    
                         clock uncertainty           -0.132     0.134    
    SLICE_X55Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.295    DAC_test_i/PWM_12b_2/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.587    

Slack (VIOLATED) :        -11.587ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.740%)  route 1.655ns (50.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 0.266 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.428     0.266    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y69         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[9]/C
                         clock pessimism              0.000     0.266    
                         clock uncertainty           -0.132     0.134    
    SLICE_X55Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.295    DAC_test_i/PWM_12b_2/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.587    

Slack (VIOLATED) :        -11.584ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.741%)  route 1.655ns (50.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 0.269 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.431     0.269    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[0]/C
                         clock pessimism              0.000     0.269    
                         clock uncertainty           -0.132     0.137    
    SLICE_X55Y67         FDRE (Setup_fdre_C_R)       -0.429    -0.292    DAC_test_i/PWM_12b_2/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.584    

Slack (VIOLATED) :        -11.584ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.741%)  route 1.655ns (50.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 0.269 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.431     0.269    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[1]/C
                         clock pessimism              0.000     0.269    
                         clock uncertainty           -0.132     0.137    
    SLICE_X55Y67         FDRE (Setup_fdre_C_R)       -0.429    -0.292    DAC_test_i/PWM_12b_2/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.584    

Slack (VIOLATED) :        -11.584ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.741%)  route 1.655ns (50.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 0.269 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.431     0.269    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[2]/C
                         clock pessimism              0.000     0.269    
                         clock uncertainty           -0.132     0.137    
    SLICE_X55Y67         FDRE (Setup_fdre_C_R)       -0.429    -0.292    DAC_test_i/PWM_12b_2/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.584    

Slack (VIOLATED) :        -11.584ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.638ns (49.741%)  route 1.655ns (50.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 0.269 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.752    11.292    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.431     0.269    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y67         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[3]/C
                         clock pessimism              0.000     0.269    
                         clock uncertainty           -0.132     0.137    
    SLICE_X55Y67         FDRE (Setup_fdre_C_R)       -0.429    -0.292    DAC_test_i/PWM_12b_2/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                -11.584    

Slack (VIOLATED) :        -11.573ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.638ns (49.941%)  route 1.641ns (50.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 0.267 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.739    11.279    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.429     0.267    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[4]/C
                         clock pessimism              0.000     0.267    
                         clock uncertainty           -0.132     0.135    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.294    DAC_test_i/PWM_12b_2/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                -11.573    

Slack (VIOLATED) :        -11.573ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.638ns (49.941%)  route 1.641ns (50.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 0.267 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.903    10.416    DAC_test_i/PWM_12b_2/U0/nreset
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124    10.540 r  DAC_test_i/PWM_12b_2/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.739    11.279    DAC_test_i/PWM_12b_2/U0/count
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.429     0.267    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X55Y68         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/count_reg[5]/C
                         clock pessimism              0.000     0.267    
                         clock uncertainty           -0.132     0.135    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.294    DAC_test_i/PWM_12b_2/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                -11.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.060ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.597%)  route 0.565ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.193     2.891    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.597%)  route 0.565ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.193     2.891    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.597%)  route 0.565ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.193     2.891    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.326ns (36.597%)  route 0.565ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.193     2.891    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.326ns (36.352%)  route 0.571ns (63.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=5, routed)           0.371     2.652    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.697 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.199     2.897    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.065    





---------------------------------------------------------------------------------------------------
From Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out2_DAC_test_clk_wiz_0_0

Setup :            3  Failing Endpoints,  Worst Slack       -4.889ns,  Total Violation      -12.962ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.889ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 1.564ns (30.017%)  route 3.646ns (69.983%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 0.285 - 2.308 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.810    -1.102    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882    -0.220 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/DOADO[6]
                         net (fo=6, routed)           2.895     2.675    DAC_test_i/PWM_12b_0/U0/D[6]
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.799 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.799    DAC_test_i/PWM_12b_0/U0/PWM0_carry_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.200 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.200    DAC_test_i/PWM_12b_0/U0/PWM0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.357 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.752     4.109    DAC_test_i/PWM_12b_0/U0/p_1_in
    SLICE_X29Y37         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.446     0.285    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X29Y37         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism             -0.589    -0.304    
                         clock uncertainty           -0.213    -0.517    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)       -0.263    -0.780    DAC_test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                 -4.889    

Slack (VIOLATED) :        -4.090ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.695ns (38.440%)  route 2.715ns (61.560%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 0.268 - 2.308 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.810    -1.102    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882    -0.220 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/DOADO[0]
                         net (fo=6, routed)           2.219     1.999    DAC_test_i/PWM_12b_2/U0/D[0]
    SLICE_X35Y61         LUT4 (Prop_lut4_I0_O)        0.124     2.123 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.123    DAC_test_i/PWM_12b_2/U0/PWM0_carry_i_8_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.655 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.655    DAC_test_i/PWM_12b_2/U0/PWM0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.812 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.495     3.308    DAC_test_i/PWM_12b_2/U0/p_1_in
    SLICE_X28Y62         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.430     0.268    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X28Y62         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/PWM_reg/C
                         clock pessimism             -0.589    -0.321    
                         clock uncertainty           -0.213    -0.534    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)       -0.248    -0.782    DAC_test_i/PWM_12b_2/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                 -4.090    

Slack (VIOLATED) :        -3.983ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.696ns (39.705%)  route 2.575ns (60.295%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 0.255 - 2.308 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.810    -1.102    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882    -0.220 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/DOADO[3]
                         net (fo=6, routed)           2.045     1.826    DAC_test_i/PWM_12b_1/U0/D[3]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.950 r  DAC_test_i/PWM_12b_1/U0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.950    DAC_test_i/PWM_12b_1/U0/PWM0_carry_i_7_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.483 r  DAC_test_i/PWM_12b_1/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.483    DAC_test_i/PWM_12b_1/U0/PWM0_carry_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.640 r  DAC_test_i/PWM_12b_1/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.530     3.170    DAC_test_i/PWM_12b_1/U0/p_1_in
    SLICE_X29Y74         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          1.417     0.255    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X29Y74         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/PWM_reg/C
                         clock pessimism             -0.589    -0.334    
                         clock uncertainty           -0.213    -0.547    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.266    -0.813    DAC_test_i/PWM_12b_1/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                 -3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.229ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_1/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.360ns (30.524%)  route 0.819ns (69.476%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.403     0.029    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.204     0.233 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/DOADO[9]
                         net (fo=6, routed)           0.617     0.850    DAC_test_i/PWM_12b_1/U0/D[9]
    SLICE_X34Y74         LUT4 (Prop_lut4_I3_O)        0.048     0.898 r  DAC_test_i/PWM_12b_1/U0/PWM0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.898    DAC_test_i/PWM_12b_1/U0/PWM0_carry__0_i_2_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     1.006 r  DAC_test_i/PWM_12b_1/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.202     1.209    DAC_test_i/PWM_12b_1/U0/p_1_in
    SLICE_X29Y74         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.813    -0.321    DAC_test_i/PWM_12b_1/U0/clk
    SLICE_X29Y74         FDRE                                         r  DAC_test_i/PWM_12b_1/U0/PWM_reg/C
                         clock pessimism              0.087    -0.235    
                         clock uncertainty            0.213    -0.021    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.001    -0.020    DAC_test_i/PWM_12b_1/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_2/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.388ns (29.500%)  route 0.927ns (70.500%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.403     0.029    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204     0.233 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/DOADO[5]
                         net (fo=6, routed)           0.746     0.979    DAC_test_i/PWM_12b_2/U0/D[5]
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.024 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.024    DAC_test_i/PWM_12b_2/U0/PWM0_carry_i_2_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.118 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.118    DAC_test_i/PWM_12b_2/U0/PWM0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.163 r  DAC_test_i/PWM_12b_2/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.181     1.344    DAC_test_i/PWM_12b_2/U0/p_1_in
    SLICE_X28Y62         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.825    -0.309    DAC_test_i/PWM_12b_2/U0/clk
    SLICE_X28Y62         FDRE                                         r  DAC_test_i/PWM_12b_2/U0/PWM_reg/C
                         clock pessimism              0.087    -0.223    
                         clock uncertainty            0.213    -0.009    
    SLICE_X28Y62         FDRE (Hold_fdre_C_D)         0.007    -0.002    DAC_test_i/PWM_12b_2/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.547ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.388ns (25.560%)  route 1.130ns (74.440%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.403     0.029    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204     0.233 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/DOADO[5]
                         net (fo=6, routed)           0.846     1.079    DAC_test_i/PWM_12b_0/U0/D[5]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.124 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.124    DAC_test_i/PWM_12b_0/U0/PWM0_carry_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.218 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.218    DAC_test_i/PWM_12b_0/U0/PWM0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.263 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.284     1.547    DAC_test_i/PWM_12b_0/U0/p_1_in
    SLICE_X29Y37         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=39, routed)          0.831    -0.303    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X29Y37         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.213    -0.003    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.003    -0.000    DAC_test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.547    





