// Seed: 3843551141
module module_0 (
    output wire  id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output wire  id_5,
    input  tri   id_6,
    output tri0  id_7,
    input  tri   id_8,
    output wire  id_9,
    input  uwire id_10,
    input  wor   id_11,
    output wor   id_12,
    output tri   id_13,
    input  uwire module_0,
    input  tri0  id_15
);
  assign id_7 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  uwire id_5
);
  integer id_7;
  wire id_8;
  module_0(
      id_1, id_5, id_5, id_0, id_3, id_4, id_5, id_4, id_3, id_1, id_0, id_5, id_1, id_1, id_2, id_2
  );
  always @(posedge 0 or posedge 1) id_4 = id_3;
  assign id_7 = 1'b0;
endmodule
