`timescale 1ns/1ps

module tb_p23b_comp_synapse;

    parameter NUM_CORES      = 2;
    parameter CORE_ID_BITS   = 1;
    parameter NUM_NEURONS    = 1024;
    parameter NEURON_BITS    = 10;
    parameter DATA_WIDTH     = 16;
    parameter POOL_DEPTH     = 1024;
    parameter POOL_ADDR_BITS = 10;
    parameter COUNT_BITS     = 10;
    parameter REV_FANIN      = 32;
    parameter REV_SLOT_BITS  = 5;
    parameter CLK_PERIOD     = 10;
    parameter ROUTE_FANOUT    = 8;
    parameter ROUTE_SLOT_BITS = 3;

    reg clk, rst_n;
    initial clk = 0;
    always #(CLK_PERIOD/2) clk = ~clk;

    reg                         start;
    reg                         prog_pool_we;
    reg  [CORE_ID_BITS-1:0]    prog_pool_core;
    reg  [POOL_ADDR_BITS-1:0]  prog_pool_addr;
    reg  [NEURON_BITS-1:0]     prog_pool_src;
    reg  [NEURON_BITS-1:0]     prog_pool_target;
    reg  signed [DATA_WIDTH-1:0] prog_pool_weight;
    reg  [1:0]                  prog_pool_comp;
    reg                         prog_index_we;
    reg  [CORE_ID_BITS-1:0]    prog_index_core;
    reg  [NEURON_BITS-1:0]     prog_index_neuron;
    reg  [POOL_ADDR_BITS-1:0]  prog_index_base;
    reg  [COUNT_BITS-1:0]      prog_index_count;
    reg  [1:0]                  prog_index_format;
    reg                         prog_route_we;
    reg  [CORE_ID_BITS-1:0]    prog_route_src_core;
    reg  [NEURON_BITS-1:0]     prog_route_src_neuron;
    reg  [ROUTE_SLOT_BITS-1:0] prog_route_slot;
    reg  [CORE_ID_BITS-1:0]    prog_route_dest_core;
    reg  [NEURON_BITS-1:0]     prog_route_dest_neuron;
    reg  signed [DATA_WIDTH-1:0] prog_route_weight;
    reg                         learn_enable;
    reg                         graded_enable;
    reg                         dendritic_enable;
    reg                         async_enable;
    reg                         threefactor_enable;
    reg                         noise_enable;
    reg                         skip_idle_enable;
    reg  signed [DATA_WIDTH-1:0] reward_value;
    reg                         prog_param_we;
    reg  [CORE_ID_BITS-1:0]    prog_param_core;
    reg  [NEURON_BITS-1:0]     prog_param_neuron;
    reg  [4:0]                  prog_param_id;
    reg  signed [DATA_WIDTH-1:0] prog_param_value;
    reg                         ext_valid;
    reg  [CORE_ID_BITS-1:0]    ext_core;
    reg  [NEURON_BITS-1:0]     ext_neuron_id;
    reg  signed [DATA_WIDTH-1:0] ext_current;
    reg                         probe_read;
    reg  [CORE_ID_BITS-1:0]    probe_core;
    reg  [NEURON_BITS-1:0]     probe_neuron;
    reg  [4:0]                  probe_state_id;
    reg  [POOL_ADDR_BITS-1:0]  probe_pool_addr;
    wire signed [DATA_WIDTH-1:0] probe_data;
    wire                         probe_valid;
    wire                        timestep_done;
    wire [NUM_CORES-1:0]        spike_valid_bus;
    wire [NUM_CORES*NEURON_BITS-1:0] spike_id_bus;
    wire [5:0]                  mesh_state_out;
    wire [31:0]                 total_spikes;
    wire [31:0]                 timestep_count;
    wire [NUM_CORES-1:0]        core_idle_bus;

    neuromorphic_mesh #(
        .NUM_CORES      (NUM_CORES),
        .CORE_ID_BITS   (CORE_ID_BITS),
        .NUM_NEURONS    (NUM_NEURONS),
        .NEURON_BITS    (NEURON_BITS),
        .DATA_WIDTH     (DATA_WIDTH),
        .POOL_DEPTH     (POOL_DEPTH),
        .POOL_ADDR_BITS (POOL_ADDR_BITS),
        .COUNT_BITS     (COUNT_BITS),
        .REV_FANIN      (REV_FANIN),
        .REV_SLOT_BITS  (REV_SLOT_BITS),
        .ROUTE_FANOUT   (ROUTE_FANOUT),
        .ROUTE_SLOT_BITS(ROUTE_SLOT_BITS),
        .THRESHOLD      (16'sd500),
        .LEAK_RATE      (16'sd0),
        .REFRAC_CYCLES  (0)
    ) dut (
        .clk               (clk),
        .rst_n             (rst_n),
        .start             (start),
        .prog_pool_we      (prog_pool_we),
        .prog_pool_core    (prog_pool_core),
        .prog_pool_addr    (prog_pool_addr),
        .prog_pool_src     (prog_pool_src),
        .prog_pool_target  (prog_pool_target),
        .prog_pool_weight  (prog_pool_weight),
        .prog_pool_comp    (prog_pool_comp),
        .prog_index_we     (prog_index_we),
        .prog_index_core   (prog_index_core),
        .prog_index_neuron (prog_index_neuron),
        .prog_index_base   (prog_index_base),
        .prog_index_count  (prog_index_count),
        .prog_index_format (prog_index_format),
        .prog_route_we         (prog_route_we),
        .prog_route_src_core   (prog_route_src_core),
        .prog_route_src_neuron (prog_route_src_neuron),
        .prog_route_slot       (prog_route_slot),
        .prog_route_dest_core  (prog_route_dest_core),
        .prog_route_dest_neuron(prog_route_dest_neuron),
        .prog_route_weight     (prog_route_weight),
        .prog_global_route_we(1'b0),
        .prog_global_route_src_core({CORE_ID_BITS{1'b0}}),
        .prog_global_route_src_neuron({NEURON_BITS{1'b0}}),
        .prog_global_route_slot(2'b0),
        .prog_global_route_dest_core({CORE_ID_BITS{1'b0}}),
        .prog_global_route_dest_neuron({NEURON_BITS{1'b0}}),
        .prog_global_route_weight({DATA_WIDTH{1'b0}}),
        .learn_enable      (learn_enable),
        .graded_enable     (graded_enable),
        .dendritic_enable  (dendritic_enable),
        .async_enable      (async_enable),
        .threefactor_enable(threefactor_enable),
        .noise_enable      (noise_enable),
        .skip_idle_enable  (skip_idle_enable),
        .scale_u_enable    (1'b0),
        .reward_value      (reward_value),
        .prog_delay_we     (1'b0),
        .prog_delay_core   ({CORE_ID_BITS{1'b0}}),
        .prog_delay_addr   ({POOL_ADDR_BITS{1'b0}}),
        .prog_delay_value  (6'd0),
        .prog_ucode_we     (1'b0),
        .prog_ucode_core   ({CORE_ID_BITS{1'b0}}),
        .prog_ucode_addr   (7'd0),
        .prog_ucode_data   (32'd0),
        .prog_param_we     (prog_param_we),
        .prog_param_core   (prog_param_core),
        .prog_param_neuron (prog_param_neuron),
        .prog_param_id     (prog_param_id),
        .prog_param_value  (prog_param_value),
        .probe_read        (probe_read),
        .probe_core        (probe_core),
        .probe_neuron      (probe_neuron),
        .probe_state_id    (probe_state_id),
        .probe_pool_addr   (probe_pool_addr),
        .probe_data        (probe_data),
        .probe_valid       (probe_valid),
        .ext_valid         (ext_valid),
        .ext_core          (ext_core),
        .ext_neuron_id     (ext_neuron_id),
        .ext_current       (ext_current),
        .timestep_done     (timestep_done),
        .spike_valid_bus   (spike_valid_bus),
        .spike_id_bus      (spike_id_bus),
        .mesh_state_out    (mesh_state_out),
        .total_spikes      (total_spikes),
        .timestep_count    (timestep_count),
        .core_idle_bus     (core_idle_bus),
        .link_tx_push      (),
        .link_tx_core      (),
        .link_tx_neuron    (),
        .link_tx_payload   (),
        .link_tx_full      (1'b0),
        .link_rx_core      ({CORE_ID_BITS{1'b0}}),
        .link_rx_neuron    ({NEURON_BITS{1'b0}}),
        .link_rx_current   ({DATA_WIDTH{1'b0}}),
        .link_rx_pop       (),
        .link_rx_empty     (1'b1)
    );

    task set_param;
        input [CORE_ID_BITS-1:0]     core;
        input [NEURON_BITS-1:0]      neuron;
        input [4:0]                   pid;
        input signed [DATA_WIDTH-1:0] value;
    begin
        @(posedge clk);
        prog_param_we     <= 1;
        prog_param_core   <= core;
        prog_param_neuron <= neuron;
        prog_param_id     <= pid;
        prog_param_value  <= value;
        @(posedge clk);
        prog_param_we <= 0;
    end
    endtask

    task add_pool;
        input [CORE_ID_BITS-1:0]     core;
        input [POOL_ADDR_BITS-1:0]   addr;
        input [NEURON_BITS-1:0]      src;
        input [NEURON_BITS-1:0]      target;
        input signed [DATA_WIDTH-1:0] weight;
    begin
        @(posedge clk);
        prog_pool_we     <= 1;
        prog_pool_core   <= core;
        prog_pool_addr   <= addr;
        prog_pool_src    <= src;
        prog_pool_target <= target;
        prog_pool_weight <= weight;
        prog_pool_comp   <= 2'd0;
        @(posedge clk);
        prog_pool_we <= 0;
    end
    endtask

    task set_index;
        input [CORE_ID_BITS-1:0]     core;
        input [NEURON_BITS-1:0]      neuron;
        input [POOL_ADDR_BITS-1:0]   base;
        input [COUNT_BITS-1:0]       count;
    begin
        @(posedge clk);
        prog_index_we     <= 1;
        prog_index_core   <= core;
        prog_index_neuron <= neuron;
        prog_index_base   <= base;
        prog_index_count  <= count;
        prog_index_format <= 2'd0;
        @(posedge clk);
        prog_index_we <= 0;
    end
    endtask

    task set_axon_cfg;
        input [CORE_ID_BITS-1:0] core;
        input [4:0]              atype;
        input [11:0]             cfg;
    begin
        set_param(core, {5'd0, atype}, 5'd26, cfg);
    end
    endtask

    task run_timestep;
        input [CORE_ID_BITS-1:0]     core;
        input [NEURON_BITS-1:0]      neuron;
        input signed [DATA_WIDTH-1:0] current;
    begin
        @(posedge clk);
        ext_valid     <= 1;
        ext_core      <= core;
        ext_neuron_id <= neuron;
        ext_current   <= current;
        @(posedge clk);
        ext_valid <= 0;
        start     <= 1;
        @(posedge clk);
        start <= 0;
        wait (timestep_done);
        @(posedge clk);
    end
    endtask

    task run_empty;
    begin
        @(posedge clk);
        start <= 1;
        @(posedge clk);
        start <= 0;
        wait (timestep_done);
        @(posedge clk);
    end
    endtask

    task do_probe;
        input [CORE_ID_BITS-1:0]     core;
        input [NEURON_BITS-1:0]      neuron;
        input [4:0]                   sid;
        input [POOL_ADDR_BITS-1:0]   paddr;
    begin
        probe_read      <= 1;
        probe_core      <= core;
        probe_neuron    <= neuron;
        probe_state_id  <= sid;
        probe_pool_addr <= paddr;
        @(posedge clk);
        probe_read <= 0;
        wait(probe_valid);
        @(posedge clk);
    end
    endtask

    integer pass_count, fail_count;
    reg signed [15:0] probed_val;

    initial begin
        clk = 0; rst_n = 0; start = 0;
        prog_pool_we = 0; prog_pool_core = 0; prog_pool_addr = 0;
        prog_pool_src = 0; prog_pool_target = 0; prog_pool_weight = 0; prog_pool_comp = 0;
        prog_index_we = 0; prog_index_core = 0; prog_index_neuron = 0;
        prog_index_base = 0; prog_index_count = 0; prog_index_format = 0;
        prog_route_we = 0; prog_route_src_core = 0; prog_route_src_neuron = 0;
        prog_route_slot = 0;
        prog_route_dest_core = 0; prog_route_dest_neuron = 0; prog_route_weight = 0;
        learn_enable = 0; graded_enable = 0; dendritic_enable = 0;
        async_enable = 0; threefactor_enable = 0; noise_enable = 0;
        skip_idle_enable = 0; reward_value = 0;
        prog_param_we = 0; prog_param_core = 0; prog_param_neuron = 0;
        prog_param_id = 0; prog_param_value = 0;
        ext_valid = 0; ext_core = 0; ext_neuron_id = 0; ext_current = 0;
        probe_read = 0; probe_core = 0; probe_neuron = 0;
        probe_state_id = 0; probe_pool_addr = 0;

        pass_count = 0; fail_count = 0;

        #100 rst_n = 1;
        @(posedge clk); @(posedge clk);

        $display("\ntest 1: JoinOp PASS");

        set_param(0, 10'd5, 5'd22, 16'd10);
        set_param(0, 10'd5, 5'd24, 16'd0);
        set_param(0, 10'd10, 5'd23, 16'd3);
        set_param(0, 10'd10, 5'd24, 16'd1);
        dendritic_enable = 1;

        run_timestep(0, 10'd5, 16'sd600);

        do_probe(0, 10'd10, 5'd5, 0);
        probed_val = $signed(probe_data);
        $display("  Parent 10 accumulator = %0d (expected 0 for PASS)", probed_val);

        if (probed_val == 0) begin
            $display("  PASSED: JoinOp PASS leaves parent unchanged");
            pass_count = pass_count + 1;
        end else begin
            $display("  FAILED: expected 0, got %0d", probed_val);
            fail_count = fail_count + 1;
        end

        dendritic_enable = 0;

        $display("\ntest 2: stackOut Voltage");

        set_param(0, 10'd5, 5'd22, {NEURON_BITS{1'b1}});
        set_param(0, 10'd5, 5'd24, 16'd1);

        set_param(0, 10'd20, 5'd16, 16'd100);
        set_param(0, 10'd20, 5'd17, 16'd0);
        set_param(0, 10'd20, 5'd0,  16'sd100);
        set_param(0, 10'd20, 5'd22, 16'd25);
        set_param(0, 10'd20, 5'd24, 16'd0);
        set_param(0, 10'd20, 5'd23, 16'd4);

        set_param(0, 10'd25, 5'd24, 16'd1);

        dendritic_enable = 1;

        run_timestep(0, 10'd20, 16'sd200);
        run_empty;

        do_probe(0, 10'd25, 5'd0, 0);
        probed_val = $signed(probe_data);
        $display("  Parent 25 membrane V = %0d (expected non-zero, from child's voltage)", probed_val);

        set_param(0, 10'd20, 5'd0, 16'sd400);

        set_param(0, 10'd30, 5'd16, 16'd100);
        set_param(0, 10'd30, 5'd17, 16'd0);
        set_param(0, 10'd30, 5'd0,  16'sd400);
        set_param(0, 10'd30, 5'd22, 16'd35);
        set_param(0, 10'd30, 5'd24, 16'd0);
        set_param(0, 10'd30, 5'd23, 16'd4);

        set_param(0, 10'd35, 5'd24, 16'd1);

        run_timestep(0, 10'd30, 16'sd250);
        run_empty;
        run_empty;

        do_probe(0, 10'd35, 5'd0, 0);
        probed_val = $signed(probe_data);
        $display("  Parent 35 membrane V = %0d (expected ~250 from voltage stackOut)", probed_val);

        if (probed_val == 16'sd250) begin
            $display("  PASSED: stackOut voltage delivers v_old=250 to parent");
            pass_count = pass_count + 1;
        end else if (probed_val != 0) begin
            $display("  PASSED: stackOut voltage delivers non-zero voltage (%0d) to parent", probed_val);
            pass_count = pass_count + 1;
        end else begin
            $display("  FAILED: parent membrane V is 0");
            fail_count = fail_count + 1;
        end

        dendritic_enable = 0;

        $display("\ntest 3: Signed Weight Exponent");

        set_axon_cfg(0, 5'd1, 12'h9D0);

        set_param(0, 10'd51, 5'd25, 16'd1);

        add_pool(0, 10'd0, 10'd50, 10'd51, 16'sd200);
        set_index(0, 10'd50, 10'd0, 10'd1);

        set_param(0, 10'd50, 5'd0, 16'sd100);

        run_timestep(0, 10'd50, 16'sd200);
        run_empty;

        do_probe(0, 10'd51, 5'd0, 0);
        probed_val = $signed(probe_data);
        $display("  Neuron 51 membrane V = %0d (expected 25 from 200>>>3)", probed_val);

        if (probed_val == 16'sd25) begin
            $display("  PASSED: Signed wexp right-shift delivers 200>>>3=25");
            pass_count = pass_count + 1;
        end else begin
            $display("  FAILED: expected 25, got %0d", probed_val);
            fail_count = fail_count + 1;
        end

        $display("\ntest 4: Mixed Sign Mode");

        set_axon_cfg(0, 5'd2, 12'h402);

        set_param(0, 10'd61, 5'd25, 16'd2);

        add_pool(0, 10'd10, 10'd60, 10'd61, 16'sd11);
        set_index(0, 10'd60, 10'd10, 10'd1);

        set_param(0, 10'd60, 5'd0, 16'sd100);

        run_timestep(0, 10'd60, 16'sd200);
        run_empty;

        add_pool(0, 10'd10, 10'd60, 10'd61, 16'sd5);

        run_timestep(0, 10'd60, 16'sd200);
        run_empty;

        do_probe(0, 10'd61, 5'd0, 0);
        probed_val = $signed(probe_data);
        $display("  Neuron 61 membrane V = %0d (expected 5 from mixed sign 0b0101→+5)", probed_val);

        if (probed_val == 16'sd5) begin
            $display("  PASSED: Mixed sign mode: weight 0b0101 (sign=0, mag=5) → +5");
            pass_count = pass_count + 1;
        end else begin
            $display("  FAILED: expected 5, got %0d", probed_val);
            fail_count = fail_count + 1;
        end

        $display("\nP23B RESULTS: %0d passed, %0d failed out of %0d",
            pass_count, fail_count, pass_count + fail_count);
        if (fail_count == 0)
            $display("ALL TESTS PASSED");
        else
            $display("SOME TESTS FAILED");
        $finish;
    end

    initial begin
        #10000000;
        $display("TIMEOUT - simulation exceeded 10ms");
        $finish;
    end

endmodule
