INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/barrel_shifter_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'barrel_shifter_32'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sim_1/new/barrel_shifter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'barrel_shifter_tb'
