0.7
2020.2
May 22 2024
19:03:11
C:/Users/keipe/Documents/capstone/450/CCED/CCED.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/keipe/Documents/capstone/450/CCED/CCED.srcs/sim_1/new/uartWencode_tb.vhd,1745245979,vhdl,,,,uartwencode_tb,,,,,,,,
C:/Users/keipe/Documents/capstone/450/CCED/UART.vhd,1744812126,vhdl,,,,uart,,,,,,,,
C:/Users/keipe/Documents/capstone/450/CCED/encoder.v,1744812126,systemVerilog,,,,encoder_k3,,uvm,,,,,,
C:/Users/keipe/Documents/capstone/450/CCED/uartWencode.vhd,1745245880,vhdl,,,,uartwencode,,,,,,,,
C:/Users/keipe/Documents/capstone/450/encoder.sv,1744915449,systemVerilog,,,,encoder,,uvm,,,,,,
