Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto a22378980a544524b40990891c492bdf --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DecosSuma_behav xil_defaultlib.tb_DecosSuma xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 1025 for port Output [/home/gabriel/PG/Verilog/tb_DecosSuma.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deco_Sum
Compiling module xil_defaultlib.DecosSuma(SAMPLES=128,OSF=8)
Compiling module xil_defaultlib.tb_DecosSuma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DecosSuma_behav
