0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/cebarnes_cordic/cebarnes_cordic.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/cebarnes_cordic/cebarnes_cordic.srcs/sources_1/new/CORDIC_TESTBENCH.v,1590794793,verilog,,,,CORDIC_TESTBENCH,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/cebarnes_cordic/cebarnes_cordic.srcs/sources_1/new/cordic.v,1590794794,verilog,,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/cebarnes_cordic/cebarnes_cordic.srcs/sources_1/new/CORDIC_TESTBENCH.v,,cordic,,,,,,,,
