<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d9/dd2/common__components__pkg_8vhd" kind="file" language="VHDL">
    <compoundname>common_components_pkg.vhd</compoundname>
    <innerclass refid="d4/daa/classcommon__components__pkg" prot="package">common_components_pkg</innerclass>
    <innerclass refid="d1/d48/class__common__components__pkg" prot="protected">_common_components_pkg</innerclass>
    <innernamespace refid="dc/d4b/namespacecommon__components__pkg">common_components_pkg</innernamespace>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">--</highlight></codeline>
<codeline lineno="3"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--</highlight></codeline>
<codeline lineno="19"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="21" refid="d4/daa/classcommon__components__pkg_1ac14da77d3d5ded18977de50569862ad6" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">IEEE,<sp/>common_pkg_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="22" refid="d4/daa/classcommon__components__pkg_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="d5/dd7/classcommon__bit__delay_1ae4f03c286607f3181e16b9aa12d0c6d4" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="23" refid="d4/daa/classcommon__components__pkg_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal">common_pkg_lib.common_pkg.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="24"><highlight class="comment">--USE<sp/>work.common_mem_pkg.ALL;</highlight></codeline>
<codeline lineno="25"></codeline>
<codeline lineno="27"><highlight class="comment">--<sp/>Description:</highlight></codeline>
<codeline lineno="28"><highlight class="comment">--<sp/>Remarks:</highlight></codeline>
<codeline lineno="29"></codeline>
<codeline lineno="30" refid="dc/d4b/namespacecommon__components__pkg" refkind="compound"><highlight class="keywordflow">PACKAGE<sp/></highlight><highlight class="normal"><ref refid="d4/daa/classcommon__components__pkg" kindref="compound">common_components_pkg</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="31"></codeline>
<codeline lineno="32" refid="d4/daa/classcommon__components__pkg_1a8fe24a90b3448780a239c779eeb20d4a" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">COMPONENT</highlight><highlight class="normal"><sp/><ref refid="d3/d5d/classcommon__pipeline" kindref="compound">common_pipeline</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="33"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/>(</highlight></codeline>
<codeline lineno="34"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref><sp/>:<sp/></highlight><highlight class="keywordtype">STRING</highlight><highlight class="normal"><sp/><sp/>:=<sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal">;<sp/><sp/><sp/></highlight><highlight class="comment">--<sp/>or<sp/>&quot;UNSIGNED&quot;</highlight></codeline>
<codeline lineno="35"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1ae0677aa1031770c217381bdb170498dc" kindref="member">g_pipeline</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/>:=<sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;<sp/><sp/></highlight><highlight class="comment">--<sp/>0<sp/>for<sp/>wires,<sp/>&gt;<sp/>0<sp/>for<sp/>registers,<sp/></highlight></codeline>
<codeline lineno="36"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a0ec5e20f76ff8bf8ccfd48eae760b5b3" kindref="member">g_reset_value</ref><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">INTEGER</highlight><highlight class="normal"><sp/>:=<sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="37"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/>:=<sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="38"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/>:=<sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">9</highlight></codeline>
<codeline lineno="39"><highlight class="normal"><sp/><sp/>);</highlight></codeline>
<codeline lineno="40"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/>(</highlight></codeline>
<codeline lineno="41"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/>:=<sp/>&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">&apos;;</highlight></codeline>
<codeline lineno="42"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="43"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/>:=<sp/>&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">&apos;;</highlight></codeline>
<codeline lineno="44"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a41f3efcff4abd2f36ea9d2b6cbc945dc" kindref="member">in_clr</ref><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/>:=<sp/>&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">&apos;;</highlight></codeline>
<codeline lineno="45"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1ae4648608ee6a0891d117e5b7c6955ce6" kindref="member">in_en</ref><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/>:=<sp/>&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">&apos;;</highlight></codeline>
<codeline lineno="46"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1adc27c695c03d5f1a657bc84366825eac" kindref="member">in_dat</ref><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">(<ref refid="d3/d5d/classcommon__pipeline_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="47"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1ad227931aff3b2b721b0c0dd832970031" kindref="member">out_dat</ref><sp/>:<sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">(<ref refid="d3/d5d/classcommon__pipeline_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="48"><highlight class="normal"><sp/><sp/>);</highlight></codeline>
<codeline lineno="49"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">COMPONENT</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="50"></codeline>
<codeline lineno="51" refid="d4/daa/classcommon__components__pkg_1a7fb55d535e03200857265b60776601e0" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">COMPONENT</highlight><highlight class="normal"><sp/><ref refid="d5/dc5/classcommon__pipeline__sl" kindref="compound">common_pipeline_sl</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/>(</highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1ae0677aa1031770c217381bdb170498dc" kindref="member">g_pipeline</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/>:=<sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;<sp/><sp/></highlight><highlight class="comment">--<sp/>0<sp/>for<sp/>wires,<sp/>&gt;<sp/>0<sp/>for<sp/>registers,<sp/></highlight></codeline>
<codeline lineno="54"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1af3d6d64cf127136072f764ec0b099e78" kindref="member">g_reset_value</ref><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/>:=<sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;<sp/><sp/></highlight><highlight class="comment">--<sp/>0<sp/>or<sp/>1,<sp/>bit<sp/>reset<sp/>value,</highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1a23c9e7003e5efed0b5e5d5885945a2e8" kindref="member">g_out_invert</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">BOOLEAN</highlight><highlight class="normal"><sp/>:=<sp/>FALSE</highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/>(</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/>:=<sp/>&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">&apos;;</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/>:=<sp/>&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">&apos;;</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1a41f3efcff4abd2f36ea9d2b6cbc945dc" kindref="member">in_clr</ref><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/>:=<sp/>&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">&apos;;</highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1ae4648608ee6a0891d117e5b7c6955ce6" kindref="member">in_en</ref><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/>:=<sp/>&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">&apos;;</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1a509609b8402062d61e95d9387345ec3b" kindref="member">in_dat</ref><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d5/dc5/classcommon__pipeline__sl_1abc31e929f1ff9ec19e9400b234d29897" kindref="member">out_dat</ref><sp/>:<sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">COMPONENT</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="68"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="d4/daa/classcommon__components__pkg" kindref="compound">common_components_pkg</ref>;</highlight></codeline>
<codeline lineno="69"></codeline>
<codeline lineno="70"></codeline>
<codeline lineno="71" refid="d1/d48/class__common__components__pkg" refkind="compound"><highlight class="keywordflow">PACKAGE</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">BODY</highlight><highlight class="normal"><sp/><ref refid="d4/daa/classcommon__components__pkg" kindref="compound">common_components_pkg</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="72"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="d4/daa/classcommon__components__pkg" kindref="compound">common_components_pkg</ref>;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_components_pkg.vhd"/>
  </compounddef>
</doxygen>
