/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [18:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 17'h00000;
    else _00_ <= { celloutsig_0_8z[17:13], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_0z = ~ in_data[75:68];
  assign celloutsig_0_11z = ~ { celloutsig_0_1z[10], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_14z = ~ { _00_[12:9], celloutsig_0_5z };
  assign celloutsig_0_17z = ~ { in_data[38:31], celloutsig_0_14z };
  assign celloutsig_0_30z = ~ { celloutsig_0_1z[9:8], celloutsig_0_1z[15], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_18z = | { celloutsig_1_4z[5:3], celloutsig_1_4z[4], celloutsig_1_4z[4] };
  assign celloutsig_0_10z = | { in_data[70:64], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_28z = | in_data[71:67];
  assign celloutsig_0_29z = | { celloutsig_0_17z[8:4], celloutsig_0_18z };
  assign celloutsig_0_32z = | { _00_[13:5], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_29z };
  assign celloutsig_1_2z = | { in_data[159:149], celloutsig_1_1z };
  assign celloutsig_0_5z = ~^ celloutsig_0_0z[4:2];
  assign celloutsig_1_15z = ~^ celloutsig_1_12z[6:4];
  assign celloutsig_1_16z = ~^ celloutsig_1_3z[12:4];
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z[10:8], celloutsig_0_1z[15:10] };
  assign celloutsig_0_7z = ~^ in_data[65:57];
  assign celloutsig_0_9z = ~^ celloutsig_0_8z[16:11];
  assign celloutsig_0_16z = ~^ { celloutsig_0_8z[7:2], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_18z = ~^ _00_[16:4];
  assign celloutsig_0_2z = ~^ { celloutsig_0_1z[14:8], celloutsig_0_1z[15:12] };
  assign celloutsig_0_26z = ~^ { celloutsig_0_1z[16:13], celloutsig_0_5z };
  assign celloutsig_0_3z = ~^ celloutsig_0_1z[15:8];
  assign celloutsig_1_1z = ~^ in_data[163:149];
  assign celloutsig_1_6z = ~^ in_data[116:102];
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z[15:8], celloutsig_0_1z[15:14] };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_15z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 18'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_1z[15:8], celloutsig_0_1z[15:8], celloutsig_0_7z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 19'h00000;
    else if (clkin_data[0]) celloutsig_1_3z = { in_data[170:153], celloutsig_1_2z };
  assign celloutsig_0_1z[16:8] = ~ { in_data[43], celloutsig_0_0z };
  assign { out_data[46:40], out_data[38], out_data[39], out_data[37:33] } = ~ { celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_1_4z[7:3] = ~ { celloutsig_1_3z[16:14], celloutsig_1_2z, celloutsig_1_1z };
  assign { celloutsig_1_12z[0], celloutsig_1_12z[7:3] } = ~ { celloutsig_1_2z, celloutsig_1_4z[7:3] };
  assign celloutsig_0_1z[7:0] = celloutsig_0_1z[15:8];
  assign celloutsig_1_12z[2:1] = { celloutsig_1_12z[4], celloutsig_1_12z[4] };
  assign celloutsig_1_4z[2:0] = { celloutsig_1_4z[4], celloutsig_1_4z[4:3] };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[39], celloutsig_0_32z };
endmodule
