
RoboCupNew.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d70  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  08007e80  08007e80  00017e80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080f0  080080f0  00020148  2**0
                  CONTENTS
  4 .ARM          00000000  080080f0  080080f0  00020148  2**0
                  CONTENTS
  5 .preinit_array 00000000  080080f0  080080f0  00020148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080f0  080080f0  000180f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080f4  080080f4  000180f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000148  20000000  080080f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  20000148  08008240  00020148  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  08008240  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d76  00000000  00000000  00020171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030f4  00000000  00000000  00030ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001130  00000000  00000000  00033fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e63  00000000  00000000  00035110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a4b  00000000  00000000  00035f73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b90  00000000  00000000  0004e9be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ce18  00000000  00000000  0005f54e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000001e  00000000  00000000  000ec366  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045b4  00000000  00000000  000ec384  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000eb  00000000  00000000  000f0938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 000023da  00000000  00000000  000f0a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__aeabi_drsub>:
 8000110:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000114:	e002      	b.n	800011c <__adddf3>
 8000116:	bf00      	nop

08000118 <__aeabi_dsub>:
 8000118:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800011c <__adddf3>:
 800011c:	b530      	push	{r4, r5, lr}
 800011e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000122:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000126:	ea94 0f05 	teq	r4, r5
 800012a:	bf08      	it	eq
 800012c:	ea90 0f02 	teqeq	r0, r2
 8000130:	bf1f      	itttt	ne
 8000132:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000136:	ea55 0c02 	orrsne.w	ip, r5, r2
 800013a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800013e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000142:	f000 80e2 	beq.w	800030a <__adddf3+0x1ee>
 8000146:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800014a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800014e:	bfb8      	it	lt
 8000150:	426d      	neglt	r5, r5
 8000152:	dd0c      	ble.n	800016e <__adddf3+0x52>
 8000154:	442c      	add	r4, r5
 8000156:	ea80 0202 	eor.w	r2, r0, r2
 800015a:	ea81 0303 	eor.w	r3, r1, r3
 800015e:	ea82 0000 	eor.w	r0, r2, r0
 8000162:	ea83 0101 	eor.w	r1, r3, r1
 8000166:	ea80 0202 	eor.w	r2, r0, r2
 800016a:	ea81 0303 	eor.w	r3, r1, r3
 800016e:	2d36      	cmp	r5, #54	; 0x36
 8000170:	bf88      	it	hi
 8000172:	bd30      	pophi	{r4, r5, pc}
 8000174:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000178:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800017c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000180:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000184:	d002      	beq.n	800018c <__adddf3+0x70>
 8000186:	4240      	negs	r0, r0
 8000188:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800018c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000190:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000194:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000198:	d002      	beq.n	80001a0 <__adddf3+0x84>
 800019a:	4252      	negs	r2, r2
 800019c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001a0:	ea94 0f05 	teq	r4, r5
 80001a4:	f000 80a7 	beq.w	80002f6 <__adddf3+0x1da>
 80001a8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80001b0:	db0d      	blt.n	80001ce <__adddf3+0xb2>
 80001b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001b6:	fa22 f205 	lsr.w	r2, r2, r5
 80001ba:	1880      	adds	r0, r0, r2
 80001bc:	f141 0100 	adc.w	r1, r1, #0
 80001c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80001c4:	1880      	adds	r0, r0, r2
 80001c6:	fa43 f305 	asr.w	r3, r3, r5
 80001ca:	4159      	adcs	r1, r3
 80001cc:	e00e      	b.n	80001ec <__adddf3+0xd0>
 80001ce:	f1a5 0520 	sub.w	r5, r5, #32
 80001d2:	f10e 0e20 	add.w	lr, lr, #32
 80001d6:	2a01      	cmp	r2, #1
 80001d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80001dc:	bf28      	it	cs
 80001de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80001e2:	fa43 f305 	asr.w	r3, r3, r5
 80001e6:	18c0      	adds	r0, r0, r3
 80001e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80001ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80001f0:	d507      	bpl.n	8000202 <__adddf3+0xe6>
 80001f2:	f04f 0e00 	mov.w	lr, #0
 80001f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80001fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80001fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000202:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000206:	d31b      	bcc.n	8000240 <__adddf3+0x124>
 8000208:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800020c:	d30c      	bcc.n	8000228 <__adddf3+0x10c>
 800020e:	0849      	lsrs	r1, r1, #1
 8000210:	ea5f 0030 	movs.w	r0, r0, rrx
 8000214:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000218:	f104 0401 	add.w	r4, r4, #1
 800021c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000220:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000224:	f080 809a 	bcs.w	800035c <__adddf3+0x240>
 8000228:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800022c:	bf08      	it	eq
 800022e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000232:	f150 0000 	adcs.w	r0, r0, #0
 8000236:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800023a:	ea41 0105 	orr.w	r1, r1, r5
 800023e:	bd30      	pop	{r4, r5, pc}
 8000240:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000244:	4140      	adcs	r0, r0
 8000246:	eb41 0101 	adc.w	r1, r1, r1
 800024a:	3c01      	subs	r4, #1
 800024c:	bf28      	it	cs
 800024e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000252:	d2e9      	bcs.n	8000228 <__adddf3+0x10c>
 8000254:	f091 0f00 	teq	r1, #0
 8000258:	bf04      	itt	eq
 800025a:	4601      	moveq	r1, r0
 800025c:	2000      	moveq	r0, #0
 800025e:	fab1 f381 	clz	r3, r1
 8000262:	bf08      	it	eq
 8000264:	3320      	addeq	r3, #32
 8000266:	f1a3 030b 	sub.w	r3, r3, #11
 800026a:	f1b3 0220 	subs.w	r2, r3, #32
 800026e:	da0c      	bge.n	800028a <__adddf3+0x16e>
 8000270:	320c      	adds	r2, #12
 8000272:	dd08      	ble.n	8000286 <__adddf3+0x16a>
 8000274:	f102 0c14 	add.w	ip, r2, #20
 8000278:	f1c2 020c 	rsb	r2, r2, #12
 800027c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000280:	fa21 f102 	lsr.w	r1, r1, r2
 8000284:	e00c      	b.n	80002a0 <__adddf3+0x184>
 8000286:	f102 0214 	add.w	r2, r2, #20
 800028a:	bfd8      	it	le
 800028c:	f1c2 0c20 	rsble	ip, r2, #32
 8000290:	fa01 f102 	lsl.w	r1, r1, r2
 8000294:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000298:	bfdc      	itt	le
 800029a:	ea41 010c 	orrle.w	r1, r1, ip
 800029e:	4090      	lslle	r0, r2
 80002a0:	1ae4      	subs	r4, r4, r3
 80002a2:	bfa2      	ittt	ge
 80002a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002a8:	4329      	orrge	r1, r5
 80002aa:	bd30      	popge	{r4, r5, pc}
 80002ac:	ea6f 0404 	mvn.w	r4, r4
 80002b0:	3c1f      	subs	r4, #31
 80002b2:	da1c      	bge.n	80002ee <__adddf3+0x1d2>
 80002b4:	340c      	adds	r4, #12
 80002b6:	dc0e      	bgt.n	80002d6 <__adddf3+0x1ba>
 80002b8:	f104 0414 	add.w	r4, r4, #20
 80002bc:	f1c4 0220 	rsb	r2, r4, #32
 80002c0:	fa20 f004 	lsr.w	r0, r0, r4
 80002c4:	fa01 f302 	lsl.w	r3, r1, r2
 80002c8:	ea40 0003 	orr.w	r0, r0, r3
 80002cc:	fa21 f304 	lsr.w	r3, r1, r4
 80002d0:	ea45 0103 	orr.w	r1, r5, r3
 80002d4:	bd30      	pop	{r4, r5, pc}
 80002d6:	f1c4 040c 	rsb	r4, r4, #12
 80002da:	f1c4 0220 	rsb	r2, r4, #32
 80002de:	fa20 f002 	lsr.w	r0, r0, r2
 80002e2:	fa01 f304 	lsl.w	r3, r1, r4
 80002e6:	ea40 0003 	orr.w	r0, r0, r3
 80002ea:	4629      	mov	r1, r5
 80002ec:	bd30      	pop	{r4, r5, pc}
 80002ee:	fa21 f004 	lsr.w	r0, r1, r4
 80002f2:	4629      	mov	r1, r5
 80002f4:	bd30      	pop	{r4, r5, pc}
 80002f6:	f094 0f00 	teq	r4, #0
 80002fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80002fe:	bf06      	itte	eq
 8000300:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000304:	3401      	addeq	r4, #1
 8000306:	3d01      	subne	r5, #1
 8000308:	e74e      	b.n	80001a8 <__adddf3+0x8c>
 800030a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800030e:	bf18      	it	ne
 8000310:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000314:	d029      	beq.n	800036a <__adddf3+0x24e>
 8000316:	ea94 0f05 	teq	r4, r5
 800031a:	bf08      	it	eq
 800031c:	ea90 0f02 	teqeq	r0, r2
 8000320:	d005      	beq.n	800032e <__adddf3+0x212>
 8000322:	ea54 0c00 	orrs.w	ip, r4, r0
 8000326:	bf04      	itt	eq
 8000328:	4619      	moveq	r1, r3
 800032a:	4610      	moveq	r0, r2
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	ea91 0f03 	teq	r1, r3
 8000332:	bf1e      	ittt	ne
 8000334:	2100      	movne	r1, #0
 8000336:	2000      	movne	r0, #0
 8000338:	bd30      	popne	{r4, r5, pc}
 800033a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800033e:	d105      	bne.n	800034c <__adddf3+0x230>
 8000340:	0040      	lsls	r0, r0, #1
 8000342:	4149      	adcs	r1, r1
 8000344:	bf28      	it	cs
 8000346:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800034a:	bd30      	pop	{r4, r5, pc}
 800034c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000350:	bf3c      	itt	cc
 8000352:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000356:	bd30      	popcc	{r4, r5, pc}
 8000358:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800035c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000360:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000364:	f04f 0000 	mov.w	r0, #0
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf1a      	itte	ne
 8000370:	4619      	movne	r1, r3
 8000372:	4610      	movne	r0, r2
 8000374:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000378:	bf1c      	itt	ne
 800037a:	460b      	movne	r3, r1
 800037c:	4602      	movne	r2, r0
 800037e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000382:	bf06      	itte	eq
 8000384:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000388:	ea91 0f03 	teqeq	r1, r3
 800038c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	bf00      	nop

08000394 <__aeabi_ui2d>:
 8000394:	f090 0f00 	teq	r0, #0
 8000398:	bf04      	itt	eq
 800039a:	2100      	moveq	r1, #0
 800039c:	4770      	bxeq	lr
 800039e:	b530      	push	{r4, r5, lr}
 80003a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003a8:	f04f 0500 	mov.w	r5, #0
 80003ac:	f04f 0100 	mov.w	r1, #0
 80003b0:	e750      	b.n	8000254 <__adddf3+0x138>
 80003b2:	bf00      	nop

080003b4 <__aeabi_i2d>:
 80003b4:	f090 0f00 	teq	r0, #0
 80003b8:	bf04      	itt	eq
 80003ba:	2100      	moveq	r1, #0
 80003bc:	4770      	bxeq	lr
 80003be:	b530      	push	{r4, r5, lr}
 80003c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80003cc:	bf48      	it	mi
 80003ce:	4240      	negmi	r0, r0
 80003d0:	f04f 0100 	mov.w	r1, #0
 80003d4:	e73e      	b.n	8000254 <__adddf3+0x138>
 80003d6:	bf00      	nop

080003d8 <__aeabi_f2d>:
 80003d8:	0042      	lsls	r2, r0, #1
 80003da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80003de:	ea4f 0131 	mov.w	r1, r1, rrx
 80003e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80003e6:	bf1f      	itttt	ne
 80003e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80003ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80003f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80003f4:	4770      	bxne	lr
 80003f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80003fa:	bf08      	it	eq
 80003fc:	4770      	bxeq	lr
 80003fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000402:	bf04      	itt	eq
 8000404:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000418:	e71c      	b.n	8000254 <__adddf3+0x138>
 800041a:	bf00      	nop

0800041c <__aeabi_ul2d>:
 800041c:	ea50 0201 	orrs.w	r2, r0, r1
 8000420:	bf08      	it	eq
 8000422:	4770      	bxeq	lr
 8000424:	b530      	push	{r4, r5, lr}
 8000426:	f04f 0500 	mov.w	r5, #0
 800042a:	e00a      	b.n	8000442 <__aeabi_l2d+0x16>

0800042c <__aeabi_l2d>:
 800042c:	ea50 0201 	orrs.w	r2, r0, r1
 8000430:	bf08      	it	eq
 8000432:	4770      	bxeq	lr
 8000434:	b530      	push	{r4, r5, lr}
 8000436:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800043a:	d502      	bpl.n	8000442 <__aeabi_l2d+0x16>
 800043c:	4240      	negs	r0, r0
 800043e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000442:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000446:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800044a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800044e:	f43f aed8 	beq.w	8000202 <__adddf3+0xe6>
 8000452:	f04f 0203 	mov.w	r2, #3
 8000456:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800045a:	bf18      	it	ne
 800045c:	3203      	addne	r2, #3
 800045e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000462:	bf18      	it	ne
 8000464:	3203      	addne	r2, #3
 8000466:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800046a:	f1c2 0320 	rsb	r3, r2, #32
 800046e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000472:	fa20 f002 	lsr.w	r0, r0, r2
 8000476:	fa01 fe03 	lsl.w	lr, r1, r3
 800047a:	ea40 000e 	orr.w	r0, r0, lr
 800047e:	fa21 f102 	lsr.w	r1, r1, r2
 8000482:	4414      	add	r4, r2
 8000484:	e6bd      	b.n	8000202 <__adddf3+0xe6>
 8000486:	bf00      	nop

08000488 <__aeabi_dmul>:
 8000488:	b570      	push	{r4, r5, r6, lr}
 800048a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800048e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000492:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000496:	bf1d      	ittte	ne
 8000498:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800049c:	ea94 0f0c 	teqne	r4, ip
 80004a0:	ea95 0f0c 	teqne	r5, ip
 80004a4:	f000 f8de 	bleq	8000664 <__aeabi_dmul+0x1dc>
 80004a8:	442c      	add	r4, r5
 80004aa:	ea81 0603 	eor.w	r6, r1, r3
 80004ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004ba:	bf18      	it	ne
 80004bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004c8:	d038      	beq.n	800053c <__aeabi_dmul+0xb4>
 80004ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80004ce:	f04f 0500 	mov.w	r5, #0
 80004d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80004d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80004da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80004de:	f04f 0600 	mov.w	r6, #0
 80004e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80004e6:	f09c 0f00 	teq	ip, #0
 80004ea:	bf18      	it	ne
 80004ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80004f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80004f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80004f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80004fc:	d204      	bcs.n	8000508 <__aeabi_dmul+0x80>
 80004fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000502:	416d      	adcs	r5, r5
 8000504:	eb46 0606 	adc.w	r6, r6, r6
 8000508:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800050c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000510:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000514:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000518:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800051c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000520:	bf88      	it	hi
 8000522:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000526:	d81e      	bhi.n	8000566 <__aeabi_dmul+0xde>
 8000528:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800052c:	bf08      	it	eq
 800052e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000532:	f150 0000 	adcs.w	r0, r0, #0
 8000536:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800053a:	bd70      	pop	{r4, r5, r6, pc}
 800053c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000540:	ea46 0101 	orr.w	r1, r6, r1
 8000544:	ea40 0002 	orr.w	r0, r0, r2
 8000548:	ea81 0103 	eor.w	r1, r1, r3
 800054c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000550:	bfc2      	ittt	gt
 8000552:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000556:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800055a:	bd70      	popgt	{r4, r5, r6, pc}
 800055c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000560:	f04f 0e00 	mov.w	lr, #0
 8000564:	3c01      	subs	r4, #1
 8000566:	f300 80ab 	bgt.w	80006c0 <__aeabi_dmul+0x238>
 800056a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800056e:	bfde      	ittt	le
 8000570:	2000      	movle	r0, #0
 8000572:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000576:	bd70      	pople	{r4, r5, r6, pc}
 8000578:	f1c4 0400 	rsb	r4, r4, #0
 800057c:	3c20      	subs	r4, #32
 800057e:	da35      	bge.n	80005ec <__aeabi_dmul+0x164>
 8000580:	340c      	adds	r4, #12
 8000582:	dc1b      	bgt.n	80005bc <__aeabi_dmul+0x134>
 8000584:	f104 0414 	add.w	r4, r4, #20
 8000588:	f1c4 0520 	rsb	r5, r4, #32
 800058c:	fa00 f305 	lsl.w	r3, r0, r5
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f205 	lsl.w	r2, r1, r5
 8000598:	ea40 0002 	orr.w	r0, r0, r2
 800059c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005a8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ac:	eb42 0106 	adc.w	r1, r2, r6
 80005b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005b4:	bf08      	it	eq
 80005b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f1c4 040c 	rsb	r4, r4, #12
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f304 	lsl.w	r3, r0, r4
 80005c8:	fa20 f005 	lsr.w	r0, r0, r5
 80005cc:	fa01 f204 	lsl.w	r2, r1, r4
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005dc:	f141 0100 	adc.w	r1, r1, #0
 80005e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005e4:	bf08      	it	eq
 80005e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f205 	lsl.w	r2, r0, r5
 80005f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80005f8:	fa20 f304 	lsr.w	r3, r0, r4
 80005fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000600:	ea43 0302 	orr.w	r3, r3, r2
 8000604:	fa21 f004 	lsr.w	r0, r1, r4
 8000608:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800060c:	fa21 f204 	lsr.w	r2, r1, r4
 8000610:	ea20 0002 	bic.w	r0, r0, r2
 8000614:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f094 0f00 	teq	r4, #0
 8000628:	d10f      	bne.n	800064a <__aeabi_dmul+0x1c2>
 800062a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800062e:	0040      	lsls	r0, r0, #1
 8000630:	eb41 0101 	adc.w	r1, r1, r1
 8000634:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000638:	bf08      	it	eq
 800063a:	3c01      	subeq	r4, #1
 800063c:	d0f7      	beq.n	800062e <__aeabi_dmul+0x1a6>
 800063e:	ea41 0106 	orr.w	r1, r1, r6
 8000642:	f095 0f00 	teq	r5, #0
 8000646:	bf18      	it	ne
 8000648:	4770      	bxne	lr
 800064a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800064e:	0052      	lsls	r2, r2, #1
 8000650:	eb43 0303 	adc.w	r3, r3, r3
 8000654:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000658:	bf08      	it	eq
 800065a:	3d01      	subeq	r5, #1
 800065c:	d0f7      	beq.n	800064e <__aeabi_dmul+0x1c6>
 800065e:	ea43 0306 	orr.w	r3, r3, r6
 8000662:	4770      	bx	lr
 8000664:	ea94 0f0c 	teq	r4, ip
 8000668:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800066c:	bf18      	it	ne
 800066e:	ea95 0f0c 	teqne	r5, ip
 8000672:	d00c      	beq.n	800068e <__aeabi_dmul+0x206>
 8000674:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000678:	bf18      	it	ne
 800067a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800067e:	d1d1      	bne.n	8000624 <__aeabi_dmul+0x19c>
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	f04f 0000 	mov.w	r0, #0
 800068c:	bd70      	pop	{r4, r5, r6, pc}
 800068e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000692:	bf06      	itte	eq
 8000694:	4610      	moveq	r0, r2
 8000696:	4619      	moveq	r1, r3
 8000698:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800069c:	d019      	beq.n	80006d2 <__aeabi_dmul+0x24a>
 800069e:	ea94 0f0c 	teq	r4, ip
 80006a2:	d102      	bne.n	80006aa <__aeabi_dmul+0x222>
 80006a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006a8:	d113      	bne.n	80006d2 <__aeabi_dmul+0x24a>
 80006aa:	ea95 0f0c 	teq	r5, ip
 80006ae:	d105      	bne.n	80006bc <__aeabi_dmul+0x234>
 80006b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006b4:	bf1c      	itt	ne
 80006b6:	4610      	movne	r0, r2
 80006b8:	4619      	movne	r1, r3
 80006ba:	d10a      	bne.n	80006d2 <__aeabi_dmul+0x24a>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80006c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006cc:	f04f 0000 	mov.w	r0, #0
 80006d0:	bd70      	pop	{r4, r5, r6, pc}
 80006d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80006d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80006da:	bd70      	pop	{r4, r5, r6, pc}

080006dc <__aeabi_ddiv>:
 80006dc:	b570      	push	{r4, r5, r6, lr}
 80006de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006ea:	bf1d      	ittte	ne
 80006ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006f0:	ea94 0f0c 	teqne	r4, ip
 80006f4:	ea95 0f0c 	teqne	r5, ip
 80006f8:	f000 f8a7 	bleq	800084a <__aeabi_ddiv+0x16e>
 80006fc:	eba4 0405 	sub.w	r4, r4, r5
 8000700:	ea81 0e03 	eor.w	lr, r1, r3
 8000704:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000708:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800070c:	f000 8088 	beq.w	8000820 <__aeabi_ddiv+0x144>
 8000710:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000714:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000718:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800071c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000720:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000724:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000728:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800072c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000730:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000734:	429d      	cmp	r5, r3
 8000736:	bf08      	it	eq
 8000738:	4296      	cmpeq	r6, r2
 800073a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800073e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000742:	d202      	bcs.n	800074a <__aeabi_ddiv+0x6e>
 8000744:	085b      	lsrs	r3, r3, #1
 8000746:	ea4f 0232 	mov.w	r2, r2, rrx
 800074a:	1ab6      	subs	r6, r6, r2
 800074c:	eb65 0503 	sbc.w	r5, r5, r3
 8000750:	085b      	lsrs	r3, r3, #1
 8000752:	ea4f 0232 	mov.w	r2, r2, rrx
 8000756:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800075a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800075e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000762:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000766:	bf22      	ittt	cs
 8000768:	1ab6      	subcs	r6, r6, r2
 800076a:	4675      	movcs	r5, lr
 800076c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000770:	085b      	lsrs	r3, r3, #1
 8000772:	ea4f 0232 	mov.w	r2, r2, rrx
 8000776:	ebb6 0e02 	subs.w	lr, r6, r2
 800077a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800077e:	bf22      	ittt	cs
 8000780:	1ab6      	subcs	r6, r6, r2
 8000782:	4675      	movcs	r5, lr
 8000784:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000792:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000796:	bf22      	ittt	cs
 8000798:	1ab6      	subcs	r6, r6, r2
 800079a:	4675      	movcs	r5, lr
 800079c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007bc:	d018      	beq.n	80007f0 <__aeabi_ddiv+0x114>
 80007be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80007ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80007ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80007d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80007d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80007da:	d1c0      	bne.n	800075e <__aeabi_ddiv+0x82>
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	d10b      	bne.n	80007fa <__aeabi_ddiv+0x11e>
 80007e2:	ea41 0100 	orr.w	r1, r1, r0
 80007e6:	f04f 0000 	mov.w	r0, #0
 80007ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80007ee:	e7b6      	b.n	800075e <__aeabi_ddiv+0x82>
 80007f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f4:	bf04      	itt	eq
 80007f6:	4301      	orreq	r1, r0
 80007f8:	2000      	moveq	r0, #0
 80007fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007fe:	bf88      	it	hi
 8000800:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000804:	f63f aeaf 	bhi.w	8000566 <__aeabi_dmul+0xde>
 8000808:	ebb5 0c03 	subs.w	ip, r5, r3
 800080c:	bf04      	itt	eq
 800080e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000812:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000816:	f150 0000 	adcs.w	r0, r0, #0
 800081a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800081e:	bd70      	pop	{r4, r5, r6, pc}
 8000820:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000824:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000828:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800082c:	bfc2      	ittt	gt
 800082e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000832:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000836:	bd70      	popgt	{r4, r5, r6, pc}
 8000838:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800083c:	f04f 0e00 	mov.w	lr, #0
 8000840:	3c01      	subs	r4, #1
 8000842:	e690      	b.n	8000566 <__aeabi_dmul+0xde>
 8000844:	ea45 0e06 	orr.w	lr, r5, r6
 8000848:	e68d      	b.n	8000566 <__aeabi_dmul+0xde>
 800084a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	bf08      	it	eq
 8000854:	ea95 0f0c 	teqeq	r5, ip
 8000858:	f43f af3b 	beq.w	80006d2 <__aeabi_dmul+0x24a>
 800085c:	ea94 0f0c 	teq	r4, ip
 8000860:	d10a      	bne.n	8000878 <__aeabi_ddiv+0x19c>
 8000862:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000866:	f47f af34 	bne.w	80006d2 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	f47f af25 	bne.w	80006bc <__aeabi_dmul+0x234>
 8000872:	4610      	mov	r0, r2
 8000874:	4619      	mov	r1, r3
 8000876:	e72c      	b.n	80006d2 <__aeabi_dmul+0x24a>
 8000878:	ea95 0f0c 	teq	r5, ip
 800087c:	d106      	bne.n	800088c <__aeabi_ddiv+0x1b0>
 800087e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000882:	f43f aefd 	beq.w	8000680 <__aeabi_dmul+0x1f8>
 8000886:	4610      	mov	r0, r2
 8000888:	4619      	mov	r1, r3
 800088a:	e722      	b.n	80006d2 <__aeabi_dmul+0x24a>
 800088c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000890:	bf18      	it	ne
 8000892:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000896:	f47f aec5 	bne.w	8000624 <__aeabi_dmul+0x19c>
 800089a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800089e:	f47f af0d 	bne.w	80006bc <__aeabi_dmul+0x234>
 80008a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008a6:	f47f aeeb 	bne.w	8000680 <__aeabi_dmul+0x1f8>
 80008aa:	e712      	b.n	80006d2 <__aeabi_dmul+0x24a>

080008ac <__gedf2>:
 80008ac:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008b0:	e006      	b.n	80008c0 <__cmpdf2+0x4>
 80008b2:	bf00      	nop

080008b4 <__ledf2>:
 80008b4:	f04f 0c01 	mov.w	ip, #1
 80008b8:	e002      	b.n	80008c0 <__cmpdf2+0x4>
 80008ba:	bf00      	nop

080008bc <__cmpdf2>:
 80008bc:	f04f 0c01 	mov.w	ip, #1
 80008c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008d6:	d01b      	beq.n	8000910 <__cmpdf2+0x54>
 80008d8:	b001      	add	sp, #4
 80008da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008de:	bf0c      	ite	eq
 80008e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008e4:	ea91 0f03 	teqne	r1, r3
 80008e8:	bf02      	ittt	eq
 80008ea:	ea90 0f02 	teqeq	r0, r2
 80008ee:	2000      	moveq	r0, #0
 80008f0:	4770      	bxeq	lr
 80008f2:	f110 0f00 	cmn.w	r0, #0
 80008f6:	ea91 0f03 	teq	r1, r3
 80008fa:	bf58      	it	pl
 80008fc:	4299      	cmppl	r1, r3
 80008fe:	bf08      	it	eq
 8000900:	4290      	cmpeq	r0, r2
 8000902:	bf2c      	ite	cs
 8000904:	17d8      	asrcs	r0, r3, #31
 8000906:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800090a:	f040 0001 	orr.w	r0, r0, #1
 800090e:	4770      	bx	lr
 8000910:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000918:	d102      	bne.n	8000920 <__cmpdf2+0x64>
 800091a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800091e:	d107      	bne.n	8000930 <__cmpdf2+0x74>
 8000920:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000928:	d1d6      	bne.n	80008d8 <__cmpdf2+0x1c>
 800092a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800092e:	d0d3      	beq.n	80008d8 <__cmpdf2+0x1c>
 8000930:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <__aeabi_cdrcmple>:
 8000938:	4684      	mov	ip, r0
 800093a:	4610      	mov	r0, r2
 800093c:	4662      	mov	r2, ip
 800093e:	468c      	mov	ip, r1
 8000940:	4619      	mov	r1, r3
 8000942:	4663      	mov	r3, ip
 8000944:	e000      	b.n	8000948 <__aeabi_cdcmpeq>
 8000946:	bf00      	nop

08000948 <__aeabi_cdcmpeq>:
 8000948:	b501      	push	{r0, lr}
 800094a:	f7ff ffb7 	bl	80008bc <__cmpdf2>
 800094e:	2800      	cmp	r0, #0
 8000950:	bf48      	it	mi
 8000952:	f110 0f00 	cmnmi.w	r0, #0
 8000956:	bd01      	pop	{r0, pc}

08000958 <__aeabi_dcmpeq>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff fff4 	bl	8000948 <__aeabi_cdcmpeq>
 8000960:	bf0c      	ite	eq
 8000962:	2001      	moveq	r0, #1
 8000964:	2000      	movne	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_dcmplt>:
 800096c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000970:	f7ff ffea 	bl	8000948 <__aeabi_cdcmpeq>
 8000974:	bf34      	ite	cc
 8000976:	2001      	movcc	r0, #1
 8000978:	2000      	movcs	r0, #0
 800097a:	f85d fb08 	ldr.w	pc, [sp], #8
 800097e:	bf00      	nop

08000980 <__aeabi_dcmple>:
 8000980:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000984:	f7ff ffe0 	bl	8000948 <__aeabi_cdcmpeq>
 8000988:	bf94      	ite	ls
 800098a:	2001      	movls	r0, #1
 800098c:	2000      	movhi	r0, #0
 800098e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000992:	bf00      	nop

08000994 <__aeabi_dcmpge>:
 8000994:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000998:	f7ff ffce 	bl	8000938 <__aeabi_cdrcmple>
 800099c:	bf94      	ite	ls
 800099e:	2001      	movls	r0, #1
 80009a0:	2000      	movhi	r0, #0
 80009a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009a6:	bf00      	nop

080009a8 <__aeabi_dcmpgt>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff ffc4 	bl	8000938 <__aeabi_cdrcmple>
 80009b0:	bf34      	ite	cc
 80009b2:	2001      	movcc	r0, #1
 80009b4:	2000      	movcs	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmpun>:
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	d102      	bne.n	80009cc <__aeabi_dcmpun+0x10>
 80009c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ca:	d10a      	bne.n	80009e2 <__aeabi_dcmpun+0x26>
 80009cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	d102      	bne.n	80009dc <__aeabi_dcmpun+0x20>
 80009d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009da:	d102      	bne.n	80009e2 <__aeabi_dcmpun+0x26>
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	f04f 0001 	mov.w	r0, #1
 80009e6:	4770      	bx	lr

080009e8 <__aeabi_d2iz>:
 80009e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009f0:	d215      	bcs.n	8000a1e <__aeabi_d2iz+0x36>
 80009f2:	d511      	bpl.n	8000a18 <__aeabi_d2iz+0x30>
 80009f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009fc:	d912      	bls.n	8000a24 <__aeabi_d2iz+0x3c>
 80009fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a12:	bf18      	it	ne
 8000a14:	4240      	negne	r0, r0
 8000a16:	4770      	bx	lr
 8000a18:	f04f 0000 	mov.w	r0, #0
 8000a1c:	4770      	bx	lr
 8000a1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a22:	d105      	bne.n	8000a30 <__aeabi_d2iz+0x48>
 8000a24:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a28:	bf08      	it	eq
 8000a2a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a2e:	4770      	bx	lr
 8000a30:	f04f 0000 	mov.w	r0, #0
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_d2uiz>:
 8000a38:	004a      	lsls	r2, r1, #1
 8000a3a:	d211      	bcs.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d211      	bcs.n	8000a66 <__aeabi_d2uiz+0x2e>
 8000a42:	d50d      	bpl.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d40e      	bmi.n	8000a6c <__aeabi_d2uiz+0x34>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d102      	bne.n	8000a72 <__aeabi_d2uiz+0x3a>
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a70:	4770      	bx	lr
 8000a72:	f04f 0000 	mov.w	r0, #0
 8000a76:	4770      	bx	lr

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__do_global_dtors_aux>:
 8000fd4:	b510      	push	{r4, lr}
 8000fd6:	4c05      	ldr	r4, [pc, #20]	; (8000fec <__do_global_dtors_aux+0x18>)
 8000fd8:	7823      	ldrb	r3, [r4, #0]
 8000fda:	b933      	cbnz	r3, 8000fea <__do_global_dtors_aux+0x16>
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <__do_global_dtors_aux+0x1c>)
 8000fde:	b113      	cbz	r3, 8000fe6 <__do_global_dtors_aux+0x12>
 8000fe0:	4804      	ldr	r0, [pc, #16]	; (8000ff4 <__do_global_dtors_aux+0x20>)
 8000fe2:	f3af 8000 	nop.w
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	7023      	strb	r3, [r4, #0]
 8000fea:	bd10      	pop	{r4, pc}
 8000fec:	20000148 	.word	0x20000148
 8000ff0:	00000000 	.word	0x00000000
 8000ff4:	08007e68 	.word	0x08007e68

08000ff8 <frame_dummy>:
 8000ff8:	b508      	push	{r3, lr}
 8000ffa:	4b03      	ldr	r3, [pc, #12]	; (8001008 <frame_dummy+0x10>)
 8000ffc:	b11b      	cbz	r3, 8001006 <frame_dummy+0xe>
 8000ffe:	4903      	ldr	r1, [pc, #12]	; (800100c <frame_dummy+0x14>)
 8001000:	4803      	ldr	r0, [pc, #12]	; (8001010 <frame_dummy+0x18>)
 8001002:	f3af 8000 	nop.w
 8001006:	bd08      	pop	{r3, pc}
 8001008:	00000000 	.word	0x00000000
 800100c:	2000014c 	.word	0x2000014c
 8001010:	08007e68 	.word	0x08007e68

08001014 <setPWM>:

MotorDef_t Motor_3 = {2, 4, GPIO_PIN_12, GPIOA};

MotorDef_t Motor_4 = {1, 4, GPIO_PIN_6, GPIOA};

void setPWM(MotorDef_t *Motor, uint32_t pwm, int en, Motors_t *Motors) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
 8001020:	603b      	str	r3, [r7, #0]
	switch(Motor->timer) {
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d002      	beq.n	8001030 <setPWM+0x1c>
 800102a:	2b02      	cmp	r3, #2
 800102c:	d05d      	beq.n	80010ea <setPWM+0xd6>
 800102e:	e080      	b.n	8001132 <setPWM+0x11e>
		case(1):
			switch(Motor->channel){
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	885b      	ldrh	r3, [r3, #2]
 8001034:	2b04      	cmp	r3, #4
 8001036:	d03c      	beq.n	80010b2 <setPWM+0x9e>
 8001038:	2b04      	cmp	r3, #4
 800103a:	dc77      	bgt.n	800112c <setPWM+0x118>
 800103c:	2b02      	cmp	r3, #2
 800103e:	d002      	beq.n	8001046 <setPWM+0x32>
 8001040:	2b03      	cmp	r3, #3
 8001042:	d01b      	beq.n	800107c <setPWM+0x68>
						TIM1->CCR4 = en * (100 - pwm) + !en * pwm;
						Motors->pwm4 = pwm;
						Motors->e4 = en;
						break;
			}
			break;
 8001044:	e072      	b.n	800112c <setPWM+0x118>
						TIM1->CCR2 = en * (100 - pwm) + !en * pwm;
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	fb03 f202 	mul.w	r2, r3, r2
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	bf0c      	ite	eq
 8001058:	2301      	moveq	r3, #1
 800105a:	2300      	movne	r3, #0
 800105c:	b2db      	uxtb	r3, r3
 800105e:	4619      	mov	r1, r3
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	fb01 f303 	mul.w	r3, r1, r3
 8001066:	4939      	ldr	r1, [pc, #228]	; (800114c <setPWM+0x138>)
 8001068:	4413      	add	r3, r2
 800106a:	638b      	str	r3, [r1, #56]	; 0x38
						Motors->pwm1 = pwm;
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	b29a      	uxth	r2, r3
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	801a      	strh	r2, [r3, #0]
						Motors->e1 = en;
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	605a      	str	r2, [r3, #4]
						break;
 800107a:	e035      	b.n	80010e8 <setPWM+0xd4>
						TIM1->CCR3 = en * (100 - pwm) + !en * pwm;
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	fb03 f202 	mul.w	r2, r3, r2
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	bf0c      	ite	eq
 800108e:	2301      	moveq	r3, #1
 8001090:	2300      	movne	r3, #0
 8001092:	b2db      	uxtb	r3, r3
 8001094:	4619      	mov	r1, r3
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	fb01 f303 	mul.w	r3, r1, r3
 800109c:	492b      	ldr	r1, [pc, #172]	; (800114c <setPWM+0x138>)
 800109e:	4413      	add	r3, r2
 80010a0:	63cb      	str	r3, [r1, #60]	; 0x3c
						Motors->pwm2 = pwm;
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	811a      	strh	r2, [r3, #8]
						Motors->e2 = en;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	60da      	str	r2, [r3, #12]
						break;
 80010b0:	e01a      	b.n	80010e8 <setPWM+0xd4>
						TIM1->CCR4 = en * (100 - pwm) + !en * pwm;
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	fb03 f202 	mul.w	r2, r3, r2
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	bf0c      	ite	eq
 80010c4:	2301      	moveq	r3, #1
 80010c6:	2300      	movne	r3, #0
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	4619      	mov	r1, r3
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	fb01 f303 	mul.w	r3, r1, r3
 80010d2:	491e      	ldr	r1, [pc, #120]	; (800114c <setPWM+0x138>)
 80010d4:	4413      	add	r3, r2
 80010d6:	640b      	str	r3, [r1, #64]	; 0x40
						Motors->pwm4 = pwm;
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	b29a      	uxth	r2, r3
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	831a      	strh	r2, [r3, #24]
						Motors->e4 = en;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	61da      	str	r2, [r3, #28]
						break;
 80010e6:	bf00      	nop
			break;
 80010e8:	e020      	b.n	800112c <setPWM+0x118>
		case(2):
			switch(Motor->channel) {
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	885b      	ldrh	r3, [r3, #2]
 80010ee:	2b04      	cmp	r3, #4
 80010f0:	d11e      	bne.n	8001130 <setPWM+0x11c>
				case(4):
					TIM2->CCR4 = en * (100 - pwm) + !en * pwm;
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	fb03 f202 	mul.w	r2, r3, r2
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b00      	cmp	r3, #0
 8001102:	bf0c      	ite	eq
 8001104:	2301      	moveq	r3, #1
 8001106:	2300      	movne	r3, #0
 8001108:	b2db      	uxtb	r3, r3
 800110a:	4619      	mov	r1, r3
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	fb01 f303 	mul.w	r3, r1, r3
 8001112:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001116:	4413      	add	r3, r2
 8001118:	640b      	str	r3, [r1, #64]	; 0x40
					Motors->pwm3 = pwm;
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	b29a      	uxth	r2, r3
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	821a      	strh	r2, [r3, #16]
					Motors->e3 = en;
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	615a      	str	r2, [r3, #20]
					break;
 8001128:	bf00      	nop
			}
			break;
 800112a:	e001      	b.n	8001130 <setPWM+0x11c>
			break;
 800112c:	bf00      	nop
 800112e:	e000      	b.n	8001132 <setPWM+0x11e>
			break;
 8001130:	bf00      	nop
	}
	HAL_GPIO_WritePin(GPIOA, Motor->in1, en);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	889b      	ldrh	r3, [r3, #4]
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	b2d2      	uxtb	r2, r2
 800113a:	4619      	mov	r1, r3
 800113c:	4804      	ldr	r0, [pc, #16]	; (8001150 <setPWM+0x13c>)
 800113e:	f002 f801 	bl	8003144 <HAL_GPIO_WritePin>
}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40012c00 	.word	0x40012c00
 8001150:	40010800 	.word	0x40010800
 8001154:	00000000 	.word	0x00000000

08001158 <GotoPoint>:

int offsets[] = {-45, -135, 135, 45};

void GotoPoint(int teta, uint32_t speed, Motors_t *Motors) {
 8001158:	b5b0      	push	{r4, r5, r7, lr}
 800115a:	b08c      	sub	sp, #48	; 0x30
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < 4; ++i) {
 8001164:	2300      	movs	r3, #0
 8001166:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001168:	e0eb      	b.n	8001342 <GotoPoint+0x1ea>
		double t = teta + offsets[i];
 800116a:	4a7d      	ldr	r2, [pc, #500]	; (8001360 <GotoPoint+0x208>)
 800116c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800116e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	4413      	add	r3, r2
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f91c 	bl	80003b4 <__aeabi_i2d>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double s = sin(t * DEG_TO_RAD) * speed;
 8001184:	a374      	add	r3, pc, #464	; (adr r3, 8001358 <GotoPoint+0x200>)
 8001186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800118e:	f7ff f97b 	bl	8000488 <__aeabi_dmul>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	4610      	mov	r0, r2
 8001198:	4619      	mov	r1, r3
 800119a:	f04f 0200 	mov.w	r2, #0
 800119e:	4b71      	ldr	r3, [pc, #452]	; (8001364 <GotoPoint+0x20c>)
 80011a0:	f7ff fa9c 	bl	80006dc <__aeabi_ddiv>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f005 fb54 	bl	8006858 <sin>
 80011b0:	4604      	mov	r4, r0
 80011b2:	460d      	mov	r5, r1
 80011b4:	68b8      	ldr	r0, [r7, #8]
 80011b6:	f7ff f8ed 	bl	8000394 <__aeabi_ui2d>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4620      	mov	r0, r4
 80011c0:	4629      	mov	r1, r5
 80011c2:	f7ff f961 	bl	8000488 <__aeabi_dmul>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if (s > MAXSPEED) s = MAXSPEED;
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	4b65      	ldr	r3, [pc, #404]	; (8001368 <GotoPoint+0x210>)
 80011d4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80011d8:	f7ff fbe6 	bl	80009a8 <__aeabi_dcmpgt>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d004      	beq.n	80011ec <GotoPoint+0x94>
 80011e2:	f04f 0200 	mov.w	r2, #0
 80011e6:	4b60      	ldr	r3, [pc, #384]	; (8001368 <GotoPoint+0x210>)
 80011e8:	e9c7 2308 	strd	r2, r3, [r7, #32]
		int en = s >= 0 ? 1 : 0;
 80011ec:	2301      	movs	r3, #1
 80011ee:	461c      	mov	r4, r3
 80011f0:	f04f 0200 	mov.w	r2, #0
 80011f4:	f04f 0300 	mov.w	r3, #0
 80011f8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80011fc:	f7ff fbca 	bl	8000994 <__aeabi_dcmpge>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <GotoPoint+0xb2>
 8001206:	2300      	movs	r3, #0
 8001208:	461c      	mov	r4, r3
 800120a:	b2e3      	uxtb	r3, r4
 800120c:	617b      	str	r3, [r7, #20]
		s = abs(s);
 800120e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001212:	f7ff fbe9 	bl	80009e8 <__aeabi_d2iz>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	bfb8      	it	lt
 800121c:	425b      	neglt	r3, r3
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f8c8 	bl	80003b4 <__aeabi_i2d>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if (en == 0) {
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d140      	bne.n	80012b4 <GotoPoint+0x15c>
			switch(i) {
 8001232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001234:	2b03      	cmp	r3, #3
 8001236:	f200 8081 	bhi.w	800133c <GotoPoint+0x1e4>
 800123a:	a201      	add	r2, pc, #4	; (adr r2, 8001240 <GotoPoint+0xe8>)
 800123c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001240:	08001251 	.word	0x08001251
 8001244:	08001267 	.word	0x08001267
 8001248:	0800127d 	.word	0x0800127d
 800124c:	0800129f 	.word	0x0800129f
			case 0:
				setPWM(&Motor_1, s, en, Motors);
 8001250:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001254:	f7ff fbf0 	bl	8000a38 <__aeabi_d2uiz>
 8001258:	4601      	mov	r1, r0
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	4843      	ldr	r0, [pc, #268]	; (800136c <GotoPoint+0x214>)
 8001260:	f7ff fed8 	bl	8001014 <setPWM>
				break;
 8001264:	e06a      	b.n	800133c <GotoPoint+0x1e4>
			case 1:
				setPWM(&Motor_2, s, en, Motors);
 8001266:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800126a:	f7ff fbe5 	bl	8000a38 <__aeabi_d2uiz>
 800126e:	4601      	mov	r1, r0
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	483e      	ldr	r0, [pc, #248]	; (8001370 <GotoPoint+0x218>)
 8001276:	f7ff fecd 	bl	8001014 <setPWM>
				break;
 800127a:	e05f      	b.n	800133c <GotoPoint+0x1e4>
			case 2:
				setPWM(&Motor_3, s, !en, Motors);
 800127c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001280:	f7ff fbda 	bl	8000a38 <__aeabi_d2uiz>
 8001284:	4601      	mov	r1, r0
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	2b00      	cmp	r3, #0
 800128a:	bf0c      	ite	eq
 800128c:	2301      	moveq	r3, #1
 800128e:	2300      	movne	r3, #0
 8001290:	b2db      	uxtb	r3, r3
 8001292:	461a      	mov	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4837      	ldr	r0, [pc, #220]	; (8001374 <GotoPoint+0x21c>)
 8001298:	f7ff febc 	bl	8001014 <setPWM>
				break;
 800129c:	e04e      	b.n	800133c <GotoPoint+0x1e4>
			case 3:
				setPWM(&Motor_4, s, en, Motors);
 800129e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012a2:	f7ff fbc9 	bl	8000a38 <__aeabi_d2uiz>
 80012a6:	4601      	mov	r1, r0
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	4832      	ldr	r0, [pc, #200]	; (8001378 <GotoPoint+0x220>)
 80012ae:	f7ff feb1 	bl	8001014 <setPWM>
				break;
 80012b2:	e043      	b.n	800133c <GotoPoint+0x1e4>
			}
		}
		else if (en == 1) {
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d140      	bne.n	800133c <GotoPoint+0x1e4>
			switch(i) {
 80012ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012bc:	2b03      	cmp	r3, #3
 80012be:	d83d      	bhi.n	800133c <GotoPoint+0x1e4>
 80012c0:	a201      	add	r2, pc, #4	; (adr r2, 80012c8 <GotoPoint+0x170>)
 80012c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c6:	bf00      	nop
 80012c8:	080012d9 	.word	0x080012d9
 80012cc:	080012ef 	.word	0x080012ef
 80012d0:	08001305 	.word	0x08001305
 80012d4:	08001327 	.word	0x08001327
				case 0:
					setPWM(&Motor_1, s, en, Motors);
 80012d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012dc:	f7ff fbac 	bl	8000a38 <__aeabi_d2uiz>
 80012e0:	4601      	mov	r1, r0
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	4821      	ldr	r0, [pc, #132]	; (800136c <GotoPoint+0x214>)
 80012e8:	f7ff fe94 	bl	8001014 <setPWM>
					break;
 80012ec:	e026      	b.n	800133c <GotoPoint+0x1e4>
				case 1:
					setPWM(&Motor_2, s, en, Motors);
 80012ee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012f2:	f7ff fba1 	bl	8000a38 <__aeabi_d2uiz>
 80012f6:	4601      	mov	r1, r0
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	697a      	ldr	r2, [r7, #20]
 80012fc:	481c      	ldr	r0, [pc, #112]	; (8001370 <GotoPoint+0x218>)
 80012fe:	f7ff fe89 	bl	8001014 <setPWM>
					break;
 8001302:	e01b      	b.n	800133c <GotoPoint+0x1e4>
				case 2:
					setPWM(&Motor_3, s,!en, Motors);
 8001304:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001308:	f7ff fb96 	bl	8000a38 <__aeabi_d2uiz>
 800130c:	4601      	mov	r1, r0
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	2b00      	cmp	r3, #0
 8001312:	bf0c      	ite	eq
 8001314:	2301      	moveq	r3, #1
 8001316:	2300      	movne	r3, #0
 8001318:	b2db      	uxtb	r3, r3
 800131a:	461a      	mov	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4815      	ldr	r0, [pc, #84]	; (8001374 <GotoPoint+0x21c>)
 8001320:	f7ff fe78 	bl	8001014 <setPWM>
					break;
 8001324:	e00a      	b.n	800133c <GotoPoint+0x1e4>
				case 3:
					setPWM(&Motor_4, s, en, Motors);
 8001326:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800132a:	f7ff fb85 	bl	8000a38 <__aeabi_d2uiz>
 800132e:	4601      	mov	r1, r0
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	697a      	ldr	r2, [r7, #20]
 8001334:	4810      	ldr	r0, [pc, #64]	; (8001378 <GotoPoint+0x220>)
 8001336:	f7ff fe6d 	bl	8001014 <setPWM>
					break;
 800133a:	bf00      	nop
	for (int i = 0; i < 4; ++i) {
 800133c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800133e:	3301      	adds	r3, #1
 8001340:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001344:	2b03      	cmp	r3, #3
 8001346:	f77f af10 	ble.w	800116a <GotoPoint+0x12>
//	en = s > 0 ? 1 : 0;
//	s = abs(s);
//	s = s > MAXSPEED ? MAXSPEED : s;
//	setPWM(&Motor_1, s, en, Motors);
//	setPWM(&Motor_3, s, en, Motors);
}
 800134a:	bf00      	nop
 800134c:	bf00      	nop
 800134e:	3730      	adds	r7, #48	; 0x30
 8001350:	46bd      	mov	sp, r7
 8001352:	bdb0      	pop	{r4, r5, r7, pc}
 8001354:	f3af 8000 	nop.w
 8001358:	53c8d4f1 	.word	0x53c8d4f1
 800135c:	400921fb 	.word	0x400921fb
 8001360:	20000030 	.word	0x20000030
 8001364:	40668000 	.word	0x40668000
 8001368:	40440000 	.word	0x40440000
 800136c:	20000000 	.word	0x20000000
 8001370:	2000000c 	.word	0x2000000c
 8001374:	20000018 	.word	0x20000018
 8001378:	20000024 	.word	0x20000024

0800137c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b088      	sub	sp, #32
 8001380:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001382:	f107 0310 	add.w	r3, r7, #16
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001390:	4b62      	ldr	r3, [pc, #392]	; (800151c <MX_GPIO_Init+0x1a0>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	4a61      	ldr	r2, [pc, #388]	; (800151c <MX_GPIO_Init+0x1a0>)
 8001396:	f043 0310 	orr.w	r3, r3, #16
 800139a:	6193      	str	r3, [r2, #24]
 800139c:	4b5f      	ldr	r3, [pc, #380]	; (800151c <MX_GPIO_Init+0x1a0>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	f003 0310 	and.w	r3, r3, #16
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a8:	4b5c      	ldr	r3, [pc, #368]	; (800151c <MX_GPIO_Init+0x1a0>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	4a5b      	ldr	r2, [pc, #364]	; (800151c <MX_GPIO_Init+0x1a0>)
 80013ae:	f043 0304 	orr.w	r3, r3, #4
 80013b2:	6193      	str	r3, [r2, #24]
 80013b4:	4b59      	ldr	r3, [pc, #356]	; (800151c <MX_GPIO_Init+0x1a0>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c0:	4b56      	ldr	r3, [pc, #344]	; (800151c <MX_GPIO_Init+0x1a0>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a55      	ldr	r2, [pc, #340]	; (800151c <MX_GPIO_Init+0x1a0>)
 80013c6:	f043 0308 	orr.w	r3, r3, #8
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b53      	ldr	r3, [pc, #332]	; (800151c <MX_GPIO_Init+0x1a0>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013de:	4850      	ldr	r0, [pc, #320]	; (8001520 <MX_GPIO_Init+0x1a4>)
 80013e0:	f001 feb0 	bl	8003144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SR4TRIG_Pin|SR2TRIG_Pin|GPIO_PIN_4|GPIO_PIN_6
 80013e4:	2200      	movs	r2, #0
 80013e6:	f241 1153 	movw	r1, #4435	; 0x1153
 80013ea:	484e      	ldr	r0, [pc, #312]	; (8001524 <MX_GPIO_Init+0x1a8>)
 80013ec:	f001 feaa 	bl	8003144 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SR3TRIG_Pin|SR1TRIG_Pin, GPIO_PIN_RESET);
 80013f0:	2200      	movs	r2, #0
 80013f2:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80013f6:	484c      	ldr	r0, [pc, #304]	; (8001528 <MX_GPIO_Init+0x1ac>)
 80013f8:	f001 fea4 	bl	8003144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001400:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001402:	2301      	movs	r3, #1
 8001404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140a:	2302      	movs	r3, #2
 800140c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800140e:	f107 0310 	add.w	r3, r7, #16
 8001412:	4619      	mov	r1, r3
 8001414:	4842      	ldr	r0, [pc, #264]	; (8001520 <MX_GPIO_Init+0x1a4>)
 8001416:	f001 fd11 	bl	8002e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SR4ECHO_Pin;
 800141a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800141e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SR4ECHO_GPIO_Port, &GPIO_InitStruct);
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	4619      	mov	r1, r3
 800142e:	483c      	ldr	r0, [pc, #240]	; (8001520 <MX_GPIO_Init+0x1a4>)
 8001430:	f001 fd04 	bl	8002e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001434:	2308      	movs	r3, #8
 8001436:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001438:	4b3c      	ldr	r3, [pc, #240]	; (800152c <MX_GPIO_Init+0x1b0>)
 800143a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001440:	f107 0310 	add.w	r3, r7, #16
 8001444:	4619      	mov	r1, r3
 8001446:	4836      	ldr	r0, [pc, #216]	; (8001520 <MX_GPIO_Init+0x1a4>)
 8001448:	f001 fcf8 	bl	8002e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PA4 PA6
                           PA8 PA12 */
  GPIO_InitStruct.Pin = SR4TRIG_Pin|SR2TRIG_Pin|GPIO_PIN_4|GPIO_PIN_6
 800144c:	f241 1353 	movw	r3, #4435	; 0x1153
 8001450:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2302      	movs	r3, #2
 800145c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145e:	f107 0310 	add.w	r3, r7, #16
 8001462:	4619      	mov	r1, r3
 8001464:	482f      	ldr	r0, [pc, #188]	; (8001524 <MX_GPIO_Init+0x1a8>)
 8001466:	f001 fce9 	bl	8002e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SR2ECHO_Pin;
 800146a:	2304      	movs	r3, #4
 800146c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SR2ECHO_GPIO_Port, &GPIO_InitStruct);
 8001476:	f107 0310 	add.w	r3, r7, #16
 800147a:	4619      	mov	r1, r3
 800147c:	4829      	ldr	r0, [pc, #164]	; (8001524 <MX_GPIO_Init+0x1a8>)
 800147e:	f001 fcdd 	bl	8002e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001482:	2307      	movs	r3, #7
 8001484:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001486:	4b29      	ldr	r3, [pc, #164]	; (800152c <MX_GPIO_Init+0x1b0>)
 8001488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148e:	f107 0310 	add.w	r3, r7, #16
 8001492:	4619      	mov	r1, r3
 8001494:	4824      	ldr	r0, [pc, #144]	; (8001528 <MX_GPIO_Init+0x1ac>)
 8001496:	f001 fcd1 	bl	8002e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SR3ECHO_Pin|SR1ECHO_Pin;
 800149a:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 800149e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 0310 	add.w	r3, r7, #16
 80014ac:	4619      	mov	r1, r3
 80014ae:	481e      	ldr	r0, [pc, #120]	; (8001528 <MX_GPIO_Init+0x1ac>)
 80014b0:	f001 fcc4 	bl	8002e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SR3TRIG_Pin|SR1TRIG_Pin;
 80014b4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80014b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ba:	2301      	movs	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2302      	movs	r3, #2
 80014c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c6:	f107 0310 	add.w	r3, r7, #16
 80014ca:	4619      	mov	r1, r3
 80014cc:	4816      	ldr	r0, [pc, #88]	; (8001528 <MX_GPIO_Init+0x1ac>)
 80014ce:	f001 fcb5 	bl	8002e3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2101      	movs	r1, #1
 80014d6:	2006      	movs	r0, #6
 80014d8:	f001 fc79 	bl	8002dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80014dc:	2006      	movs	r0, #6
 80014de:	f001 fc92 	bl	8002e06 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2101      	movs	r1, #1
 80014e6:	2007      	movs	r0, #7
 80014e8:	f001 fc71 	bl	8002dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014ec:	2007      	movs	r0, #7
 80014ee:	f001 fc8a 	bl	8002e06 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 80014f2:	2200      	movs	r2, #0
 80014f4:	2101      	movs	r1, #1
 80014f6:	2008      	movs	r0, #8
 80014f8:	f001 fc69 	bl	8002dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80014fc:	2008      	movs	r0, #8
 80014fe:	f001 fc82 	bl	8002e06 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 8001502:	2200      	movs	r2, #0
 8001504:	2101      	movs	r1, #1
 8001506:	2009      	movs	r0, #9
 8001508:	f001 fc61 	bl	8002dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800150c:	2009      	movs	r0, #9
 800150e:	f001 fc7a 	bl	8002e06 <HAL_NVIC_EnableIRQ>

}
 8001512:	bf00      	nop
 8001514:	3720      	adds	r7, #32
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40021000 	.word	0x40021000
 8001520:	40011000 	.word	0x40011000
 8001524:	40010800 	.word	0x40010800
 8001528:	40010c00 	.word	0x40010c00
 800152c:	10110000 	.word	0x10110000

08001530 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001534:	4b12      	ldr	r3, [pc, #72]	; (8001580 <MX_I2C2_Init+0x50>)
 8001536:	4a13      	ldr	r2, [pc, #76]	; (8001584 <MX_I2C2_Init+0x54>)
 8001538:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800153a:	4b11      	ldr	r3, [pc, #68]	; (8001580 <MX_I2C2_Init+0x50>)
 800153c:	4a12      	ldr	r2, [pc, #72]	; (8001588 <MX_I2C2_Init+0x58>)
 800153e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001540:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <MX_I2C2_Init+0x50>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001546:	4b0e      	ldr	r3, [pc, #56]	; (8001580 <MX_I2C2_Init+0x50>)
 8001548:	2200      	movs	r2, #0
 800154a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <MX_I2C2_Init+0x50>)
 800154e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001552:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001554:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <MX_I2C2_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800155a:	4b09      	ldr	r3, [pc, #36]	; (8001580 <MX_I2C2_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <MX_I2C2_Init+0x50>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001566:	4b06      	ldr	r3, [pc, #24]	; (8001580 <MX_I2C2_Init+0x50>)
 8001568:	2200      	movs	r2, #0
 800156a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800156c:	4804      	ldr	r0, [pc, #16]	; (8001580 <MX_I2C2_Init+0x50>)
 800156e:	f001 fe23 	bl	80031b8 <HAL_I2C_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001578:	f000 fa6b 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000164 	.word	0x20000164
 8001584:	40005800 	.word	0x40005800
 8001588:	00061a80 	.word	0x00061a80

0800158c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0310 	add.w	r3, r7, #16
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a16      	ldr	r2, [pc, #88]	; (8001600 <HAL_I2C_MspInit+0x74>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d124      	bne.n	80015f6 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_I2C_MspInit+0x78>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	4a14      	ldr	r2, [pc, #80]	; (8001604 <HAL_I2C_MspInit+0x78>)
 80015b2:	f043 0308 	orr.w	r3, r3, #8
 80015b6:	6193      	str	r3, [r2, #24]
 80015b8:	4b12      	ldr	r3, [pc, #72]	; (8001604 <HAL_I2C_MspInit+0x78>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	f003 0308 	and.w	r3, r3, #8
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015c4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ca:	2312      	movs	r3, #18
 80015cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ce:	2303      	movs	r3, #3
 80015d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d2:	f107 0310 	add.w	r3, r7, #16
 80015d6:	4619      	mov	r1, r3
 80015d8:	480b      	ldr	r0, [pc, #44]	; (8001608 <HAL_I2C_MspInit+0x7c>)
 80015da:	f001 fc2f 	bl	8002e3c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015de:	4b09      	ldr	r3, [pc, #36]	; (8001604 <HAL_I2C_MspInit+0x78>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	4a08      	ldr	r2, [pc, #32]	; (8001604 <HAL_I2C_MspInit+0x78>)
 80015e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015e8:	61d3      	str	r3, [r2, #28]
 80015ea:	4b06      	ldr	r3, [pc, #24]	; (8001604 <HAL_I2C_MspInit+0x78>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015f6:	bf00      	nop
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40005800 	.word	0x40005800
 8001604:	40021000 	.word	0x40021000
 8001608:	40010c00 	.word	0x40010c00

0800160c <CollibrateMPU6050>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void CollibrateMPU6050(int samples) {
 800160c:	b590      	push	{r4, r7, lr}
 800160e:	b089      	sub	sp, #36	; 0x24
 8001610:	af04      	add	r7, sp, #16
 8001612:	6078      	str	r0, [r7, #4]
	for (int RateCalibrationNumber=0; RateCalibrationNumber < samples; RateCalibrationNumber++) {
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	e052      	b.n	80016c0 <CollibrateMPU6050+0xb4>
	    MPU6050_Read_All(&hi2c2, &mpu6050, 0, 0, 0);
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	f04f 0300 	mov.w	r3, #0
 800162e:	e9cd 2300 	strd	r2, r3, [sp]
 8001632:	f04f 0200 	mov.w	r2, #0
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	493c      	ldr	r1, [pc, #240]	; (800172c <CollibrateMPU6050+0x120>)
 800163c:	483c      	ldr	r0, [pc, #240]	; (8001730 <CollibrateMPU6050+0x124>)
 800163e:	f000 fa77 	bl	8001b30 <MPU6050_Read_All>
	    RateCalibrationRoll+=mpu6050.Gx;
 8001642:	4b3c      	ldr	r3, [pc, #240]	; (8001734 <CollibrateMPU6050+0x128>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7fe fec6 	bl	80003d8 <__aeabi_f2d>
 800164c:	4b37      	ldr	r3, [pc, #220]	; (800172c <CollibrateMPU6050+0x120>)
 800164e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001652:	f7fe fd63 	bl	800011c <__adddf3>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4610      	mov	r0, r2
 800165c:	4619      	mov	r1, r3
 800165e:	f7ff fa0b 	bl	8000a78 <__aeabi_d2f>
 8001662:	4603      	mov	r3, r0
 8001664:	4a33      	ldr	r2, [pc, #204]	; (8001734 <CollibrateMPU6050+0x128>)
 8001666:	6013      	str	r3, [r2, #0]
	    RateCalibrationPitch+=mpu6050.Gy;
 8001668:	4b33      	ldr	r3, [pc, #204]	; (8001738 <CollibrateMPU6050+0x12c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe feb3 	bl	80003d8 <__aeabi_f2d>
 8001672:	4b2e      	ldr	r3, [pc, #184]	; (800172c <CollibrateMPU6050+0x120>)
 8001674:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001678:	f7fe fd50 	bl	800011c <__adddf3>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff f9f8 	bl	8000a78 <__aeabi_d2f>
 8001688:	4603      	mov	r3, r0
 800168a:	4a2b      	ldr	r2, [pc, #172]	; (8001738 <CollibrateMPU6050+0x12c>)
 800168c:	6013      	str	r3, [r2, #0]
	    RateCalibrationYaw+=mpu6050.Gz;
 800168e:	4b2b      	ldr	r3, [pc, #172]	; (800173c <CollibrateMPU6050+0x130>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4618      	mov	r0, r3
 8001694:	f7fe fea0 	bl	80003d8 <__aeabi_f2d>
 8001698:	4b24      	ldr	r3, [pc, #144]	; (800172c <CollibrateMPU6050+0x120>)
 800169a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800169e:	f7fe fd3d 	bl	800011c <__adddf3>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f7ff f9e5 	bl	8000a78 <__aeabi_d2f>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4a22      	ldr	r2, [pc, #136]	; (800173c <CollibrateMPU6050+0x130>)
 80016b2:	6013      	str	r3, [r2, #0]
	    HAL_Delay(1);
 80016b4:	2001      	movs	r0, #1
 80016b6:	f001 fa8f 	bl	8002bd8 <HAL_Delay>
	for (int RateCalibrationNumber=0; RateCalibrationNumber < samples; RateCalibrationNumber++) {
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	3301      	adds	r3, #1
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	dba8      	blt.n	800161a <CollibrateMPU6050+0xe>
	}
	RateCalibrationRoll/=samples;
 80016c8:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <CollibrateMPU6050+0x128>)
 80016ca:	681c      	ldr	r4, [r3, #0]
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff fadd 	bl	8000c8c <__aeabi_i2f>
 80016d2:	4603      	mov	r3, r0
 80016d4:	4619      	mov	r1, r3
 80016d6:	4620      	mov	r0, r4
 80016d8:	f7ff fbe0 	bl	8000e9c <__aeabi_fdiv>
 80016dc:	4603      	mov	r3, r0
 80016de:	461a      	mov	r2, r3
 80016e0:	4b14      	ldr	r3, [pc, #80]	; (8001734 <CollibrateMPU6050+0x128>)
 80016e2:	601a      	str	r2, [r3, #0]
	RateCalibrationPitch/=samples;
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <CollibrateMPU6050+0x12c>)
 80016e6:	681c      	ldr	r4, [r3, #0]
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff facf 	bl	8000c8c <__aeabi_i2f>
 80016ee:	4603      	mov	r3, r0
 80016f0:	4619      	mov	r1, r3
 80016f2:	4620      	mov	r0, r4
 80016f4:	f7ff fbd2 	bl	8000e9c <__aeabi_fdiv>
 80016f8:	4603      	mov	r3, r0
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <CollibrateMPU6050+0x12c>)
 80016fe:	601a      	str	r2, [r3, #0]
	RateCalibrationYaw/=samples;
 8001700:	4b0e      	ldr	r3, [pc, #56]	; (800173c <CollibrateMPU6050+0x130>)
 8001702:	681c      	ldr	r4, [r3, #0]
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff fac1 	bl	8000c8c <__aeabi_i2f>
 800170a:	4603      	mov	r3, r0
 800170c:	4619      	mov	r1, r3
 800170e:	4620      	mov	r0, r4
 8001710:	f7ff fbc4 	bl	8000e9c <__aeabi_fdiv>
 8001714:	4603      	mov	r3, r0
 8001716:	461a      	mov	r2, r3
 8001718:	4b08      	ldr	r3, [pc, #32]	; (800173c <CollibrateMPU6050+0x130>)
 800171a:	601a      	str	r2, [r3, #0]

	MPUCollibrated = 1;
 800171c:	4b08      	ldr	r3, [pc, #32]	; (8001740 <CollibrateMPU6050+0x134>)
 800171e:	2201      	movs	r2, #1
 8001720:	601a      	str	r2, [r3, #0]
}
 8001722:	bf00      	nop
 8001724:	3714      	adds	r7, #20
 8001726:	46bd      	mov	sp, r7
 8001728:	bd90      	pop	{r4, r7, pc}
 800172a:	bf00      	nop
 800172c:	200001d0 	.word	0x200001d0
 8001730:	20000164 	.word	0x20000164
 8001734:	20000248 	.word	0x20000248
 8001738:	2000024c 	.word	0x2000024c
 800173c:	20000250 	.word	0x20000250
 8001740:	2000028c 	.word	0x2000028c

08001744 <SetupMPU6050>:

void SetupMPU6050(int cSamples) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	  while (MPU6050_Init(&hi2c2) == 1);
 800174c:	bf00      	nop
 800174e:	4808      	ldr	r0, [pc, #32]	; (8001770 <SetupMPU6050+0x2c>)
 8001750:	f000 f985 	bl	8001a5e <MPU6050_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b01      	cmp	r3, #1
 8001758:	d0f9      	beq.n	800174e <SetupMPU6050+0xa>

	  CollibrateMPU6050(cSamples);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ff56 	bl	800160c <CollibrateMPU6050>

	  HAL_Delay(500);
 8001760:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001764:	f001 fa38 	bl	8002bd8 <HAL_Delay>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000164 	.word	0x20000164

08001774 <ReadMPU6050>:

void ReadMPU6050() {
 8001774:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001778:	b084      	sub	sp, #16
 800177a:	af04      	add	r7, sp, #16
	MPU6050_Read_All(&hi2c2, &mpu6050, RateCalibrationRoll, RateCalibrationPitch, RateCalibrationYaw);
 800177c:	4b3c      	ldr	r3, [pc, #240]	; (8001870 <ReadMPU6050+0xfc>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe fe29 	bl	80003d8 <__aeabi_f2d>
 8001786:	4680      	mov	r8, r0
 8001788:	4689      	mov	r9, r1
 800178a:	4b3a      	ldr	r3, [pc, #232]	; (8001874 <ReadMPU6050+0x100>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fe22 	bl	80003d8 <__aeabi_f2d>
 8001794:	4604      	mov	r4, r0
 8001796:	460d      	mov	r5, r1
 8001798:	4b37      	ldr	r3, [pc, #220]	; (8001878 <ReadMPU6050+0x104>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fe1b 	bl	80003d8 <__aeabi_f2d>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017aa:	e9cd 4500 	strd	r4, r5, [sp]
 80017ae:	4642      	mov	r2, r8
 80017b0:	464b      	mov	r3, r9
 80017b2:	4932      	ldr	r1, [pc, #200]	; (800187c <ReadMPU6050+0x108>)
 80017b4:	4832      	ldr	r0, [pc, #200]	; (8001880 <ReadMPU6050+0x10c>)
 80017b6:	f000 f9bb 	bl	8001b30 <MPU6050_Read_All>

	sx += mpu6050.Gx;
 80017ba:	4b32      	ldr	r3, [pc, #200]	; (8001884 <ReadMPU6050+0x110>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7fe fe0a 	bl	80003d8 <__aeabi_f2d>
 80017c4:	4b2d      	ldr	r3, [pc, #180]	; (800187c <ReadMPU6050+0x108>)
 80017c6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80017ca:	f7fe fca7 	bl	800011c <__adddf3>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	4610      	mov	r0, r2
 80017d4:	4619      	mov	r1, r3
 80017d6:	f7ff f94f 	bl	8000a78 <__aeabi_d2f>
 80017da:	4603      	mov	r3, r0
 80017dc:	4a29      	ldr	r2, [pc, #164]	; (8001884 <ReadMPU6050+0x110>)
 80017de:	6013      	str	r3, [r2, #0]
	sy += mpu6050.Gy;
 80017e0:	4b29      	ldr	r3, [pc, #164]	; (8001888 <ReadMPU6050+0x114>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7fe fdf7 	bl	80003d8 <__aeabi_f2d>
 80017ea:	4b24      	ldr	r3, [pc, #144]	; (800187c <ReadMPU6050+0x108>)
 80017ec:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80017f0:	f7fe fc94 	bl	800011c <__adddf3>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4610      	mov	r0, r2
 80017fa:	4619      	mov	r1, r3
 80017fc:	f7ff f93c 	bl	8000a78 <__aeabi_d2f>
 8001800:	4603      	mov	r3, r0
 8001802:	4a21      	ldr	r2, [pc, #132]	; (8001888 <ReadMPU6050+0x114>)
 8001804:	6013      	str	r3, [r2, #0]
	sz += mpu6050.Gz;
 8001806:	4b21      	ldr	r3, [pc, #132]	; (800188c <ReadMPU6050+0x118>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe fde4 	bl	80003d8 <__aeabi_f2d>
 8001810:	4b1a      	ldr	r3, [pc, #104]	; (800187c <ReadMPU6050+0x108>)
 8001812:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001816:	f7fe fc81 	bl	800011c <__adddf3>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	f7ff f929 	bl	8000a78 <__aeabi_d2f>
 8001826:	4603      	mov	r3, r0
 8001828:	4a18      	ldr	r2, [pc, #96]	; (800188c <ReadMPU6050+0x118>)
 800182a:	6013      	str	r3, [r2, #0]

	Gy.x = sx / 2000;
 800182c:	4b15      	ldr	r3, [pc, #84]	; (8001884 <ReadMPU6050+0x110>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4917      	ldr	r1, [pc, #92]	; (8001890 <ReadMPU6050+0x11c>)
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff fb32 	bl	8000e9c <__aeabi_fdiv>
 8001838:	4603      	mov	r3, r0
 800183a:	461a      	mov	r2, r3
 800183c:	4b15      	ldr	r3, [pc, #84]	; (8001894 <ReadMPU6050+0x120>)
 800183e:	601a      	str	r2, [r3, #0]
	Gy.y = sy / 2000;
 8001840:	4b11      	ldr	r3, [pc, #68]	; (8001888 <ReadMPU6050+0x114>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4912      	ldr	r1, [pc, #72]	; (8001890 <ReadMPU6050+0x11c>)
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff fb28 	bl	8000e9c <__aeabi_fdiv>
 800184c:	4603      	mov	r3, r0
 800184e:	461a      	mov	r2, r3
 8001850:	4b10      	ldr	r3, [pc, #64]	; (8001894 <ReadMPU6050+0x120>)
 8001852:	605a      	str	r2, [r3, #4]
	Gy.z = sz / 2000;
 8001854:	4b0d      	ldr	r3, [pc, #52]	; (800188c <ReadMPU6050+0x118>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	490d      	ldr	r1, [pc, #52]	; (8001890 <ReadMPU6050+0x11c>)
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fb1e 	bl	8000e9c <__aeabi_fdiv>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <ReadMPU6050+0x120>)
 8001866:	609a      	str	r2, [r3, #8]
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001870:	20000248 	.word	0x20000248
 8001874:	2000024c 	.word	0x2000024c
 8001878:	20000250 	.word	0x20000250
 800187c:	200001d0 	.word	0x200001d0
 8001880:	20000164 	.word	0x20000164
 8001884:	20000254 	.word	0x20000254
 8001888:	20000258 	.word	0x20000258
 800188c:	2000025c 	.word	0x2000025c
 8001890:	44fa0000 	.word	0x44fa0000
 8001894:	20000260 	.word	0x20000260

08001898 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	if(timcounter % 200 == 0 && pixyChecked) {
 80018a0:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80018a6:	fba3 1302 	umull	r1, r3, r3, r2
 80018aa:	099b      	lsrs	r3, r3, #6
 80018ac:	21c8      	movs	r1, #200	; 0xc8
 80018ae:	fb01 f303 	mul.w	r3, r1, r3
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d107      	bne.n	80018c8 <HAL_TIM_PeriodElapsedCallback+0x30>
 80018b8:	4b10      	ldr	r3, [pc, #64]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x64>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_TIM_PeriodElapsedCallback+0x30>
		getBallPosition(&ballTransform, &ballInView);
 80018c0:	490f      	ldr	r1, [pc, #60]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018c2:	4810      	ldr	r0, [pc, #64]	; (8001904 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80018c4:	f000 fcb2 	bl	800222c <getBallPosition>
	}

	if(timcounter % 2 == 0 && MPUCollibrated) {
 80018c8:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d105      	bne.n	80018e0 <HAL_TIM_PeriodElapsedCallback+0x48>
 80018d4:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <HAL_TIM_PeriodElapsedCallback+0x48>
		ReadMPU6050();
 80018dc:	f7ff ff4a 	bl	8001774 <ReadMPU6050>
	}

	timcounter++;
 80018e0:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	3301      	adds	r3, #1
 80018e6:	4a03      	ldr	r2, [pc, #12]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018e8:	6013      	str	r3, [r2, #0]
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000290 	.word	0x20000290
 80018f8:	51eb851f 	.word	0x51eb851f
 80018fc:	200001cc 	.word	0x200001cc
 8001900:	200001c8 	.word	0x200001c8
 8001904:	200001b8 	.word	0x200001b8
 8001908:	2000028c 	.word	0x2000028c

0800190c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001910:	f001 f900 	bl	8002b14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001914:	f000 f85c 	bl	80019d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001918:	f7ff fd30 	bl	800137c <MX_GPIO_Init>
  MX_I2C2_Init();
 800191c:	f7ff fe08 	bl	8001530 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001920:	f000 ff10 	bl	8002744 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001924:	f000 fe56 	bl	80025d4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001928:	f000 ff80 	bl	800282c <MX_TIM3_Init>
  MX_SPI1_Init();
 800192c:	f000 fd38 	bl	80023a0 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001930:	f000 ffca 	bl	80028c8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 8001934:	481e      	ldr	r0, [pc, #120]	; (80019b0 <main+0xa4>)
 8001936:	f003 fe01 	bl	800553c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 800193a:	481e      	ldr	r0, [pc, #120]	; (80019b4 <main+0xa8>)
 800193c:	f003 fdfe 	bl	800553c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 8001940:	481d      	ldr	r0, [pc, #116]	; (80019b8 <main+0xac>)
 8001942:	f003 fdfb 	bl	800553c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim4);
 8001946:	481d      	ldr	r0, [pc, #116]	; (80019bc <main+0xb0>)
 8001948:	f003 fe42 	bl	80055d0 <HAL_TIM_Base_Start_IT>

  // setting up PWM
  TIM1->CCR2 = 0;
 800194c:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <main+0xb4>)
 800194e:	2200      	movs	r2, #0
 8001950:	639a      	str	r2, [r3, #56]	; 0x38
  TIM1->CCR3 = 0;
 8001952:	4b1b      	ldr	r3, [pc, #108]	; (80019c0 <main+0xb4>)
 8001954:	2200      	movs	r2, #0
 8001956:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM1->CCR4 = 0;
 8001958:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <main+0xb4>)
 800195a:	2200      	movs	r2, #0
 800195c:	641a      	str	r2, [r3, #64]	; 0x40
  TIM2->CCR4 = 0;
 800195e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001962:	2200      	movs	r2, #0
 8001964:	641a      	str	r2, [r3, #64]	; 0x40

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001966:	2104      	movs	r1, #4
 8001968:	4811      	ldr	r0, [pc, #68]	; (80019b0 <main+0xa4>)
 800196a:	f003 fedb 	bl	8005724 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800196e:	2108      	movs	r1, #8
 8001970:	480f      	ldr	r0, [pc, #60]	; (80019b0 <main+0xa4>)
 8001972:	f003 fed7 	bl	8005724 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001976:	210c      	movs	r1, #12
 8001978:	480d      	ldr	r0, [pc, #52]	; (80019b0 <main+0xa4>)
 800197a:	f003 fed3 	bl	8005724 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800197e:	210c      	movs	r1, #12
 8001980:	480c      	ldr	r0, [pc, #48]	; (80019b4 <main+0xa8>)
 8001982:	f003 fecf 	bl	8005724 <HAL_TIM_PWM_Start>

  SetupMPU6050(500);
 8001986:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800198a:	f7ff fedb 	bl	8001744 <SetupMPU6050>

  SetupPixy(&pixyChecked);
 800198e:	480d      	ldr	r0, [pc, #52]	; (80019c4 <main+0xb8>)
 8001990:	f000 fc18 	bl	80021c4 <SetupPixy>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800199a:	480b      	ldr	r0, [pc, #44]	; (80019c8 <main+0xbc>)
 800199c:	f001 fbd2 	bl	8003144 <HAL_GPIO_WritePin>

  GotoPoint(45, 30, &Motors);
 80019a0:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <main+0xc0>)
 80019a2:	211e      	movs	r1, #30
 80019a4:	202d      	movs	r0, #45	; 0x2d
 80019a6:	f7ff fbd7 	bl	8001158 <GotoPoint>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019aa:	bf00      	nop
 80019ac:	e7fd      	b.n	80019aa <main+0x9e>
 80019ae:	bf00      	nop
 80019b0:	20000310 	.word	0x20000310
 80019b4:	20000358 	.word	0x20000358
 80019b8:	200003a0 	.word	0x200003a0
 80019bc:	200003e8 	.word	0x200003e8
 80019c0:	40012c00 	.word	0x40012c00
 80019c4:	200001cc 	.word	0x200001cc
 80019c8:	40011000 	.word	0x40011000
 80019cc:	2000026c 	.word	0x2000026c

080019d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b090      	sub	sp, #64	; 0x40
 80019d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d6:	f107 0318 	add.w	r3, r7, #24
 80019da:	2228      	movs	r2, #40	; 0x28
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f004 fd55 	bl	800648e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]
 80019f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019f2:	2302      	movs	r3, #2
 80019f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019f6:	2301      	movs	r3, #1
 80019f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019fa:	2310      	movs	r3, #16
 80019fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019fe:	2302      	movs	r3, #2
 8001a00:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001a02:	2300      	movs	r3, #0
 8001a04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001a06:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8001a0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a0c:	f107 0318 	add.w	r3, r7, #24
 8001a10:	4618      	mov	r0, r3
 8001a12:	f002 fbd1 	bl	80041b8 <HAL_RCC_OscConfig>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001a1c:	f000 f819 	bl	8001a52 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a20:	230f      	movs	r3, #15
 8001a22:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a24:	2302      	movs	r3, #2
 8001a26:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	2101      	movs	r1, #1
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f002 fe3e 	bl	80046bc <HAL_RCC_ClockConfig>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001a46:	f000 f804 	bl	8001a52 <Error_Handler>
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	3740      	adds	r7, #64	; 0x40
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a56:	b672      	cpsid	i
}
 8001a58:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a5a:	bf00      	nop
 8001a5c:	e7fd      	b.n	8001a5a <Error_Handler+0x8>

08001a5e <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b088      	sub	sp, #32
 8001a62:	af04      	add	r7, sp, #16
 8001a64:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001a66:	2364      	movs	r3, #100	; 0x64
 8001a68:	9302      	str	r3, [sp, #8]
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	9301      	str	r3, [sp, #4]
 8001a6e:	f107 030f 	add.w	r3, r7, #15
 8001a72:	9300      	str	r3, [sp, #0]
 8001a74:	2301      	movs	r3, #1
 8001a76:	2275      	movs	r2, #117	; 0x75
 8001a78:	21d0      	movs	r1, #208	; 0xd0
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f001 fdda 	bl	8003634 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
 8001a82:	2b68      	cmp	r3, #104	; 0x68
 8001a84:	d14c      	bne.n	8001b20 <MPU6050_Init+0xc2>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001a8a:	2364      	movs	r3, #100	; 0x64
 8001a8c:	9302      	str	r3, [sp, #8]
 8001a8e:	2301      	movs	r3, #1
 8001a90:	9301      	str	r3, [sp, #4]
 8001a92:	f107 030e 	add.w	r3, r7, #14
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	2301      	movs	r3, #1
 8001a9a:	226b      	movs	r2, #107	; 0x6b
 8001a9c:	21d0      	movs	r1, #208	; 0xd0
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f001 fcce 	bl	8003440 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001aa4:	2307      	movs	r3, #7
 8001aa6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001aa8:	2364      	movs	r3, #100	; 0x64
 8001aaa:	9302      	str	r3, [sp, #8]
 8001aac:	2301      	movs	r3, #1
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	f107 030e 	add.w	r3, r7, #14
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	2219      	movs	r2, #25
 8001aba:	21d0      	movs	r1, #208	; 0xd0
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f001 fcbf 	bl	8003440 <HAL_I2C_Mem_Write>

        Data = 0x01;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x1A, 1, &Data, 1, i2c_timeout);
 8001ac6:	2364      	movs	r3, #100	; 0x64
 8001ac8:	9302      	str	r3, [sp, #8]
 8001aca:	2301      	movs	r3, #1
 8001acc:	9301      	str	r3, [sp, #4]
 8001ace:	f107 030e 	add.w	r3, r7, #14
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	221a      	movs	r2, #26
 8001ad8:	21d0      	movs	r1, #208	; 0xd0
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f001 fcb0 	bl	8003440 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001ae4:	2364      	movs	r3, #100	; 0x64
 8001ae6:	9302      	str	r3, [sp, #8]
 8001ae8:	2301      	movs	r3, #1
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	f107 030e 	add.w	r3, r7, #14
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	2301      	movs	r3, #1
 8001af4:	221c      	movs	r2, #28
 8001af6:	21d0      	movs	r1, #208	; 0xd0
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f001 fca1 	bl	8003440 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001b02:	2364      	movs	r3, #100	; 0x64
 8001b04:	9302      	str	r3, [sp, #8]
 8001b06:	2301      	movs	r3, #1
 8001b08:	9301      	str	r3, [sp, #4]
 8001b0a:	f107 030e 	add.w	r3, r7, #14
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	2301      	movs	r3, #1
 8001b12:	221b      	movs	r2, #27
 8001b14:	21d0      	movs	r1, #208	; 0xd0
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f001 fc92 	bl	8003440 <HAL_I2C_Mem_Write>
        return 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	e000      	b.n	8001b22 <MPU6050_Init+0xc4>
    }
    return 1;
 8001b20:	2301      	movs	r3, #1
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	0000      	movs	r0, r0
 8001b2c:	0000      	movs	r0, r0
	...

08001b30 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct, double RateCalibrationRoll, double RateCalibrationPitch, double RateCalibrationYaw)
{
 8001b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b34:	b096      	sub	sp, #88	; 0x58
 8001b36:	af04      	add	r7, sp, #16
 8001b38:	60f8      	str	r0, [r7, #12]
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	e9c7 2300 	strd	r2, r3, [r7]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001b40:	2364      	movs	r3, #100	; 0x64
 8001b42:	9302      	str	r3, [sp, #8]
 8001b44:	230e      	movs	r3, #14
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	f107 0310 	add.w	r3, r7, #16
 8001b4c:	9300      	str	r3, [sp, #0]
 8001b4e:	2301      	movs	r3, #1
 8001b50:	223b      	movs	r2, #59	; 0x3b
 8001b52:	21d0      	movs	r1, #208	; 0xd0
 8001b54:	68f8      	ldr	r0, [r7, #12]
 8001b56:	f001 fd6d 	bl	8003634 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001b5a:	7c3b      	ldrb	r3, [r7, #16]
 8001b5c:	021b      	lsls	r3, r3, #8
 8001b5e:	b21a      	sxth	r2, r3
 8001b60:	7c7b      	ldrb	r3, [r7, #17]
 8001b62:	b21b      	sxth	r3, r3
 8001b64:	4313      	orrs	r3, r2
 8001b66:	b21a      	sxth	r2, r3
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001b6c:	7cbb      	ldrb	r3, [r7, #18]
 8001b6e:	021b      	lsls	r3, r3, #8
 8001b70:	b21a      	sxth	r2, r3
 8001b72:	7cfb      	ldrb	r3, [r7, #19]
 8001b74:	b21b      	sxth	r3, r3
 8001b76:	4313      	orrs	r3, r2
 8001b78:	b21a      	sxth	r2, r3
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001b7e:	7d3b      	ldrb	r3, [r7, #20]
 8001b80:	021b      	lsls	r3, r3, #8
 8001b82:	b21a      	sxth	r2, r3
 8001b84:	7d7b      	ldrb	r3, [r7, #21]
 8001b86:	b21b      	sxth	r3, r3
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	b21a      	sxth	r2, r3
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001b90:	7dbb      	ldrb	r3, [r7, #22]
 8001b92:	021b      	lsls	r3, r3, #8
 8001b94:	b21a      	sxth	r2, r3
 8001b96:	7dfb      	ldrb	r3, [r7, #23]
 8001b98:	b21b      	sxth	r3, r3
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	87fb      	strh	r3, [r7, #62]	; 0x3e
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001b9e:	7e3b      	ldrb	r3, [r7, #24]
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	b21a      	sxth	r2, r3
 8001ba4:	7e7b      	ldrb	r3, [r7, #25]
 8001ba6:	b21b      	sxth	r3, r3
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	b21a      	sxth	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001bb0:	7ebb      	ldrb	r3, [r7, #26]
 8001bb2:	021b      	lsls	r3, r3, #8
 8001bb4:	b21a      	sxth	r2, r3
 8001bb6:	7efb      	ldrb	r3, [r7, #27]
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	b21a      	sxth	r2, r3
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001bc2:	7f3b      	ldrb	r3, [r7, #28]
 8001bc4:	021b      	lsls	r3, r3, #8
 8001bc6:	b21a      	sxth	r2, r3
 8001bc8:	7f7b      	ldrb	r3, [r7, #29]
 8001bca:	b21b      	sxth	r3, r3
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	b21a      	sxth	r2, r3
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fbea 	bl	80003b4 <__aeabi_i2d>
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	4ba0      	ldr	r3, [pc, #640]	; (8001e68 <MPU6050_Read_All+0x338>)
 8001be6:	f7fe fd79 	bl	80006dc <__aeabi_ddiv>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	68b9      	ldr	r1, [r7, #8]
 8001bf0:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7fe fbda 	bl	80003b4 <__aeabi_i2d>
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	4b98      	ldr	r3, [pc, #608]	; (8001e68 <MPU6050_Read_All+0x338>)
 8001c06:	f7fe fd69 	bl	80006dc <__aeabi_ddiv>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe fbca 	bl	80003b4 <__aeabi_i2d>
 8001c20:	a38b      	add	r3, pc, #556	; (adr r3, 8001e50 <MPU6050_Read_All+0x320>)
 8001c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c26:	f7fe fd59 	bl	80006dc <__aeabi_ddiv>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	68b9      	ldr	r1, [r7, #8]
 8001c30:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001c34:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff f827 	bl	8000c8c <__aeabi_i2f>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	498a      	ldr	r1, [pc, #552]	; (8001e6c <MPU6050_Read_All+0x33c>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff f92a 	bl	8000e9c <__aeabi_fdiv>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	4989      	ldr	r1, [pc, #548]	; (8001e70 <MPU6050_Read_All+0x340>)
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe ff69 	bl	8000b24 <__addsf3>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	641a      	str	r2, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0 - RateCalibrationRoll;
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe fba7 	bl	80003b4 <__aeabi_i2d>
 8001c66:	a37c      	add	r3, pc, #496	; (adr r3, 8001e58 <MPU6050_Read_All+0x328>)
 8001c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c6c:	f7fe fd36 	bl	80006dc <__aeabi_ddiv>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	4610      	mov	r0, r2
 8001c76:	4619      	mov	r1, r3
 8001c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c7c:	f7fe fa4c 	bl	8000118 <__aeabi_dsub>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	68b9      	ldr	r1, [r7, #8]
 8001c86:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0 - RateCalibrationPitch;
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe fb8f 	bl	80003b4 <__aeabi_i2d>
 8001c96:	a370      	add	r3, pc, #448	; (adr r3, 8001e58 <MPU6050_Read_All+0x328>)
 8001c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9c:	f7fe fd1e 	bl	80006dc <__aeabi_ddiv>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	4610      	mov	r0, r2
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001cac:	f7fe fa34 	bl	8000118 <__aeabi_dsub>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	68b9      	ldr	r1, [r7, #8]
 8001cb6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0 - RateCalibrationYaw;
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7fe fb77 	bl	80003b4 <__aeabi_i2d>
 8001cc6:	a364      	add	r3, pc, #400	; (adr r3, 8001e58 <MPU6050_Read_All+0x328>)
 8001cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ccc:	f7fe fd06 	bl	80006dc <__aeabi_ddiv>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001cdc:	f7fe fa1c 	bl	8000118 <__aeabi_dsub>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	68b9      	ldr	r1, [r7, #8]
 8001ce6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001cea:	f000 ff6b 	bl	8002bc4 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	4b60      	ldr	r3, [pc, #384]	; (8001e74 <MPU6050_Read_All+0x344>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fb4c 	bl	8000394 <__aeabi_ui2d>
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	4b5d      	ldr	r3, [pc, #372]	; (8001e78 <MPU6050_Read_All+0x348>)
 8001d02:	f7fe fceb 	bl	80006dc <__aeabi_ddiv>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    timer = HAL_GetTick();
 8001d0e:	f000 ff59 	bl	8002bc4 <HAL_GetTick>
 8001d12:	4603      	mov	r3, r0
 8001d14:	4a57      	ldr	r2, [pc, #348]	; (8001e74 <MPU6050_Read_All+0x344>)
 8001d16:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d26:	fb03 f202 	mul.w	r2, r3, r2
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d30:	4619      	mov	r1, r3
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d38:	fb01 f303 	mul.w	r3, r1, r3
 8001d3c:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7fe fb38 	bl	80003b4 <__aeabi_i2d>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	4610      	mov	r0, r2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f004 fbd4 	bl	80064f8 <sqrt>
 8001d50:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
    if (roll_sqrt != 0.0)
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001d60:	f7fe fdfa 	bl	8000958 <__aeabi_dcmpeq>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d119      	bne.n	8001d9e <MPU6050_Read_All+0x26e>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fb1f 	bl	80003b4 <__aeabi_i2d>
 8001d76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d7a:	f7fe fcaf 	bl	80006dc <__aeabi_ddiv>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4610      	mov	r0, r2
 8001d84:	4619      	mov	r1, r3
 8001d86:	f004 fbdf 	bl	8006548 <atan>
 8001d8a:	a335      	add	r3, pc, #212	; (adr r3, 8001e60 <MPU6050_Read_All+0x330>)
 8001d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d90:	f7fe fb7a 	bl	8000488 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001d9c:	e005      	b.n	8001daa <MPU6050_Read_All+0x27a>
    }
    else
    {
        roll = 0.0;
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001db0:	425b      	negs	r3, r3
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fafe 	bl	80003b4 <__aeabi_i2d>
 8001db8:	4682      	mov	sl, r0
 8001dba:	468b      	mov	fp, r1
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7fe faf6 	bl	80003b4 <__aeabi_i2d>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	460b      	mov	r3, r1
 8001dcc:	4650      	mov	r0, sl
 8001dce:	4659      	mov	r1, fp
 8001dd0:	f004 fb90 	bl	80064f4 <atan2>
 8001dd4:	a322      	add	r3, pc, #136	; (adr r3, 8001e60 <MPU6050_Read_All+0x330>)
 8001dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dda:	f7fe fb55 	bl	8000488 <__aeabi_dmul>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	4b24      	ldr	r3, [pc, #144]	; (8001e7c <MPU6050_Read_All+0x34c>)
 8001dec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001df0:	f7fe fdbc 	bl	800096c <__aeabi_dcmplt>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d00a      	beq.n	8001e10 <MPU6050_Read_All+0x2e0>
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	4b1e      	ldr	r3, [pc, #120]	; (8001e80 <MPU6050_Read_All+0x350>)
 8001e06:	f7fe fdcf 	bl	80009a8 <__aeabi_dcmpgt>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d114      	bne.n	8001e3a <MPU6050_Read_All+0x30a>
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	4b1a      	ldr	r3, [pc, #104]	; (8001e80 <MPU6050_Read_All+0x350>)
 8001e16:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e1a:	f7fe fdc5 	bl	80009a8 <__aeabi_dcmpgt>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d031      	beq.n	8001e88 <MPU6050_Read_All+0x358>
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	4b13      	ldr	r3, [pc, #76]	; (8001e7c <MPU6050_Read_All+0x34c>)
 8001e30:	f7fe fd9c 	bl	800096c <__aeabi_dcmplt>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d026      	beq.n	8001e88 <MPU6050_Read_All+0x358>
    {
        KalmanY.angle = pitch;
 8001e3a:	4912      	ldr	r1, [pc, #72]	; (8001e84 <MPU6050_Read_All+0x354>)
 8001e3c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e40:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001e44:	68b9      	ldr	r1, [r7, #8]
 8001e46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e4a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001e4e:	e02e      	b.n	8001eae <MPU6050_Read_All+0x37e>
 8001e50:	00000000 	.word	0x00000000
 8001e54:	40cc2900 	.word	0x40cc2900
 8001e58:	00000000 	.word	0x00000000
 8001e5c:	40606000 	.word	0x40606000
 8001e60:	1a63c1f8 	.word	0x1a63c1f8
 8001e64:	404ca5dc 	.word	0x404ca5dc
 8001e68:	40d00000 	.word	0x40d00000
 8001e6c:	43aa0000 	.word	0x43aa0000
 8001e70:	42121eb8 	.word	0x42121eb8
 8001e74:	20000294 	.word	0x20000294
 8001e78:	408f4000 	.word	0x408f4000
 8001e7c:	c0568000 	.word	0xc0568000
 8001e80:	40568000 	.word	0x40568000
 8001e84:	20000088 	.word	0x20000088
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001e8e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001e92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001e96:	e9cd 2300 	strd	r2, r3, [sp]
 8001e9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e9e:	481c      	ldr	r0, [pc, #112]	; (8001f10 <MPU6050_Read_All+0x3e0>)
 8001ea0:	f000 f83c 	bl	8001f1c <Kalman_getAngle>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	68b9      	ldr	r1, [r7, #8]
 8001eaa:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001eb4:	4690      	mov	r8, r2
 8001eb6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	4b15      	ldr	r3, [pc, #84]	; (8001f14 <MPU6050_Read_All+0x3e4>)
 8001ec0:	4640      	mov	r0, r8
 8001ec2:	4649      	mov	r1, r9
 8001ec4:	f7fe fd70 	bl	80009a8 <__aeabi_dcmpgt>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d008      	beq.n	8001ee0 <MPU6050_Read_All+0x3b0>
        DataStruct->Gx = -DataStruct->Gx;
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001ed4:	4614      	mov	r4, r2
 8001ed6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001ee6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001eea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001eee:	e9cd 2300 	strd	r2, r3, [sp]
 8001ef2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ef6:	4808      	ldr	r0, [pc, #32]	; (8001f18 <MPU6050_Read_All+0x3e8>)
 8001ef8:	f000 f810 	bl	8001f1c <Kalman_getAngle>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	68b9      	ldr	r1, [r7, #8]
 8001f02:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
}
 8001f06:	bf00      	nop
 8001f08:	3748      	adds	r7, #72	; 0x48
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f10:	20000088 	.word	0x20000088
 8001f14:	40568000 	.word	0x40568000
 8001f18:	20000040 	.word	0x20000040

08001f1c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8001f1c:	b5b0      	push	{r4, r5, r7, lr}
 8001f1e:	b092      	sub	sp, #72	; 0x48
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001f2e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001f32:	f7fe f8f1 	bl	8000118 <__aeabi_dsub>
 8001f36:	4602      	mov	r2, r0
 8001f38:	460b      	mov	r3, r1
 8001f3a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += dt * rate;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001f44:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001f48:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001f4c:	f7fe fa9c 	bl	8000488 <__aeabi_dmul>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4620      	mov	r0, r4
 8001f56:	4629      	mov	r1, r5
 8001f58:	f7fe f8e0 	bl	800011c <__adddf3>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	68f9      	ldr	r1, [r7, #12]
 8001f62:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001f72:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001f76:	f7fe fa87 	bl	8000488 <__aeabi_dmul>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4610      	mov	r0, r2
 8001f80:	4619      	mov	r1, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001f88:	f7fe f8c6 	bl	8000118 <__aeabi_dsub>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4610      	mov	r0, r2
 8001f92:	4619      	mov	r1, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001f9a:	f7fe f8bd 	bl	8000118 <__aeabi_dsub>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fac:	f7fe f8b6 	bl	800011c <__adddf3>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4610      	mov	r0, r2
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001fbc:	f7fe fa64 	bl	8000488 <__aeabi_dmul>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	4629      	mov	r1, r5
 8001fc8:	f7fe f8a8 	bl	800011c <__adddf3>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	68f9      	ldr	r1, [r7, #12]
 8001fd2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001fe2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001fe6:	f7fe fa4f 	bl	8000488 <__aeabi_dmul>
 8001fea:	4602      	mov	r2, r0
 8001fec:	460b      	mov	r3, r1
 8001fee:	4620      	mov	r0, r4
 8001ff0:	4629      	mov	r1, r5
 8001ff2:	f7fe f891 	bl	8000118 <__aeabi_dsub>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	68f9      	ldr	r1, [r7, #12]
 8001ffc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800200c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002010:	f7fe fa3a 	bl	8000488 <__aeabi_dmul>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4620      	mov	r0, r4
 800201a:	4629      	mov	r1, r5
 800201c:	f7fe f87c 	bl	8000118 <__aeabi_dsub>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	68f9      	ldr	r1, [r7, #12]
 8002026:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002036:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800203a:	f7fe fa25 	bl	8000488 <__aeabi_dmul>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	4620      	mov	r0, r4
 8002044:	4629      	mov	r1, r5
 8002046:	f7fe f869 	bl	800011c <__adddf3>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	68f9      	ldr	r1, [r7, #12]
 8002050:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002060:	f7fe f85c 	bl	800011c <__adddf3>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002072:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002076:	f7fe fb31 	bl	80006dc <__aeabi_ddiv>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002088:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800208c:	f7fe fb26 	bl	80006dc <__aeabi_ddiv>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800209e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80020a2:	f7fe f839 	bl	8000118 <__aeabi_dsub>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    Kalman->angle += K[0] * y;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80020b4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80020bc:	f7fe f9e4 	bl	8000488 <__aeabi_dmul>
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4620      	mov	r0, r4
 80020c6:	4629      	mov	r1, r5
 80020c8:	f7fe f828 	bl	800011c <__adddf3>
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	68f9      	ldr	r1, [r7, #12]
 80020d2:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80020dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020e0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80020e4:	f7fe f9d0 	bl	8000488 <__aeabi_dmul>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4620      	mov	r0, r4
 80020ee:	4629      	mov	r1, r5
 80020f0:	f7fe f814 	bl	800011c <__adddf3>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	68f9      	ldr	r1, [r7, #12]
 80020fa:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002104:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double P01_temp = Kalman->P[0][1];
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800210e:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002118:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800211c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002120:	f7fe f9b2 	bl	8000488 <__aeabi_dmul>
 8002124:	4602      	mov	r2, r0
 8002126:	460b      	mov	r3, r1
 8002128:	4620      	mov	r0, r4
 800212a:	4629      	mov	r1, r5
 800212c:	f7fd fff4 	bl	8000118 <__aeabi_dsub>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	68f9      	ldr	r1, [r7, #12]
 8002136:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002140:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002144:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002148:	f7fe f99e 	bl	8000488 <__aeabi_dmul>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4620      	mov	r0, r4
 8002152:	4629      	mov	r1, r5
 8002154:	f7fd ffe0 	bl	8000118 <__aeabi_dsub>
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002168:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800216c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002170:	f7fe f98a 	bl	8000488 <__aeabi_dmul>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	4620      	mov	r0, r4
 800217a:	4629      	mov	r1, r5
 800217c:	f7fd ffcc 	bl	8000118 <__aeabi_dsub>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	68f9      	ldr	r1, [r7, #12]
 8002186:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002190:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002194:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002198:	f7fe f976 	bl	8000488 <__aeabi_dmul>
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	4620      	mov	r0, r4
 80021a2:	4629      	mov	r1, r5
 80021a4:	f7fd ffb8 	bl	8000118 <__aeabi_dsub>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	68f9      	ldr	r1, [r7, #12]
 80021ae:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 80021b8:	4610      	mov	r0, r2
 80021ba:	4619      	mov	r1, r3
 80021bc:	3748      	adds	r7, #72	; 0x48
 80021be:	46bd      	mov	sp, r7
 80021c0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080021c4 <SetupPixy>:
		1
};

uint8_t buffer_rx[32];

void SetupPixy(int *pixyChecked) {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
	while(HAL_SPI_Receive(&hspi1, buffer_rx, 1, 1000));
 80021cc:	bf00      	nop
 80021ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021d2:	2201      	movs	r2, #1
 80021d4:	4912      	ldr	r1, [pc, #72]	; (8002220 <SetupPixy+0x5c>)
 80021d6:	4813      	ldr	r0, [pc, #76]	; (8002224 <SetupPixy+0x60>)
 80021d8:	f002 fdb4 	bl	8004d44 <HAL_SPI_Receive>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f5      	bne.n	80021ce <SetupPixy+0xa>

	HAL_SPI_Transmit(&hspi1, versionRequest, 4, 1000);
 80021e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021e6:	2204      	movs	r2, #4
 80021e8:	490f      	ldr	r1, [pc, #60]	; (8002228 <SetupPixy+0x64>)
 80021ea:	480e      	ldr	r0, [pc, #56]	; (8002224 <SetupPixy+0x60>)
 80021ec:	f002 fc6e 	bl	8004acc <HAL_SPI_Transmit>
	HAL_Delay(1);
 80021f0:	2001      	movs	r0, #1
 80021f2:	f000 fcf1 	bl	8002bd8 <HAL_Delay>
	HAL_SPI_Receive(&hspi1, buffer_rx, 8, 1000);
 80021f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021fa:	2208      	movs	r2, #8
 80021fc:	4908      	ldr	r1, [pc, #32]	; (8002220 <SetupPixy+0x5c>)
 80021fe:	4809      	ldr	r0, [pc, #36]	; (8002224 <SetupPixy+0x60>)
 8002200:	f002 fda0 	bl	8004d44 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, buffer_rx, 22, 1000);
 8002204:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002208:	2216      	movs	r2, #22
 800220a:	4905      	ldr	r1, [pc, #20]	; (8002220 <SetupPixy+0x5c>)
 800220c:	4805      	ldr	r0, [pc, #20]	; (8002224 <SetupPixy+0x60>)
 800220e:	f002 fd99 	bl	8004d44 <HAL_SPI_Receive>

	*pixyChecked = 1;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2201      	movs	r2, #1
 8002216:	601a      	str	r2, [r3, #0]
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000298 	.word	0x20000298
 8002224:	200002b8 	.word	0x200002b8
 8002228:	200000d0 	.word	0x200000d0

0800222c <getBallPosition>:

void getBallPosition(BallTransform *ball_transform, int *ballInView) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]

	// sending the getBlocks request and receiving datas
	// from pixy
	HAL_SPI_Transmit(&hspi1, getBlocks, 6, 1000);
 8002236:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800223a:	2206      	movs	r2, #6
 800223c:	4955      	ldr	r1, [pc, #340]	; (8002394 <getBallPosition+0x168>)
 800223e:	4856      	ldr	r0, [pc, #344]	; (8002398 <getBallPosition+0x16c>)
 8002240:	f002 fc44 	bl	8004acc <HAL_SPI_Transmit>
	HAL_Delay(1);
 8002244:	2001      	movs	r0, #1
 8002246:	f000 fcc7 	bl	8002bd8 <HAL_Delay>
	HAL_SPI_Receive(&hspi1, buffer_rx, 8, 1000); //garbage values
 800224a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800224e:	2208      	movs	r2, #8
 8002250:	4952      	ldr	r1, [pc, #328]	; (800239c <getBallPosition+0x170>)
 8002252:	4851      	ldr	r0, [pc, #324]	; (8002398 <getBallPosition+0x16c>)
 8002254:	f002 fd76 	bl	8004d44 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, buffer_rx, 4, 1000);
 8002258:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800225c:	2204      	movs	r2, #4
 800225e:	494f      	ldr	r1, [pc, #316]	; (800239c <getBallPosition+0x170>)
 8002260:	484d      	ldr	r0, [pc, #308]	; (8002398 <getBallPosition+0x16c>)
 8002262:	f002 fd6f 	bl	8004d44 <HAL_SPI_Receive>

	// checking if the length received data is 14 and the
	// ball is in the view and return from the function if it's not
	if (buffer_rx[3] != 14) {
 8002266:	4b4d      	ldr	r3, [pc, #308]	; (800239c <getBallPosition+0x170>)
 8002268:	78db      	ldrb	r3, [r3, #3]
 800226a:	2b0e      	cmp	r3, #14
 800226c:	d002      	beq.n	8002274 <getBallPosition+0x48>
		ballInView = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	603b      	str	r3, [r7, #0]
		return;
 8002272:	e08b      	b.n	800238c <getBallPosition+0x160>
	}

	// if the length of the data is 14 will receive the 14 remaining bytes
	HAL_SPI_Receive(&hspi1, buffer_rx, 14, 1000);
 8002274:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002278:	220e      	movs	r2, #14
 800227a:	4948      	ldr	r1, [pc, #288]	; (800239c <getBallPosition+0x170>)
 800227c:	4846      	ldr	r0, [pc, #280]	; (8002398 <getBallPosition+0x16c>)
 800227e:	f002 fd61 	bl	8004d44 <HAL_SPI_Receive>

	// saving the received data into the stuct
	ball_transform->ballx = buffer_rx[4] + buffer_rx[5] * 255;
 8002282:	4b46      	ldr	r3, [pc, #280]	; (800239c <getBallPosition+0x170>)
 8002284:	791b      	ldrb	r3, [r3, #4]
 8002286:	4619      	mov	r1, r3
 8002288:	4b44      	ldr	r3, [pc, #272]	; (800239c <getBallPosition+0x170>)
 800228a:	795b      	ldrb	r3, [r3, #5]
 800228c:	461a      	mov	r2, r3
 800228e:	4613      	mov	r3, r2
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	1a9b      	subs	r3, r3, r2
 8002294:	18ca      	adds	r2, r1, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	601a      	str	r2, [r3, #0]
	ball_transform->bally = buffer_rx[6] + buffer_rx[7] * 255;
 800229a:	4b40      	ldr	r3, [pc, #256]	; (800239c <getBallPosition+0x170>)
 800229c:	799b      	ldrb	r3, [r3, #6]
 800229e:	4619      	mov	r1, r3
 80022a0:	4b3e      	ldr	r3, [pc, #248]	; (800239c <getBallPosition+0x170>)
 80022a2:	79db      	ldrb	r3, [r3, #7]
 80022a4:	461a      	mov	r2, r3
 80022a6:	4613      	mov	r3, r2
 80022a8:	021b      	lsls	r3, r3, #8
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	18ca      	adds	r2, r1, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	605a      	str	r2, [r3, #4]
	ball_transform->ballWidth = buffer_rx[8] + buffer_rx[9] * 255;
 80022b2:	4b3a      	ldr	r3, [pc, #232]	; (800239c <getBallPosition+0x170>)
 80022b4:	7a1b      	ldrb	r3, [r3, #8]
 80022b6:	4619      	mov	r1, r3
 80022b8:	4b38      	ldr	r3, [pc, #224]	; (800239c <getBallPosition+0x170>)
 80022ba:	7a5b      	ldrb	r3, [r3, #9]
 80022bc:	461a      	mov	r2, r3
 80022be:	4613      	mov	r3, r2
 80022c0:	021b      	lsls	r3, r3, #8
 80022c2:	1a9b      	subs	r3, r3, r2
 80022c4:	18ca      	adds	r2, r1, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	60da      	str	r2, [r3, #12]
	ball_transform->ballHeight = buffer_rx[10] + buffer_rx[11] * 255;
 80022ca:	4b34      	ldr	r3, [pc, #208]	; (800239c <getBallPosition+0x170>)
 80022cc:	7a9b      	ldrb	r3, [r3, #10]
 80022ce:	4619      	mov	r1, r3
 80022d0:	4b32      	ldr	r3, [pc, #200]	; (800239c <getBallPosition+0x170>)
 80022d2:	7adb      	ldrb	r3, [r3, #11]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4613      	mov	r3, r2
 80022d8:	021b      	lsls	r3, r3, #8
 80022da:	1a9b      	subs	r3, r3, r2
 80022dc:	18ca      	adds	r2, r1, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	609a      	str	r2, [r3, #8]

	// cropping the received ball position to be only in the mirror
	if (!(ball_transform->ballx > PIXY_X_MIN && ball_transform->ballx < PIXY_X_MAX)) {
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2b44      	cmp	r3, #68	; 0x44
 80022e8:	dd03      	ble.n	80022f2 <getBallPosition+0xc6>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2be4      	cmp	r3, #228	; 0xe4
 80022f0:	dd03      	ble.n	80022fa <getBallPosition+0xce>
		*ballInView = 0;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
		return;
 80022f8:	e048      	b.n	800238c <getBallPosition+0x160>
	}
	if (!(ball_transform->bally > PIXY_Y_MIN && ball_transform->bally < PIXY_Y_MAX)) {
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b26      	cmp	r3, #38	; 0x26
 8002300:	dd03      	ble.n	800230a <getBallPosition+0xde>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2bc4      	cmp	r3, #196	; 0xc4
 8002308:	dd03      	ble.n	8002312 <getBallPosition+0xe6>
		*ballInView = 0;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
		return;
 8002310:	e03c      	b.n	800238c <getBallPosition+0x160>
	}

	*ballInView = 1;
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	2201      	movs	r2, #1
 8002316:	601a      	str	r2, [r3, #0]

	// changing the center of the image from the top left corner to the center of mirror
	if (ball_transform->ballx >= PIXY_X_ZERO) {
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2ba1      	cmp	r3, #161	; 0xa1
 800231e:	dd06      	ble.n	800232e <getBallPosition+0x102>
		ball_transform->ballx -= PIXY_X_ZERO;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f1a3 02a2 	sub.w	r2, r3, #162	; 0xa2
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	e005      	b.n	800233a <getBallPosition+0x10e>
	}else {
		ball_transform->ballx = -1 * (PIXY_X_ZERO - ball_transform->ballx);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f1a3 02a2 	sub.w	r2, r3, #162	; 0xa2
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	601a      	str	r2, [r3, #0]
	}

	if (ball_transform->bally >= PIXY_Y_ZERO) {
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	2b73      	cmp	r3, #115	; 0x73
 8002340:	dd06      	ble.n	8002350 <getBallPosition+0x124>
		ball_transform->bally = -1 * (PIXY_Y_ZERO - ball_transform->bally);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f1a3 0274 	sub.w	r2, r3, #116	; 0x74
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	e005      	b.n	800235c <getBallPosition+0x130>
	}else {
		ball_transform->bally -= PIXY_Y_ZERO;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f1a3 0274 	sub.w	r2, r3, #116	; 0x74
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	605a      	str	r2, [r3, #4]
	}

	ball_transform->ballx *= -1;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	425a      	negs	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	601a      	str	r2, [r3, #0]
	ball_transform->bally *= -1;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	425a      	negs	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	605a      	str	r2, [r3, #4]

	for (int i = 0; i < 26; i++) {
 8002370:	2300      	movs	r3, #0
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	e007      	b.n	8002386 <getBallPosition+0x15a>
		buffer_rx[i] = 0;
 8002376:	4a09      	ldr	r2, [pc, #36]	; (800239c <getBallPosition+0x170>)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4413      	add	r3, r2
 800237c:	2200      	movs	r2, #0
 800237e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 26; i++) {
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	3301      	adds	r3, #1
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2b19      	cmp	r3, #25
 800238a:	ddf4      	ble.n	8002376 <getBallPosition+0x14a>
	}
}
 800238c:	3710      	adds	r7, #16
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	200000d4 	.word	0x200000d4
 8002398:	200002b8 	.word	0x200002b8
 800239c:	20000298 	.word	0x20000298

080023a0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80023a4:	4b17      	ldr	r3, [pc, #92]	; (8002404 <MX_SPI1_Init+0x64>)
 80023a6:	4a18      	ldr	r2, [pc, #96]	; (8002408 <MX_SPI1_Init+0x68>)
 80023a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023aa:	4b16      	ldr	r3, [pc, #88]	; (8002404 <MX_SPI1_Init+0x64>)
 80023ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023b2:	4b14      	ldr	r3, [pc, #80]	; (8002404 <MX_SPI1_Init+0x64>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023b8:	4b12      	ldr	r3, [pc, #72]	; (8002404 <MX_SPI1_Init+0x64>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023be:	4b11      	ldr	r3, [pc, #68]	; (8002404 <MX_SPI1_Init+0x64>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023c4:	4b0f      	ldr	r3, [pc, #60]	; (8002404 <MX_SPI1_Init+0x64>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023ca:	4b0e      	ldr	r3, [pc, #56]	; (8002404 <MX_SPI1_Init+0x64>)
 80023cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80023d2:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <MX_SPI1_Init+0x64>)
 80023d4:	2210      	movs	r2, #16
 80023d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023d8:	4b0a      	ldr	r3, [pc, #40]	; (8002404 <MX_SPI1_Init+0x64>)
 80023da:	2200      	movs	r2, #0
 80023dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023de:	4b09      	ldr	r3, [pc, #36]	; (8002404 <MX_SPI1_Init+0x64>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023e4:	4b07      	ldr	r3, [pc, #28]	; (8002404 <MX_SPI1_Init+0x64>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80023ea:	4b06      	ldr	r3, [pc, #24]	; (8002404 <MX_SPI1_Init+0x64>)
 80023ec:	220a      	movs	r2, #10
 80023ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023f0:	4804      	ldr	r0, [pc, #16]	; (8002404 <MX_SPI1_Init+0x64>)
 80023f2:	f002 fae7 	bl	80049c4 <HAL_SPI_Init>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80023fc:	f7ff fb29 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002400:	bf00      	nop
 8002402:	bd80      	pop	{r7, pc}
 8002404:	200002b8 	.word	0x200002b8
 8002408:	40013000 	.word	0x40013000

0800240c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08a      	sub	sp, #40	; 0x28
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a22      	ldr	r2, [pc, #136]	; (80024b0 <HAL_SPI_MspInit+0xa4>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d13d      	bne.n	80024a8 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800242c:	4b21      	ldr	r3, [pc, #132]	; (80024b4 <HAL_SPI_MspInit+0xa8>)
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	4a20      	ldr	r2, [pc, #128]	; (80024b4 <HAL_SPI_MspInit+0xa8>)
 8002432:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002436:	6193      	str	r3, [r2, #24]
 8002438:	4b1e      	ldr	r3, [pc, #120]	; (80024b4 <HAL_SPI_MspInit+0xa8>)
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002440:	613b      	str	r3, [r7, #16]
 8002442:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002444:	4b1b      	ldr	r3, [pc, #108]	; (80024b4 <HAL_SPI_MspInit+0xa8>)
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	4a1a      	ldr	r2, [pc, #104]	; (80024b4 <HAL_SPI_MspInit+0xa8>)
 800244a:	f043 0308 	orr.w	r3, r3, #8
 800244e:	6193      	str	r3, [r2, #24]
 8002450:	4b18      	ldr	r3, [pc, #96]	; (80024b4 <HAL_SPI_MspInit+0xa8>)
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	f003 0308 	and.w	r3, r3, #8
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800245c:	2328      	movs	r3, #40	; 0x28
 800245e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002460:	2302      	movs	r3, #2
 8002462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002464:	2303      	movs	r3, #3
 8002466:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002468:	f107 0314 	add.w	r3, r7, #20
 800246c:	4619      	mov	r1, r3
 800246e:	4812      	ldr	r0, [pc, #72]	; (80024b8 <HAL_SPI_MspInit+0xac>)
 8002470:	f000 fce4 	bl	8002e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002474:	2310      	movs	r3, #16
 8002476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002478:	2300      	movs	r3, #0
 800247a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002480:	f107 0314 	add.w	r3, r7, #20
 8002484:	4619      	mov	r1, r3
 8002486:	480c      	ldr	r0, [pc, #48]	; (80024b8 <HAL_SPI_MspInit+0xac>)
 8002488:	f000 fcd8 	bl	8002e3c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800248c:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <HAL_SPI_MspInit+0xb0>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
 8002492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002494:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002498:	627b      	str	r3, [r7, #36]	; 0x24
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
 80024a2:	4a06      	ldr	r2, [pc, #24]	; (80024bc <HAL_SPI_MspInit+0xb0>)
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80024a8:	bf00      	nop
 80024aa:	3728      	adds	r7, #40	; 0x28
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40013000 	.word	0x40013000
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40010c00 	.word	0x40010c00
 80024bc:	40010000 	.word	0x40010000

080024c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80024c6:	4b15      	ldr	r3, [pc, #84]	; (800251c <HAL_MspInit+0x5c>)
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	4a14      	ldr	r2, [pc, #80]	; (800251c <HAL_MspInit+0x5c>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	6193      	str	r3, [r2, #24]
 80024d2:	4b12      	ldr	r3, [pc, #72]	; (800251c <HAL_MspInit+0x5c>)
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024de:	4b0f      	ldr	r3, [pc, #60]	; (800251c <HAL_MspInit+0x5c>)
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	4a0e      	ldr	r2, [pc, #56]	; (800251c <HAL_MspInit+0x5c>)
 80024e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e8:	61d3      	str	r3, [r2, #28]
 80024ea:	4b0c      	ldr	r3, [pc, #48]	; (800251c <HAL_MspInit+0x5c>)
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024f2:	607b      	str	r3, [r7, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80024f6:	4b0a      	ldr	r3, [pc, #40]	; (8002520 <HAL_MspInit+0x60>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	4a04      	ldr	r2, [pc, #16]	; (8002520 <HAL_MspInit+0x60>)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002512:	bf00      	nop
 8002514:	3714      	adds	r7, #20
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr
 800251c:	40021000 	.word	0x40021000
 8002520:	40010000 	.word	0x40010000

08002524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002528:	bf00      	nop
 800252a:	e7fd      	b.n	8002528 <NMI_Handler+0x4>

0800252c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002530:	bf00      	nop
 8002532:	e7fd      	b.n	8002530 <HardFault_Handler+0x4>

08002534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002538:	bf00      	nop
 800253a:	e7fd      	b.n	8002538 <MemManage_Handler+0x4>

0800253c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002540:	bf00      	nop
 8002542:	e7fd      	b.n	8002540 <BusFault_Handler+0x4>

08002544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002548:	bf00      	nop
 800254a:	e7fd      	b.n	8002548 <UsageFault_Handler+0x4>

0800254c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002550:	bf00      	nop
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800255c:	bf00      	nop
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002574:	f000 fb14 	bl	8002ba0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002578:	bf00      	nop
 800257a:	bd80      	pop	{r7, pc}

0800257c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002580:	2001      	movs	r0, #1
 8002582:	f000 fdf7 	bl	8003174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}

0800258a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800258e:	2002      	movs	r0, #2
 8002590:	f000 fdf0 	bl	8003174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002594:	bf00      	nop
 8002596:	bd80      	pop	{r7, pc}

08002598 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800259c:	2004      	movs	r0, #4
 800259e:	f000 fde9 	bl	8003174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80025aa:	2008      	movs	r0, #8
 80025ac:	f000 fde2 	bl	8003174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80025b0:	bf00      	nop
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80025b8:	4802      	ldr	r0, [pc, #8]	; (80025c4 <TIM4_IRQHandler+0x10>)
 80025ba:	f003 f955 	bl	8005868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	200003e8 	.word	0x200003e8

080025c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025cc:	bf00      	nop
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bc80      	pop	{r7}
 80025d2:	4770      	bx	lr

080025d4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b096      	sub	sp, #88	; 0x58
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025da:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	605a      	str	r2, [r3, #4]
 80025fc:	609a      	str	r2, [r3, #8]
 80025fe:	60da      	str	r2, [r3, #12]
 8002600:	611a      	str	r2, [r3, #16]
 8002602:	615a      	str	r2, [r3, #20]
 8002604:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002606:	1d3b      	adds	r3, r7, #4
 8002608:	2220      	movs	r2, #32
 800260a:	2100      	movs	r1, #0
 800260c:	4618      	mov	r0, r3
 800260e:	f003 ff3e 	bl	800648e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002612:	4b4a      	ldr	r3, [pc, #296]	; (800273c <MX_TIM1_Init+0x168>)
 8002614:	4a4a      	ldr	r2, [pc, #296]	; (8002740 <MX_TIM1_Init+0x16c>)
 8002616:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8002618:	4b48      	ldr	r3, [pc, #288]	; (800273c <MX_TIM1_Init+0x168>)
 800261a:	222f      	movs	r2, #47	; 0x2f
 800261c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800261e:	4b47      	ldr	r3, [pc, #284]	; (800273c <MX_TIM1_Init+0x168>)
 8002620:	2200      	movs	r2, #0
 8002622:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8002624:	4b45      	ldr	r3, [pc, #276]	; (800273c <MX_TIM1_Init+0x168>)
 8002626:	2263      	movs	r2, #99	; 0x63
 8002628:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800262a:	4b44      	ldr	r3, [pc, #272]	; (800273c <MX_TIM1_Init+0x168>)
 800262c:	2200      	movs	r2, #0
 800262e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002630:	4b42      	ldr	r3, [pc, #264]	; (800273c <MX_TIM1_Init+0x168>)
 8002632:	2200      	movs	r2, #0
 8002634:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002636:	4b41      	ldr	r3, [pc, #260]	; (800273c <MX_TIM1_Init+0x168>)
 8002638:	2200      	movs	r2, #0
 800263a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800263c:	483f      	ldr	r0, [pc, #252]	; (800273c <MX_TIM1_Init+0x168>)
 800263e:	f002 ff2d 	bl	800549c <HAL_TIM_Base_Init>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002648:	f7ff fa03 	bl	8001a52 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800264c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002650:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002652:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002656:	4619      	mov	r1, r3
 8002658:	4838      	ldr	r0, [pc, #224]	; (800273c <MX_TIM1_Init+0x168>)
 800265a:	f003 facb 	bl	8005bf4 <HAL_TIM_ConfigClockSource>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002664:	f7ff f9f5 	bl	8001a52 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002668:	4834      	ldr	r0, [pc, #208]	; (800273c <MX_TIM1_Init+0x168>)
 800266a:	f003 f803 	bl	8005674 <HAL_TIM_PWM_Init>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002674:	f7ff f9ed 	bl	8001a52 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002678:	2300      	movs	r3, #0
 800267a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267c:	2300      	movs	r3, #0
 800267e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002680:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002684:	4619      	mov	r1, r3
 8002686:	482d      	ldr	r0, [pc, #180]	; (800273c <MX_TIM1_Init+0x168>)
 8002688:	f003 fe40 	bl	800630c <HAL_TIMEx_MasterConfigSynchronization>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002692:	f7ff f9de 	bl	8001a52 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002696:	2360      	movs	r3, #96	; 0x60
 8002698:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800269a:	2300      	movs	r3, #0
 800269c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800269e:	2300      	movs	r3, #0
 80026a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026a2:	2300      	movs	r3, #0
 80026a4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026a6:	2300      	movs	r3, #0
 80026a8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026aa:	2300      	movs	r3, #0
 80026ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026ae:	2300      	movs	r3, #0
 80026b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026b6:	2204      	movs	r2, #4
 80026b8:	4619      	mov	r1, r3
 80026ba:	4820      	ldr	r0, [pc, #128]	; (800273c <MX_TIM1_Init+0x168>)
 80026bc:	f003 f9dc 	bl	8005a78 <HAL_TIM_PWM_ConfigChannel>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80026c6:	f7ff f9c4 	bl	8001a52 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026ce:	2208      	movs	r2, #8
 80026d0:	4619      	mov	r1, r3
 80026d2:	481a      	ldr	r0, [pc, #104]	; (800273c <MX_TIM1_Init+0x168>)
 80026d4:	f003 f9d0 	bl	8005a78 <HAL_TIM_PWM_ConfigChannel>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80026de:	f7ff f9b8 	bl	8001a52 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80026e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026e6:	220c      	movs	r2, #12
 80026e8:	4619      	mov	r1, r3
 80026ea:	4814      	ldr	r0, [pc, #80]	; (800273c <MX_TIM1_Init+0x168>)
 80026ec:	f003 f9c4 	bl	8005a78 <HAL_TIM_PWM_ConfigChannel>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80026f6:	f7ff f9ac 	bl	8001a52 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80026fa:	2300      	movs	r3, #0
 80026fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026fe:	2300      	movs	r3, #0
 8002700:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002702:	2300      	movs	r3, #0
 8002704:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800270a:	2300      	movs	r3, #0
 800270c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800270e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002712:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002714:	2300      	movs	r3, #0
 8002716:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002718:	1d3b      	adds	r3, r7, #4
 800271a:	4619      	mov	r1, r3
 800271c:	4807      	ldr	r0, [pc, #28]	; (800273c <MX_TIM1_Init+0x168>)
 800271e:	f003 fe53 	bl	80063c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8002728:	f7ff f993 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800272c:	4803      	ldr	r0, [pc, #12]	; (800273c <MX_TIM1_Init+0x168>)
 800272e:	f000 f979 	bl	8002a24 <HAL_TIM_MspPostInit>

}
 8002732:	bf00      	nop
 8002734:	3758      	adds	r7, #88	; 0x58
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000310 	.word	0x20000310
 8002740:	40012c00 	.word	0x40012c00

08002744 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b08e      	sub	sp, #56	; 0x38
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800274a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
 8002752:	605a      	str	r2, [r3, #4]
 8002754:	609a      	str	r2, [r3, #8]
 8002756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002758:	f107 0320 	add.w	r3, r7, #32
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002762:	1d3b      	adds	r3, r7, #4
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	605a      	str	r2, [r3, #4]
 800276a:	609a      	str	r2, [r3, #8]
 800276c:	60da      	str	r2, [r3, #12]
 800276e:	611a      	str	r2, [r3, #16]
 8002770:	615a      	str	r2, [r3, #20]
 8002772:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002774:	4b2c      	ldr	r3, [pc, #176]	; (8002828 <MX_TIM2_Init+0xe4>)
 8002776:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800277a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 800277c:	4b2a      	ldr	r3, [pc, #168]	; (8002828 <MX_TIM2_Init+0xe4>)
 800277e:	222f      	movs	r2, #47	; 0x2f
 8002780:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002782:	4b29      	ldr	r3, [pc, #164]	; (8002828 <MX_TIM2_Init+0xe4>)
 8002784:	2200      	movs	r2, #0
 8002786:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8002788:	4b27      	ldr	r3, [pc, #156]	; (8002828 <MX_TIM2_Init+0xe4>)
 800278a:	2263      	movs	r2, #99	; 0x63
 800278c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800278e:	4b26      	ldr	r3, [pc, #152]	; (8002828 <MX_TIM2_Init+0xe4>)
 8002790:	2200      	movs	r2, #0
 8002792:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002794:	4b24      	ldr	r3, [pc, #144]	; (8002828 <MX_TIM2_Init+0xe4>)
 8002796:	2200      	movs	r2, #0
 8002798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800279a:	4823      	ldr	r0, [pc, #140]	; (8002828 <MX_TIM2_Init+0xe4>)
 800279c:	f002 fe7e 	bl	800549c <HAL_TIM_Base_Init>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80027a6:	f7ff f954 	bl	8001a52 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027ae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027b4:	4619      	mov	r1, r3
 80027b6:	481c      	ldr	r0, [pc, #112]	; (8002828 <MX_TIM2_Init+0xe4>)
 80027b8:	f003 fa1c 	bl	8005bf4 <HAL_TIM_ConfigClockSource>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80027c2:	f7ff f946 	bl	8001a52 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80027c6:	4818      	ldr	r0, [pc, #96]	; (8002828 <MX_TIM2_Init+0xe4>)
 80027c8:	f002 ff54 	bl	8005674 <HAL_TIM_PWM_Init>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80027d2:	f7ff f93e 	bl	8001a52 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d6:	2300      	movs	r3, #0
 80027d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027da:	2300      	movs	r3, #0
 80027dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027de:	f107 0320 	add.w	r3, r7, #32
 80027e2:	4619      	mov	r1, r3
 80027e4:	4810      	ldr	r0, [pc, #64]	; (8002828 <MX_TIM2_Init+0xe4>)
 80027e6:	f003 fd91 	bl	800630c <HAL_TIMEx_MasterConfigSynchronization>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80027f0:	f7ff f92f 	bl	8001a52 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027f4:	2360      	movs	r3, #96	; 0x60
 80027f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027f8:	2300      	movs	r3, #0
 80027fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027fc:	2300      	movs	r3, #0
 80027fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002800:	2300      	movs	r3, #0
 8002802:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002804:	1d3b      	adds	r3, r7, #4
 8002806:	220c      	movs	r2, #12
 8002808:	4619      	mov	r1, r3
 800280a:	4807      	ldr	r0, [pc, #28]	; (8002828 <MX_TIM2_Init+0xe4>)
 800280c:	f003 f934 	bl	8005a78 <HAL_TIM_PWM_ConfigChannel>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8002816:	f7ff f91c 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800281a:	4803      	ldr	r0, [pc, #12]	; (8002828 <MX_TIM2_Init+0xe4>)
 800281c:	f000 f902 	bl	8002a24 <HAL_TIM_MspPostInit>

}
 8002820:	bf00      	nop
 8002822:	3738      	adds	r7, #56	; 0x38
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	20000358 	.word	0x20000358

0800282c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002832:	f107 0308 	add.w	r3, r7, #8
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002840:	463b      	mov	r3, r7
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002848:	4b1d      	ldr	r3, [pc, #116]	; (80028c0 <MX_TIM3_Init+0x94>)
 800284a:	4a1e      	ldr	r2, [pc, #120]	; (80028c4 <MX_TIM3_Init+0x98>)
 800284c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 800284e:	4b1c      	ldr	r3, [pc, #112]	; (80028c0 <MX_TIM3_Init+0x94>)
 8002850:	222f      	movs	r2, #47	; 0x2f
 8002852:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002854:	4b1a      	ldr	r3, [pc, #104]	; (80028c0 <MX_TIM3_Init+0x94>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 800285a:	4b19      	ldr	r3, [pc, #100]	; (80028c0 <MX_TIM3_Init+0x94>)
 800285c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002860:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002862:	4b17      	ldr	r3, [pc, #92]	; (80028c0 <MX_TIM3_Init+0x94>)
 8002864:	2200      	movs	r2, #0
 8002866:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002868:	4b15      	ldr	r3, [pc, #84]	; (80028c0 <MX_TIM3_Init+0x94>)
 800286a:	2200      	movs	r2, #0
 800286c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800286e:	4814      	ldr	r0, [pc, #80]	; (80028c0 <MX_TIM3_Init+0x94>)
 8002870:	f002 fe14 	bl	800549c <HAL_TIM_Base_Init>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800287a:	f7ff f8ea 	bl	8001a52 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800287e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002882:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002884:	f107 0308 	add.w	r3, r7, #8
 8002888:	4619      	mov	r1, r3
 800288a:	480d      	ldr	r0, [pc, #52]	; (80028c0 <MX_TIM3_Init+0x94>)
 800288c:	f003 f9b2 	bl	8005bf4 <HAL_TIM_ConfigClockSource>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002896:	f7ff f8dc 	bl	8001a52 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800289a:	2300      	movs	r3, #0
 800289c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800289e:	2300      	movs	r3, #0
 80028a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028a2:	463b      	mov	r3, r7
 80028a4:	4619      	mov	r1, r3
 80028a6:	4806      	ldr	r0, [pc, #24]	; (80028c0 <MX_TIM3_Init+0x94>)
 80028a8:	f003 fd30 	bl	800630c <HAL_TIMEx_MasterConfigSynchronization>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80028b2:	f7ff f8ce 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	200003a0 	.word	0x200003a0
 80028c4:	40000400 	.word	0x40000400

080028c8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028ce:	f107 0308 	add.w	r3, r7, #8
 80028d2:	2200      	movs	r2, #0
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	605a      	str	r2, [r3, #4]
 80028d8:	609a      	str	r2, [r3, #8]
 80028da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028dc:	463b      	mov	r3, r7
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80028e4:	4b1d      	ldr	r3, [pc, #116]	; (800295c <MX_TIM4_Init+0x94>)
 80028e6:	4a1e      	ldr	r2, [pc, #120]	; (8002960 <MX_TIM4_Init+0x98>)
 80028e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 47;
 80028ea:	4b1c      	ldr	r3, [pc, #112]	; (800295c <MX_TIM4_Init+0x94>)
 80028ec:	222f      	movs	r2, #47	; 0x2f
 80028ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f0:	4b1a      	ldr	r3, [pc, #104]	; (800295c <MX_TIM4_Init+0x94>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80028f6:	4b19      	ldr	r3, [pc, #100]	; (800295c <MX_TIM4_Init+0x94>)
 80028f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80028fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028fe:	4b17      	ldr	r3, [pc, #92]	; (800295c <MX_TIM4_Init+0x94>)
 8002900:	2200      	movs	r2, #0
 8002902:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002904:	4b15      	ldr	r3, [pc, #84]	; (800295c <MX_TIM4_Init+0x94>)
 8002906:	2200      	movs	r2, #0
 8002908:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800290a:	4814      	ldr	r0, [pc, #80]	; (800295c <MX_TIM4_Init+0x94>)
 800290c:	f002 fdc6 	bl	800549c <HAL_TIM_Base_Init>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002916:	f7ff f89c 	bl	8001a52 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800291a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800291e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002920:	f107 0308 	add.w	r3, r7, #8
 8002924:	4619      	mov	r1, r3
 8002926:	480d      	ldr	r0, [pc, #52]	; (800295c <MX_TIM4_Init+0x94>)
 8002928:	f003 f964 	bl	8005bf4 <HAL_TIM_ConfigClockSource>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002932:	f7ff f88e 	bl	8001a52 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002936:	2300      	movs	r3, #0
 8002938:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800293a:	2300      	movs	r3, #0
 800293c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800293e:	463b      	mov	r3, r7
 8002940:	4619      	mov	r1, r3
 8002942:	4806      	ldr	r0, [pc, #24]	; (800295c <MX_TIM4_Init+0x94>)
 8002944:	f003 fce2 	bl	800630c <HAL_TIMEx_MasterConfigSynchronization>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800294e:	f7ff f880 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	200003e8 	.word	0x200003e8
 8002960:	40000800 	.word	0x40000800

08002964 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a28      	ldr	r2, [pc, #160]	; (8002a14 <HAL_TIM_Base_MspInit+0xb0>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d10c      	bne.n	8002990 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002976:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	4a27      	ldr	r2, [pc, #156]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 800297c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002980:	6193      	str	r3, [r2, #24]
 8002982:	4b25      	ldr	r3, [pc, #148]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800298a:	617b      	str	r3, [r7, #20]
 800298c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800298e:	e03c      	b.n	8002a0a <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM2)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002998:	d10c      	bne.n	80029b4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800299a:	4b1f      	ldr	r3, [pc, #124]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	4a1e      	ldr	r2, [pc, #120]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	61d3      	str	r3, [r2, #28]
 80029a6:	4b1c      	ldr	r3, [pc, #112]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	613b      	str	r3, [r7, #16]
 80029b0:	693b      	ldr	r3, [r7, #16]
}
 80029b2:	e02a      	b.n	8002a0a <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM3)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a18      	ldr	r2, [pc, #96]	; (8002a1c <HAL_TIM_Base_MspInit+0xb8>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d10c      	bne.n	80029d8 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029be:	4b16      	ldr	r3, [pc, #88]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	4a15      	ldr	r2, [pc, #84]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 80029c4:	f043 0302 	orr.w	r3, r3, #2
 80029c8:	61d3      	str	r3, [r2, #28]
 80029ca:	4b13      	ldr	r3, [pc, #76]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
}
 80029d6:	e018      	b.n	8002a0a <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM4)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a10      	ldr	r2, [pc, #64]	; (8002a20 <HAL_TIM_Base_MspInit+0xbc>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d113      	bne.n	8002a0a <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029e2:	4b0d      	ldr	r3, [pc, #52]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	4a0c      	ldr	r2, [pc, #48]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 80029e8:	f043 0304 	orr.w	r3, r3, #4
 80029ec:	61d3      	str	r3, [r2, #28]
 80029ee:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <HAL_TIM_Base_MspInit+0xb4>)
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	f003 0304 	and.w	r3, r3, #4
 80029f6:	60bb      	str	r3, [r7, #8]
 80029f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 80029fa:	2200      	movs	r2, #0
 80029fc:	2102      	movs	r1, #2
 80029fe:	201e      	movs	r0, #30
 8002a00:	f000 f9e5 	bl	8002dce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002a04:	201e      	movs	r0, #30
 8002a06:	f000 f9fe 	bl	8002e06 <HAL_NVIC_EnableIRQ>
}
 8002a0a:	bf00      	nop
 8002a0c:	3718      	adds	r7, #24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	40012c00 	.word	0x40012c00
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	40000400 	.word	0x40000400
 8002a20:	40000800 	.word	0x40000800

08002a24 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b088      	sub	sp, #32
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2c:	f107 0310 	add.w	r3, r7, #16
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	605a      	str	r2, [r3, #4]
 8002a36:	609a      	str	r2, [r3, #8]
 8002a38:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a1f      	ldr	r2, [pc, #124]	; (8002abc <HAL_TIM_MspPostInit+0x98>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d119      	bne.n	8002a78 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a44:	4b1e      	ldr	r3, [pc, #120]	; (8002ac0 <HAL_TIM_MspPostInit+0x9c>)
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	4a1d      	ldr	r2, [pc, #116]	; (8002ac0 <HAL_TIM_MspPostInit+0x9c>)
 8002a4a:	f043 0304 	orr.w	r3, r3, #4
 8002a4e:	6193      	str	r3, [r2, #24]
 8002a50:	4b1b      	ldr	r3, [pc, #108]	; (8002ac0 <HAL_TIM_MspPostInit+0x9c>)
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002a5c:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8002a60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a62:	2302      	movs	r3, #2
 8002a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a66:	2302      	movs	r3, #2
 8002a68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a6a:	f107 0310 	add.w	r3, r7, #16
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4814      	ldr	r0, [pc, #80]	; (8002ac4 <HAL_TIM_MspPostInit+0xa0>)
 8002a72:	f000 f9e3 	bl	8002e3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002a76:	e01c      	b.n	8002ab2 <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM2)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a80:	d117      	bne.n	8002ab2 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a82:	4b0f      	ldr	r3, [pc, #60]	; (8002ac0 <HAL_TIM_MspPostInit+0x9c>)
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	4a0e      	ldr	r2, [pc, #56]	; (8002ac0 <HAL_TIM_MspPostInit+0x9c>)
 8002a88:	f043 0304 	orr.w	r3, r3, #4
 8002a8c:	6193      	str	r3, [r2, #24]
 8002a8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <HAL_TIM_MspPostInit+0x9c>)
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f003 0304 	and.w	r3, r3, #4
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a9a:	2308      	movs	r3, #8
 8002a9c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa6:	f107 0310 	add.w	r3, r7, #16
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4805      	ldr	r0, [pc, #20]	; (8002ac4 <HAL_TIM_MspPostInit+0xa0>)
 8002aae:	f000 f9c5 	bl	8002e3c <HAL_GPIO_Init>
}
 8002ab2:	bf00      	nop
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40012c00 	.word	0x40012c00
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	40010800 	.word	0x40010800

08002ac8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ac8:	480c      	ldr	r0, [pc, #48]	; (8002afc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002aca:	490d      	ldr	r1, [pc, #52]	; (8002b00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002acc:	4a0d      	ldr	r2, [pc, #52]	; (8002b04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ad0:	e002      	b.n	8002ad8 <LoopCopyDataInit>

08002ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ad6:	3304      	adds	r3, #4

08002ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002adc:	d3f9      	bcc.n	8002ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ade:	4a0a      	ldr	r2, [pc, #40]	; (8002b08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ae0:	4c0a      	ldr	r4, [pc, #40]	; (8002b0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ae4:	e001      	b.n	8002aea <LoopFillZerobss>

08002ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ae8:	3204      	adds	r2, #4

08002aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002aec:	d3fb      	bcc.n	8002ae6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002aee:	f7ff fd6b 	bl	80025c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002af2:	f003 fcdb 	bl	80064ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002af6:	f7fe ff09 	bl	800190c <main>
  bx lr
 8002afa:	4770      	bx	lr
  ldr r0, =_sdata
 8002afc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b00:	20000148 	.word	0x20000148
  ldr r2, =_sidata
 8002b04:	080080f8 	.word	0x080080f8
  ldr r2, =_sbss
 8002b08:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 8002b0c:	2000056c 	.word	0x2000056c

08002b10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b10:	e7fe      	b.n	8002b10 <ADC1_2_IRQHandler>
	...

08002b14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b18:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <HAL_Init+0x28>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a07      	ldr	r2, [pc, #28]	; (8002b3c <HAL_Init+0x28>)
 8002b1e:	f043 0310 	orr.w	r3, r3, #16
 8002b22:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b24:	2003      	movs	r0, #3
 8002b26:	f000 f947 	bl	8002db8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	f000 f808 	bl	8002b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b30:	f7ff fcc6 	bl	80024c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40022000 	.word	0x40022000

08002b40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b48:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <HAL_InitTick+0x54>)
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	4b12      	ldr	r3, [pc, #72]	; (8002b98 <HAL_InitTick+0x58>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	4619      	mov	r1, r3
 8002b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 f95f 	bl	8002e22 <HAL_SYSTICK_Config>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e00e      	b.n	8002b8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b0f      	cmp	r3, #15
 8002b72:	d80a      	bhi.n	8002b8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b74:	2200      	movs	r2, #0
 8002b76:	6879      	ldr	r1, [r7, #4]
 8002b78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b7c:	f000 f927 	bl	8002dce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b80:	4a06      	ldr	r2, [pc, #24]	; (8002b9c <HAL_InitTick+0x5c>)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
 8002b88:	e000      	b.n	8002b8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3708      	adds	r7, #8
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	200000dc 	.word	0x200000dc
 8002b98:	200000e4 	.word	0x200000e4
 8002b9c:	200000e0 	.word	0x200000e0

08002ba0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ba4:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <HAL_IncTick+0x1c>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4b05      	ldr	r3, [pc, #20]	; (8002bc0 <HAL_IncTick+0x20>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4413      	add	r3, r2
 8002bb0:	4a03      	ldr	r2, [pc, #12]	; (8002bc0 <HAL_IncTick+0x20>)
 8002bb2:	6013      	str	r3, [r2, #0]
}
 8002bb4:	bf00      	nop
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr
 8002bbc:	200000e4 	.word	0x200000e4
 8002bc0:	20000430 	.word	0x20000430

08002bc4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002bc8:	4b02      	ldr	r3, [pc, #8]	; (8002bd4 <HAL_GetTick+0x10>)
 8002bca:	681b      	ldr	r3, [r3, #0]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr
 8002bd4:	20000430 	.word	0x20000430

08002bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002be0:	f7ff fff0 	bl	8002bc4 <HAL_GetTick>
 8002be4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bf0:	d005      	beq.n	8002bfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bf2:	4b0a      	ldr	r3, [pc, #40]	; (8002c1c <HAL_Delay+0x44>)
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bfe:	bf00      	nop
 8002c00:	f7ff ffe0 	bl	8002bc4 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d8f7      	bhi.n	8002c00 <HAL_Delay+0x28>
  {
  }
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	200000e4 	.word	0x200000e4

08002c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f003 0307 	and.w	r3, r3, #7
 8002c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c30:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <__NVIC_SetPriorityGrouping+0x44>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c52:	4a04      	ldr	r2, [pc, #16]	; (8002c64 <__NVIC_SetPriorityGrouping+0x44>)
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	60d3      	str	r3, [r2, #12]
}
 8002c58:	bf00      	nop
 8002c5a:	3714      	adds	r7, #20
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c6c:	4b04      	ldr	r3, [pc, #16]	; (8002c80 <__NVIC_GetPriorityGrouping+0x18>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	0a1b      	lsrs	r3, r3, #8
 8002c72:	f003 0307 	and.w	r3, r3, #7
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	db0b      	blt.n	8002cae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	f003 021f 	and.w	r2, r3, #31
 8002c9c:	4906      	ldr	r1, [pc, #24]	; (8002cb8 <__NVIC_EnableIRQ+0x34>)
 8002c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca2:	095b      	lsrs	r3, r3, #5
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8002caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr
 8002cb8:	e000e100 	.word	0xe000e100

08002cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	6039      	str	r1, [r7, #0]
 8002cc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	db0a      	blt.n	8002ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	490c      	ldr	r1, [pc, #48]	; (8002d08 <__NVIC_SetPriority+0x4c>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	0112      	lsls	r2, r2, #4
 8002cdc:	b2d2      	uxtb	r2, r2
 8002cde:	440b      	add	r3, r1
 8002ce0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ce4:	e00a      	b.n	8002cfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	4908      	ldr	r1, [pc, #32]	; (8002d0c <__NVIC_SetPriority+0x50>)
 8002cec:	79fb      	ldrb	r3, [r7, #7]
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	3b04      	subs	r3, #4
 8002cf4:	0112      	lsls	r2, r2, #4
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	761a      	strb	r2, [r3, #24]
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bc80      	pop	{r7}
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	e000e100 	.word	0xe000e100
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b089      	sub	sp, #36	; 0x24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	f1c3 0307 	rsb	r3, r3, #7
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	bf28      	it	cs
 8002d2e:	2304      	movcs	r3, #4
 8002d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	3304      	adds	r3, #4
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	d902      	bls.n	8002d40 <NVIC_EncodePriority+0x30>
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3b03      	subs	r3, #3
 8002d3e:	e000      	b.n	8002d42 <NVIC_EncodePriority+0x32>
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	401a      	ands	r2, r3
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d62:	43d9      	mvns	r1, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d68:	4313      	orrs	r3, r2
         );
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3724      	adds	r7, #36	; 0x24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr

08002d74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d84:	d301      	bcc.n	8002d8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d86:	2301      	movs	r3, #1
 8002d88:	e00f      	b.n	8002daa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d8a:	4a0a      	ldr	r2, [pc, #40]	; (8002db4 <SysTick_Config+0x40>)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d92:	210f      	movs	r1, #15
 8002d94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d98:	f7ff ff90 	bl	8002cbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d9c:	4b05      	ldr	r3, [pc, #20]	; (8002db4 <SysTick_Config+0x40>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002da2:	4b04      	ldr	r3, [pc, #16]	; (8002db4 <SysTick_Config+0x40>)
 8002da4:	2207      	movs	r2, #7
 8002da6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	e000e010 	.word	0xe000e010

08002db8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f7ff ff2d 	bl	8002c20 <__NVIC_SetPriorityGrouping>
}
 8002dc6:	bf00      	nop
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b086      	sub	sp, #24
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
 8002dda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002de0:	f7ff ff42 	bl	8002c68 <__NVIC_GetPriorityGrouping>
 8002de4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	68b9      	ldr	r1, [r7, #8]
 8002dea:	6978      	ldr	r0, [r7, #20]
 8002dec:	f7ff ff90 	bl	8002d10 <NVIC_EncodePriority>
 8002df0:	4602      	mov	r2, r0
 8002df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002df6:	4611      	mov	r1, r2
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7ff ff5f 	bl	8002cbc <__NVIC_SetPriority>
}
 8002dfe:	bf00      	nop
 8002e00:	3718      	adds	r7, #24
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b082      	sub	sp, #8
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff ff35 	bl	8002c84 <__NVIC_EnableIRQ>
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b082      	sub	sp, #8
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7ff ffa2 	bl	8002d74 <SysTick_Config>
 8002e30:	4603      	mov	r3, r0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
	...

08002e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b08b      	sub	sp, #44	; 0x2c
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e46:	2300      	movs	r3, #0
 8002e48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e4e:	e169      	b.n	8003124 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e50:	2201      	movs	r2, #1
 8002e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	69fa      	ldr	r2, [r7, #28]
 8002e60:	4013      	ands	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	f040 8158 	bne.w	800311e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	4a9a      	ldr	r2, [pc, #616]	; (80030dc <HAL_GPIO_Init+0x2a0>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d05e      	beq.n	8002f36 <HAL_GPIO_Init+0xfa>
 8002e78:	4a98      	ldr	r2, [pc, #608]	; (80030dc <HAL_GPIO_Init+0x2a0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d875      	bhi.n	8002f6a <HAL_GPIO_Init+0x12e>
 8002e7e:	4a98      	ldr	r2, [pc, #608]	; (80030e0 <HAL_GPIO_Init+0x2a4>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d058      	beq.n	8002f36 <HAL_GPIO_Init+0xfa>
 8002e84:	4a96      	ldr	r2, [pc, #600]	; (80030e0 <HAL_GPIO_Init+0x2a4>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d86f      	bhi.n	8002f6a <HAL_GPIO_Init+0x12e>
 8002e8a:	4a96      	ldr	r2, [pc, #600]	; (80030e4 <HAL_GPIO_Init+0x2a8>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d052      	beq.n	8002f36 <HAL_GPIO_Init+0xfa>
 8002e90:	4a94      	ldr	r2, [pc, #592]	; (80030e4 <HAL_GPIO_Init+0x2a8>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d869      	bhi.n	8002f6a <HAL_GPIO_Init+0x12e>
 8002e96:	4a94      	ldr	r2, [pc, #592]	; (80030e8 <HAL_GPIO_Init+0x2ac>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d04c      	beq.n	8002f36 <HAL_GPIO_Init+0xfa>
 8002e9c:	4a92      	ldr	r2, [pc, #584]	; (80030e8 <HAL_GPIO_Init+0x2ac>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d863      	bhi.n	8002f6a <HAL_GPIO_Init+0x12e>
 8002ea2:	4a92      	ldr	r2, [pc, #584]	; (80030ec <HAL_GPIO_Init+0x2b0>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d046      	beq.n	8002f36 <HAL_GPIO_Init+0xfa>
 8002ea8:	4a90      	ldr	r2, [pc, #576]	; (80030ec <HAL_GPIO_Init+0x2b0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d85d      	bhi.n	8002f6a <HAL_GPIO_Init+0x12e>
 8002eae:	2b12      	cmp	r3, #18
 8002eb0:	d82a      	bhi.n	8002f08 <HAL_GPIO_Init+0xcc>
 8002eb2:	2b12      	cmp	r3, #18
 8002eb4:	d859      	bhi.n	8002f6a <HAL_GPIO_Init+0x12e>
 8002eb6:	a201      	add	r2, pc, #4	; (adr r2, 8002ebc <HAL_GPIO_Init+0x80>)
 8002eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebc:	08002f37 	.word	0x08002f37
 8002ec0:	08002f11 	.word	0x08002f11
 8002ec4:	08002f23 	.word	0x08002f23
 8002ec8:	08002f65 	.word	0x08002f65
 8002ecc:	08002f6b 	.word	0x08002f6b
 8002ed0:	08002f6b 	.word	0x08002f6b
 8002ed4:	08002f6b 	.word	0x08002f6b
 8002ed8:	08002f6b 	.word	0x08002f6b
 8002edc:	08002f6b 	.word	0x08002f6b
 8002ee0:	08002f6b 	.word	0x08002f6b
 8002ee4:	08002f6b 	.word	0x08002f6b
 8002ee8:	08002f6b 	.word	0x08002f6b
 8002eec:	08002f6b 	.word	0x08002f6b
 8002ef0:	08002f6b 	.word	0x08002f6b
 8002ef4:	08002f6b 	.word	0x08002f6b
 8002ef8:	08002f6b 	.word	0x08002f6b
 8002efc:	08002f6b 	.word	0x08002f6b
 8002f00:	08002f19 	.word	0x08002f19
 8002f04:	08002f2d 	.word	0x08002f2d
 8002f08:	4a79      	ldr	r2, [pc, #484]	; (80030f0 <HAL_GPIO_Init+0x2b4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d013      	beq.n	8002f36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f0e:	e02c      	b.n	8002f6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	623b      	str	r3, [r7, #32]
          break;
 8002f16:	e029      	b.n	8002f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	3304      	adds	r3, #4
 8002f1e:	623b      	str	r3, [r7, #32]
          break;
 8002f20:	e024      	b.n	8002f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	3308      	adds	r3, #8
 8002f28:	623b      	str	r3, [r7, #32]
          break;
 8002f2a:	e01f      	b.n	8002f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	330c      	adds	r3, #12
 8002f32:	623b      	str	r3, [r7, #32]
          break;
 8002f34:	e01a      	b.n	8002f6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d102      	bne.n	8002f44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f3e:	2304      	movs	r3, #4
 8002f40:	623b      	str	r3, [r7, #32]
          break;
 8002f42:	e013      	b.n	8002f6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d105      	bne.n	8002f58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f4c:	2308      	movs	r3, #8
 8002f4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	69fa      	ldr	r2, [r7, #28]
 8002f54:	611a      	str	r2, [r3, #16]
          break;
 8002f56:	e009      	b.n	8002f6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f58:	2308      	movs	r3, #8
 8002f5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	69fa      	ldr	r2, [r7, #28]
 8002f60:	615a      	str	r2, [r3, #20]
          break;
 8002f62:	e003      	b.n	8002f6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f64:	2300      	movs	r3, #0
 8002f66:	623b      	str	r3, [r7, #32]
          break;
 8002f68:	e000      	b.n	8002f6c <HAL_GPIO_Init+0x130>
          break;
 8002f6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	2bff      	cmp	r3, #255	; 0xff
 8002f70:	d801      	bhi.n	8002f76 <HAL_GPIO_Init+0x13a>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	e001      	b.n	8002f7a <HAL_GPIO_Init+0x13e>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	2bff      	cmp	r3, #255	; 0xff
 8002f80:	d802      	bhi.n	8002f88 <HAL_GPIO_Init+0x14c>
 8002f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	e002      	b.n	8002f8e <HAL_GPIO_Init+0x152>
 8002f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8a:	3b08      	subs	r3, #8
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	210f      	movs	r1, #15
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	401a      	ands	r2, r3
 8002fa0:	6a39      	ldr	r1, [r7, #32]
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f000 80b1 	beq.w	800311e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fbc:	4b4d      	ldr	r3, [pc, #308]	; (80030f4 <HAL_GPIO_Init+0x2b8>)
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	4a4c      	ldr	r2, [pc, #304]	; (80030f4 <HAL_GPIO_Init+0x2b8>)
 8002fc2:	f043 0301 	orr.w	r3, r3, #1
 8002fc6:	6193      	str	r3, [r2, #24]
 8002fc8:	4b4a      	ldr	r3, [pc, #296]	; (80030f4 <HAL_GPIO_Init+0x2b8>)
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fd4:	4a48      	ldr	r2, [pc, #288]	; (80030f8 <HAL_GPIO_Init+0x2bc>)
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd8:	089b      	lsrs	r3, r3, #2
 8002fda:	3302      	adds	r3, #2
 8002fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	220f      	movs	r2, #15
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	43db      	mvns	r3, r3
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a40      	ldr	r2, [pc, #256]	; (80030fc <HAL_GPIO_Init+0x2c0>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d013      	beq.n	8003028 <HAL_GPIO_Init+0x1ec>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a3f      	ldr	r2, [pc, #252]	; (8003100 <HAL_GPIO_Init+0x2c4>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d00d      	beq.n	8003024 <HAL_GPIO_Init+0x1e8>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a3e      	ldr	r2, [pc, #248]	; (8003104 <HAL_GPIO_Init+0x2c8>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d007      	beq.n	8003020 <HAL_GPIO_Init+0x1e4>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	4a3d      	ldr	r2, [pc, #244]	; (8003108 <HAL_GPIO_Init+0x2cc>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d101      	bne.n	800301c <HAL_GPIO_Init+0x1e0>
 8003018:	2303      	movs	r3, #3
 800301a:	e006      	b.n	800302a <HAL_GPIO_Init+0x1ee>
 800301c:	2304      	movs	r3, #4
 800301e:	e004      	b.n	800302a <HAL_GPIO_Init+0x1ee>
 8003020:	2302      	movs	r3, #2
 8003022:	e002      	b.n	800302a <HAL_GPIO_Init+0x1ee>
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <HAL_GPIO_Init+0x1ee>
 8003028:	2300      	movs	r3, #0
 800302a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800302c:	f002 0203 	and.w	r2, r2, #3
 8003030:	0092      	lsls	r2, r2, #2
 8003032:	4093      	lsls	r3, r2
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	4313      	orrs	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800303a:	492f      	ldr	r1, [pc, #188]	; (80030f8 <HAL_GPIO_Init+0x2bc>)
 800303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303e:	089b      	lsrs	r3, r3, #2
 8003040:	3302      	adds	r3, #2
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d006      	beq.n	8003062 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003054:	4b2d      	ldr	r3, [pc, #180]	; (800310c <HAL_GPIO_Init+0x2d0>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	492c      	ldr	r1, [pc, #176]	; (800310c <HAL_GPIO_Init+0x2d0>)
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	4313      	orrs	r3, r2
 800305e:	600b      	str	r3, [r1, #0]
 8003060:	e006      	b.n	8003070 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003062:	4b2a      	ldr	r3, [pc, #168]	; (800310c <HAL_GPIO_Init+0x2d0>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	43db      	mvns	r3, r3
 800306a:	4928      	ldr	r1, [pc, #160]	; (800310c <HAL_GPIO_Init+0x2d0>)
 800306c:	4013      	ands	r3, r2
 800306e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d006      	beq.n	800308a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800307c:	4b23      	ldr	r3, [pc, #140]	; (800310c <HAL_GPIO_Init+0x2d0>)
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	4922      	ldr	r1, [pc, #136]	; (800310c <HAL_GPIO_Init+0x2d0>)
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	4313      	orrs	r3, r2
 8003086:	604b      	str	r3, [r1, #4]
 8003088:	e006      	b.n	8003098 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800308a:	4b20      	ldr	r3, [pc, #128]	; (800310c <HAL_GPIO_Init+0x2d0>)
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	43db      	mvns	r3, r3
 8003092:	491e      	ldr	r1, [pc, #120]	; (800310c <HAL_GPIO_Init+0x2d0>)
 8003094:	4013      	ands	r3, r2
 8003096:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d006      	beq.n	80030b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030a4:	4b19      	ldr	r3, [pc, #100]	; (800310c <HAL_GPIO_Init+0x2d0>)
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	4918      	ldr	r1, [pc, #96]	; (800310c <HAL_GPIO_Init+0x2d0>)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	608b      	str	r3, [r1, #8]
 80030b0:	e006      	b.n	80030c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030b2:	4b16      	ldr	r3, [pc, #88]	; (800310c <HAL_GPIO_Init+0x2d0>)
 80030b4:	689a      	ldr	r2, [r3, #8]
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	43db      	mvns	r3, r3
 80030ba:	4914      	ldr	r1, [pc, #80]	; (800310c <HAL_GPIO_Init+0x2d0>)
 80030bc:	4013      	ands	r3, r2
 80030be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d021      	beq.n	8003110 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030cc:	4b0f      	ldr	r3, [pc, #60]	; (800310c <HAL_GPIO_Init+0x2d0>)
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	490e      	ldr	r1, [pc, #56]	; (800310c <HAL_GPIO_Init+0x2d0>)
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	60cb      	str	r3, [r1, #12]
 80030d8:	e021      	b.n	800311e <HAL_GPIO_Init+0x2e2>
 80030da:	bf00      	nop
 80030dc:	10320000 	.word	0x10320000
 80030e0:	10310000 	.word	0x10310000
 80030e4:	10220000 	.word	0x10220000
 80030e8:	10210000 	.word	0x10210000
 80030ec:	10120000 	.word	0x10120000
 80030f0:	10110000 	.word	0x10110000
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40010000 	.word	0x40010000
 80030fc:	40010800 	.word	0x40010800
 8003100:	40010c00 	.word	0x40010c00
 8003104:	40011000 	.word	0x40011000
 8003108:	40011400 	.word	0x40011400
 800310c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003110:	4b0b      	ldr	r3, [pc, #44]	; (8003140 <HAL_GPIO_Init+0x304>)
 8003112:	68da      	ldr	r2, [r3, #12]
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	43db      	mvns	r3, r3
 8003118:	4909      	ldr	r1, [pc, #36]	; (8003140 <HAL_GPIO_Init+0x304>)
 800311a:	4013      	ands	r3, r2
 800311c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800311e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003120:	3301      	adds	r3, #1
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312a:	fa22 f303 	lsr.w	r3, r2, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	f47f ae8e 	bne.w	8002e50 <HAL_GPIO_Init+0x14>
  }
}
 8003134:	bf00      	nop
 8003136:	bf00      	nop
 8003138:	372c      	adds	r7, #44	; 0x2c
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr
 8003140:	40010400 	.word	0x40010400

08003144 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	460b      	mov	r3, r1
 800314e:	807b      	strh	r3, [r7, #2]
 8003150:	4613      	mov	r3, r2
 8003152:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003154:	787b      	ldrb	r3, [r7, #1]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800315a:	887a      	ldrh	r2, [r7, #2]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003160:	e003      	b.n	800316a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003162:	887b      	ldrh	r3, [r7, #2]
 8003164:	041a      	lsls	r2, r3, #16
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	611a      	str	r2, [r3, #16]
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr

08003174 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	4603      	mov	r3, r0
 800317c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800317e:	4b08      	ldr	r3, [pc, #32]	; (80031a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003180:	695a      	ldr	r2, [r3, #20]
 8003182:	88fb      	ldrh	r3, [r7, #6]
 8003184:	4013      	ands	r3, r2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d006      	beq.n	8003198 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800318a:	4a05      	ldr	r2, [pc, #20]	; (80031a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800318c:	88fb      	ldrh	r3, [r7, #6]
 800318e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003190:	88fb      	ldrh	r3, [r7, #6]
 8003192:	4618      	mov	r0, r3
 8003194:	f000 f806 	bl	80031a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003198:	bf00      	nop
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	40010400 	.word	0x40010400

080031a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	4603      	mov	r3, r0
 80031ac:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80031ae:	bf00      	nop
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr

080031b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e12b      	b.n	8003422 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d106      	bne.n	80031e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7fe f9d4 	bl	800158c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2224      	movs	r2, #36	; 0x24
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0201 	bic.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800320a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800321a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800321c:	f001 fba0 	bl	8004960 <HAL_RCC_GetPCLK1Freq>
 8003220:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4a81      	ldr	r2, [pc, #516]	; (800342c <HAL_I2C_Init+0x274>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d807      	bhi.n	800323c <HAL_I2C_Init+0x84>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4a80      	ldr	r2, [pc, #512]	; (8003430 <HAL_I2C_Init+0x278>)
 8003230:	4293      	cmp	r3, r2
 8003232:	bf94      	ite	ls
 8003234:	2301      	movls	r3, #1
 8003236:	2300      	movhi	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	e006      	b.n	800324a <HAL_I2C_Init+0x92>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a7d      	ldr	r2, [pc, #500]	; (8003434 <HAL_I2C_Init+0x27c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	bf94      	ite	ls
 8003244:	2301      	movls	r3, #1
 8003246:	2300      	movhi	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e0e7      	b.n	8003422 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	4a78      	ldr	r2, [pc, #480]	; (8003438 <HAL_I2C_Init+0x280>)
 8003256:	fba2 2303 	umull	r2, r3, r2, r3
 800325a:	0c9b      	lsrs	r3, r3, #18
 800325c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	430a      	orrs	r2, r1
 8003270:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	4a6a      	ldr	r2, [pc, #424]	; (800342c <HAL_I2C_Init+0x274>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d802      	bhi.n	800328c <HAL_I2C_Init+0xd4>
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	3301      	adds	r3, #1
 800328a:	e009      	b.n	80032a0 <HAL_I2C_Init+0xe8>
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003292:	fb02 f303 	mul.w	r3, r2, r3
 8003296:	4a69      	ldr	r2, [pc, #420]	; (800343c <HAL_I2C_Init+0x284>)
 8003298:	fba2 2303 	umull	r2, r3, r2, r3
 800329c:	099b      	lsrs	r3, r3, #6
 800329e:	3301      	adds	r3, #1
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	430b      	orrs	r3, r1
 80032a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80032b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	495c      	ldr	r1, [pc, #368]	; (800342c <HAL_I2C_Init+0x274>)
 80032bc:	428b      	cmp	r3, r1
 80032be:	d819      	bhi.n	80032f4 <HAL_I2C_Init+0x13c>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	1e59      	subs	r1, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80032ce:	1c59      	adds	r1, r3, #1
 80032d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80032d4:	400b      	ands	r3, r1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00a      	beq.n	80032f0 <HAL_I2C_Init+0x138>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1e59      	subs	r1, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032e8:	3301      	adds	r3, #1
 80032ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ee:	e051      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 80032f0:	2304      	movs	r3, #4
 80032f2:	e04f      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d111      	bne.n	8003320 <HAL_I2C_Init+0x168>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	1e58      	subs	r0, r3, #1
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6859      	ldr	r1, [r3, #4]
 8003304:	460b      	mov	r3, r1
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	440b      	add	r3, r1
 800330a:	fbb0 f3f3 	udiv	r3, r0, r3
 800330e:	3301      	adds	r3, #1
 8003310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003314:	2b00      	cmp	r3, #0
 8003316:	bf0c      	ite	eq
 8003318:	2301      	moveq	r3, #1
 800331a:	2300      	movne	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	e012      	b.n	8003346 <HAL_I2C_Init+0x18e>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	1e58      	subs	r0, r3, #1
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6859      	ldr	r1, [r3, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	440b      	add	r3, r1
 800332e:	0099      	lsls	r1, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	fbb0 f3f3 	udiv	r3, r0, r3
 8003336:	3301      	adds	r3, #1
 8003338:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800333c:	2b00      	cmp	r3, #0
 800333e:	bf0c      	ite	eq
 8003340:	2301      	moveq	r3, #1
 8003342:	2300      	movne	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_I2C_Init+0x196>
 800334a:	2301      	movs	r3, #1
 800334c:	e022      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10e      	bne.n	8003374 <HAL_I2C_Init+0x1bc>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	1e58      	subs	r0, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6859      	ldr	r1, [r3, #4]
 800335e:	460b      	mov	r3, r1
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	440b      	add	r3, r1
 8003364:	fbb0 f3f3 	udiv	r3, r0, r3
 8003368:	3301      	adds	r3, #1
 800336a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800336e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003372:	e00f      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	1e58      	subs	r0, r3, #1
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6859      	ldr	r1, [r3, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	0099      	lsls	r1, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	fbb0 f3f3 	udiv	r3, r0, r3
 800338a:	3301      	adds	r3, #1
 800338c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003390:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	6809      	ldr	r1, [r1, #0]
 8003398:	4313      	orrs	r3, r2
 800339a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	69da      	ldr	r2, [r3, #28]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6911      	ldr	r1, [r2, #16]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	68d2      	ldr	r2, [r2, #12]
 80033ce:	4311      	orrs	r1, r2
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	430b      	orrs	r3, r1
 80033d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	695a      	ldr	r2, [r3, #20]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	430a      	orrs	r2, r1
 80033f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 0201 	orr.w	r2, r2, #1
 8003402:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	000186a0 	.word	0x000186a0
 8003430:	001e847f 	.word	0x001e847f
 8003434:	003d08ff 	.word	0x003d08ff
 8003438:	431bde83 	.word	0x431bde83
 800343c:	10624dd3 	.word	0x10624dd3

08003440 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b088      	sub	sp, #32
 8003444:	af02      	add	r7, sp, #8
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	4608      	mov	r0, r1
 800344a:	4611      	mov	r1, r2
 800344c:	461a      	mov	r2, r3
 800344e:	4603      	mov	r3, r0
 8003450:	817b      	strh	r3, [r7, #10]
 8003452:	460b      	mov	r3, r1
 8003454:	813b      	strh	r3, [r7, #8]
 8003456:	4613      	mov	r3, r2
 8003458:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800345a:	f7ff fbb3 	bl	8002bc4 <HAL_GetTick>
 800345e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b20      	cmp	r3, #32
 800346a:	f040 80d9 	bne.w	8003620 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	2319      	movs	r3, #25
 8003474:	2201      	movs	r2, #1
 8003476:	496d      	ldr	r1, [pc, #436]	; (800362c <HAL_I2C_Mem_Write+0x1ec>)
 8003478:	68f8      	ldr	r0, [r7, #12]
 800347a:	f000 fcc1 	bl	8003e00 <I2C_WaitOnFlagUntilTimeout>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d001      	beq.n	8003488 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003484:	2302      	movs	r3, #2
 8003486:	e0cc      	b.n	8003622 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800348e:	2b01      	cmp	r3, #1
 8003490:	d101      	bne.n	8003496 <HAL_I2C_Mem_Write+0x56>
 8003492:	2302      	movs	r3, #2
 8003494:	e0c5      	b.n	8003622 <HAL_I2C_Mem_Write+0x1e2>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d007      	beq.n	80034bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f042 0201 	orr.w	r2, r2, #1
 80034ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2221      	movs	r2, #33	; 0x21
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2240      	movs	r2, #64	; 0x40
 80034d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6a3a      	ldr	r2, [r7, #32]
 80034e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80034ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4a4d      	ldr	r2, [pc, #308]	; (8003630 <HAL_I2C_Mem_Write+0x1f0>)
 80034fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034fe:	88f8      	ldrh	r0, [r7, #6]
 8003500:	893a      	ldrh	r2, [r7, #8]
 8003502:	8979      	ldrh	r1, [r7, #10]
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	9301      	str	r3, [sp, #4]
 8003508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	4603      	mov	r3, r0
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 faf8 	bl	8003b04 <I2C_RequestMemoryWrite>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d052      	beq.n	80035c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e081      	b.n	8003622 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003522:	68f8      	ldr	r0, [r7, #12]
 8003524:	f000 fd42 	bl	8003fac <I2C_WaitOnTXEFlagUntilTimeout>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00d      	beq.n	800354a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	2b04      	cmp	r3, #4
 8003534:	d107      	bne.n	8003546 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003544:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e06b      	b.n	8003622 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354e:	781a      	ldrb	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	1c5a      	adds	r2, r3, #1
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003564:	3b01      	subs	r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003570:	b29b      	uxth	r3, r3
 8003572:	3b01      	subs	r3, #1
 8003574:	b29a      	uxth	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b04      	cmp	r3, #4
 8003586:	d11b      	bne.n	80035c0 <HAL_I2C_Mem_Write+0x180>
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800358c:	2b00      	cmp	r3, #0
 800358e:	d017      	beq.n	80035c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	781a      	ldrb	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035aa:	3b01      	subs	r3, #1
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	3b01      	subs	r3, #1
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1aa      	bne.n	800351e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fd2e 	bl	800402e <I2C_WaitOnBTFFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00d      	beq.n	80035f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035dc:	2b04      	cmp	r3, #4
 80035de:	d107      	bne.n	80035f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e016      	b.n	8003622 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003602:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2220      	movs	r2, #32
 8003608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800361c:	2300      	movs	r3, #0
 800361e:	e000      	b.n	8003622 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003620:	2302      	movs	r3, #2
  }
}
 8003622:	4618      	mov	r0, r3
 8003624:	3718      	adds	r7, #24
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	00100002 	.word	0x00100002
 8003630:	ffff0000 	.word	0xffff0000

08003634 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b08c      	sub	sp, #48	; 0x30
 8003638:	af02      	add	r7, sp, #8
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	4608      	mov	r0, r1
 800363e:	4611      	mov	r1, r2
 8003640:	461a      	mov	r2, r3
 8003642:	4603      	mov	r3, r0
 8003644:	817b      	strh	r3, [r7, #10]
 8003646:	460b      	mov	r3, r1
 8003648:	813b      	strh	r3, [r7, #8]
 800364a:	4613      	mov	r3, r2
 800364c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800364e:	2300      	movs	r3, #0
 8003650:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003652:	f7ff fab7 	bl	8002bc4 <HAL_GetTick>
 8003656:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b20      	cmp	r3, #32
 8003662:	f040 8244 	bne.w	8003aee <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	2319      	movs	r3, #25
 800366c:	2201      	movs	r2, #1
 800366e:	4982      	ldr	r1, [pc, #520]	; (8003878 <HAL_I2C_Mem_Read+0x244>)
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 fbc5 	bl	8003e00 <I2C_WaitOnFlagUntilTimeout>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800367c:	2302      	movs	r3, #2
 800367e:	e237      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003686:	2b01      	cmp	r3, #1
 8003688:	d101      	bne.n	800368e <HAL_I2C_Mem_Read+0x5a>
 800368a:	2302      	movs	r3, #2
 800368c:	e230      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2201      	movs	r2, #1
 8003692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d007      	beq.n	80036b4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f042 0201 	orr.w	r2, r2, #1
 80036b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2222      	movs	r2, #34	; 0x22
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2240      	movs	r2, #64	; 0x40
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80036e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	4a62      	ldr	r2, [pc, #392]	; (800387c <HAL_I2C_Mem_Read+0x248>)
 80036f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036f6:	88f8      	ldrh	r0, [r7, #6]
 80036f8:	893a      	ldrh	r2, [r7, #8]
 80036fa:	8979      	ldrh	r1, [r7, #10]
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	9301      	str	r3, [sp, #4]
 8003700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003702:	9300      	str	r3, [sp, #0]
 8003704:	4603      	mov	r3, r0
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 fa92 	bl	8003c30 <I2C_RequestMemoryRead>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e1ec      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800371a:	2b00      	cmp	r3, #0
 800371c:	d113      	bne.n	8003746 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800371e:	2300      	movs	r3, #0
 8003720:	61fb      	str	r3, [r7, #28]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	61fb      	str	r3, [r7, #28]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	61fb      	str	r3, [r7, #28]
 8003732:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	e1c0      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800374a:	2b01      	cmp	r3, #1
 800374c:	d11e      	bne.n	800378c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800375c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800375e:	b672      	cpsid	i
}
 8003760:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003762:	2300      	movs	r3, #0
 8003764:	61bb      	str	r3, [r7, #24]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	61bb      	str	r3, [r7, #24]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	61bb      	str	r3, [r7, #24]
 8003776:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003786:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003788:	b662      	cpsie	i
}
 800378a:	e035      	b.n	80037f8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003790:	2b02      	cmp	r3, #2
 8003792:	d11e      	bne.n	80037d2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80037a4:	b672      	cpsid	i
}
 80037a6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037a8:	2300      	movs	r3, #0
 80037aa:	617b      	str	r3, [r7, #20]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	617b      	str	r3, [r7, #20]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	617b      	str	r3, [r7, #20]
 80037bc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037ce:	b662      	cpsie	i
}
 80037d0:	e012      	b.n	80037f8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037e0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e2:	2300      	movs	r3, #0
 80037e4:	613b      	str	r3, [r7, #16]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	613b      	str	r3, [r7, #16]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	613b      	str	r3, [r7, #16]
 80037f6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80037f8:	e166      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037fe:	2b03      	cmp	r3, #3
 8003800:	f200 811f 	bhi.w	8003a42 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003808:	2b01      	cmp	r3, #1
 800380a:	d123      	bne.n	8003854 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800380c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800380e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f000 fc4d 	bl	80040b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d001      	beq.n	8003820 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e167      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003832:	1c5a      	adds	r2, r3, #1
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383c:	3b01      	subs	r3, #1
 800383e:	b29a      	uxth	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003848:	b29b      	uxth	r3, r3
 800384a:	3b01      	subs	r3, #1
 800384c:	b29a      	uxth	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003852:	e139      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003858:	2b02      	cmp	r3, #2
 800385a:	d152      	bne.n	8003902 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800385c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003862:	2200      	movs	r2, #0
 8003864:	4906      	ldr	r1, [pc, #24]	; (8003880 <HAL_I2C_Mem_Read+0x24c>)
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 faca 	bl	8003e00 <I2C_WaitOnFlagUntilTimeout>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d008      	beq.n	8003884 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e13c      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
 8003876:	bf00      	nop
 8003878:	00100002 	.word	0x00100002
 800387c:	ffff0000 	.word	0xffff0000
 8003880:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003884:	b672      	cpsid	i
}
 8003886:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003896:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	691a      	ldr	r2, [r3, #16]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a2:	b2d2      	uxtb	r2, r2
 80038a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038aa:	1c5a      	adds	r2, r3, #1
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b4:	3b01      	subs	r3, #1
 80038b6:	b29a      	uxth	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	3b01      	subs	r3, #1
 80038c4:	b29a      	uxth	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80038ca:	b662      	cpsie	i
}
 80038cc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	691a      	ldr	r2, [r3, #16]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d8:	b2d2      	uxtb	r2, r2
 80038da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e0:	1c5a      	adds	r2, r3, #1
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ea:	3b01      	subs	r3, #1
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003900:	e0e2      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003908:	2200      	movs	r2, #0
 800390a:	497b      	ldr	r1, [pc, #492]	; (8003af8 <HAL_I2C_Mem_Read+0x4c4>)
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f000 fa77 	bl	8003e00 <I2C_WaitOnFlagUntilTimeout>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e0e9      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800392a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800392c:	b672      	cpsid	i
}
 800392e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	691a      	ldr	r2, [r3, #16]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003942:	1c5a      	adds	r2, r3, #1
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003958:	b29b      	uxth	r3, r3
 800395a:	3b01      	subs	r3, #1
 800395c:	b29a      	uxth	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003962:	4b66      	ldr	r3, [pc, #408]	; (8003afc <HAL_I2C_Mem_Read+0x4c8>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	08db      	lsrs	r3, r3, #3
 8003968:	4a65      	ldr	r2, [pc, #404]	; (8003b00 <HAL_I2C_Mem_Read+0x4cc>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	0a1a      	lsrs	r2, r3, #8
 8003970:	4613      	mov	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	4413      	add	r3, r2
 8003976:	00da      	lsls	r2, r3, #3
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	3b01      	subs	r3, #1
 8003980:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003982:	6a3b      	ldr	r3, [r7, #32]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d118      	bne.n	80039ba <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2220      	movs	r2, #32
 8003992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	f043 0220 	orr.w	r2, r3, #32
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80039aa:	b662      	cpsie	i
}
 80039ac:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e09a      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d1d9      	bne.n	800397c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	691a      	ldr	r2, [r3, #16]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e2:	b2d2      	uxtb	r2, r2
 80039e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ea:	1c5a      	adds	r2, r3, #1
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039f4:	3b01      	subs	r3, #1
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	3b01      	subs	r3, #1
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003a0a:	b662      	cpsie	i
}
 8003a0c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	691a      	ldr	r2, [r3, #16]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a18:	b2d2      	uxtb	r2, r2
 8003a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a40:	e042      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 fb32 	bl	80040b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e04c      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	691a      	ldr	r2, [r3, #16]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	b2d2      	uxtb	r2, r2
 8003a62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a72:	3b01      	subs	r3, #1
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 0304 	and.w	r3, r3, #4
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	d118      	bne.n	8003ac8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	691a      	ldr	r2, [r3, #16]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa0:	b2d2      	uxtb	r2, r2
 8003aa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f47f ae94 	bne.w	80037fa <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2220      	movs	r2, #32
 8003ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003aea:	2300      	movs	r3, #0
 8003aec:	e000      	b.n	8003af0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003aee:	2302      	movs	r3, #2
  }
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3728      	adds	r7, #40	; 0x28
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	00010004 	.word	0x00010004
 8003afc:	200000dc 	.word	0x200000dc
 8003b00:	14f8b589 	.word	0x14f8b589

08003b04 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af02      	add	r7, sp, #8
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	4608      	mov	r0, r1
 8003b0e:	4611      	mov	r1, r2
 8003b10:	461a      	mov	r2, r3
 8003b12:	4603      	mov	r3, r0
 8003b14:	817b      	strh	r3, [r7, #10]
 8003b16:	460b      	mov	r3, r1
 8003b18:	813b      	strh	r3, [r7, #8]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	6a3b      	ldr	r3, [r7, #32]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 f960 	bl	8003e00 <I2C_WaitOnFlagUntilTimeout>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00d      	beq.n	8003b62 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b54:	d103      	bne.n	8003b5e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b5c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e05f      	b.n	8003c22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b62:	897b      	ldrh	r3, [r7, #10]
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	461a      	mov	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b74:	6a3a      	ldr	r2, [r7, #32]
 8003b76:	492d      	ldr	r1, [pc, #180]	; (8003c2c <I2C_RequestMemoryWrite+0x128>)
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f000 f998 	bl	8003eae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e04c      	b.n	8003c22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b88:	2300      	movs	r3, #0
 8003b8a:	617b      	str	r3, [r7, #20]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	617b      	str	r3, [r7, #20]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ba0:	6a39      	ldr	r1, [r7, #32]
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 fa02 	bl	8003fac <I2C_WaitOnTXEFlagUntilTimeout>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00d      	beq.n	8003bca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	d107      	bne.n	8003bc6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bc4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e02b      	b.n	8003c22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bca:	88fb      	ldrh	r3, [r7, #6]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d105      	bne.n	8003bdc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bd0:	893b      	ldrh	r3, [r7, #8]
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	611a      	str	r2, [r3, #16]
 8003bda:	e021      	b.n	8003c20 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bdc:	893b      	ldrh	r3, [r7, #8]
 8003bde:	0a1b      	lsrs	r3, r3, #8
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bec:	6a39      	ldr	r1, [r7, #32]
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f000 f9dc 	bl	8003fac <I2C_WaitOnTXEFlagUntilTimeout>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00d      	beq.n	8003c16 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	2b04      	cmp	r3, #4
 8003c00:	d107      	bne.n	8003c12 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e005      	b.n	8003c22 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c16:	893b      	ldrh	r3, [r7, #8]
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3718      	adds	r7, #24
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	00010002 	.word	0x00010002

08003c30 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b088      	sub	sp, #32
 8003c34:	af02      	add	r7, sp, #8
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	4608      	mov	r0, r1
 8003c3a:	4611      	mov	r1, r2
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4603      	mov	r3, r0
 8003c40:	817b      	strh	r3, [r7, #10]
 8003c42:	460b      	mov	r3, r1
 8003c44:	813b      	strh	r3, [r7, #8]
 8003c46:	4613      	mov	r3, r2
 8003c48:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c58:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 f8c2 	bl	8003e00 <I2C_WaitOnFlagUntilTimeout>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00d      	beq.n	8003c9e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c90:	d103      	bne.n	8003c9a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c98:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e0aa      	b.n	8003df4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c9e:	897b      	ldrh	r3, [r7, #10]
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	6a3a      	ldr	r2, [r7, #32]
 8003cb2:	4952      	ldr	r1, [pc, #328]	; (8003dfc <I2C_RequestMemoryRead+0x1cc>)
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f8fa 	bl	8003eae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e097      	b.n	8003df4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	617b      	str	r3, [r7, #20]
 8003cd8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cdc:	6a39      	ldr	r1, [r7, #32]
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f964 	bl	8003fac <I2C_WaitOnTXEFlagUntilTimeout>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00d      	beq.n	8003d06 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cee:	2b04      	cmp	r3, #4
 8003cf0:	d107      	bne.n	8003d02 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e076      	b.n	8003df4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d06:	88fb      	ldrh	r3, [r7, #6]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d105      	bne.n	8003d18 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d0c:	893b      	ldrh	r3, [r7, #8]
 8003d0e:	b2da      	uxtb	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	611a      	str	r2, [r3, #16]
 8003d16:	e021      	b.n	8003d5c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d18:	893b      	ldrh	r3, [r7, #8]
 8003d1a:	0a1b      	lsrs	r3, r3, #8
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d28:	6a39      	ldr	r1, [r7, #32]
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f000 f93e 	bl	8003fac <I2C_WaitOnTXEFlagUntilTimeout>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00d      	beq.n	8003d52 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	d107      	bne.n	8003d4e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e050      	b.n	8003df4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d52:	893b      	ldrh	r3, [r7, #8]
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d5e:	6a39      	ldr	r1, [r7, #32]
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 f923 	bl	8003fac <I2C_WaitOnTXEFlagUntilTimeout>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00d      	beq.n	8003d88 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d70:	2b04      	cmp	r3, #4
 8003d72:	d107      	bne.n	8003d84 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d82:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e035      	b.n	8003df4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d96:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	9300      	str	r3, [sp, #0]
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f82b 	bl	8003e00 <I2C_WaitOnFlagUntilTimeout>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00d      	beq.n	8003dcc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dbe:	d103      	bne.n	8003dc8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dc6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e013      	b.n	8003df4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003dcc:	897b      	ldrh	r3, [r7, #10]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	f043 0301 	orr.w	r3, r3, #1
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dde:	6a3a      	ldr	r2, [r7, #32]
 8003de0:	4906      	ldr	r1, [pc, #24]	; (8003dfc <I2C_RequestMemoryRead+0x1cc>)
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 f863 	bl	8003eae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e000      	b.n	8003df4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3718      	adds	r7, #24
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	00010002 	.word	0x00010002

08003e00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	603b      	str	r3, [r7, #0]
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e10:	e025      	b.n	8003e5e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e18:	d021      	beq.n	8003e5e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e1a:	f7fe fed3 	bl	8002bc4 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	683a      	ldr	r2, [r7, #0]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d302      	bcc.n	8003e30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d116      	bne.n	8003e5e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2220      	movs	r2, #32
 8003e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4a:	f043 0220 	orr.w	r2, r3, #32
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e023      	b.n	8003ea6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	0c1b      	lsrs	r3, r3, #16
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d10d      	bne.n	8003e84 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	43da      	mvns	r2, r3
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	4013      	ands	r3, r2
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bf0c      	ite	eq
 8003e7a:	2301      	moveq	r3, #1
 8003e7c:	2300      	movne	r3, #0
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	461a      	mov	r2, r3
 8003e82:	e00c      	b.n	8003e9e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	43da      	mvns	r2, r3
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	4013      	ands	r3, r2
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	bf0c      	ite	eq
 8003e96:	2301      	moveq	r3, #1
 8003e98:	2300      	movne	r3, #0
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d0b6      	beq.n	8003e12 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b084      	sub	sp, #16
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	60f8      	str	r0, [r7, #12]
 8003eb6:	60b9      	str	r1, [r7, #8]
 8003eb8:	607a      	str	r2, [r7, #4]
 8003eba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ebc:	e051      	b.n	8003f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ecc:	d123      	bne.n	8003f16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003edc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ee6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f02:	f043 0204 	orr.w	r2, r3, #4
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e046      	b.n	8003fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f1c:	d021      	beq.n	8003f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f1e:	f7fe fe51 	bl	8002bc4 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d302      	bcc.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d116      	bne.n	8003f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f043 0220 	orr.w	r2, r3, #32
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e020      	b.n	8003fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	0c1b      	lsrs	r3, r3, #16
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d10c      	bne.n	8003f86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	43da      	mvns	r2, r3
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	4013      	ands	r3, r2
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	bf14      	ite	ne
 8003f7e:	2301      	movne	r3, #1
 8003f80:	2300      	moveq	r3, #0
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	e00b      	b.n	8003f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	43da      	mvns	r2, r3
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	4013      	ands	r3, r2
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	bf14      	ite	ne
 8003f98:	2301      	movne	r3, #1
 8003f9a:	2300      	moveq	r3, #0
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d18d      	bne.n	8003ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3710      	adds	r7, #16
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fb8:	e02d      	b.n	8004016 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f000 f8ce 	bl	800415c <I2C_IsAcknowledgeFailed>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e02d      	b.n	8004026 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fd0:	d021      	beq.n	8004016 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fd2:	f7fe fdf7 	bl	8002bc4 <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d302      	bcc.n	8003fe8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d116      	bne.n	8004016 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	f043 0220 	orr.w	r2, r3, #32
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e007      	b.n	8004026 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004020:	2b80      	cmp	r3, #128	; 0x80
 8004022:	d1ca      	bne.n	8003fba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3710      	adds	r7, #16
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}

0800402e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b084      	sub	sp, #16
 8004032:	af00      	add	r7, sp, #0
 8004034:	60f8      	str	r0, [r7, #12]
 8004036:	60b9      	str	r1, [r7, #8]
 8004038:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800403a:	e02d      	b.n	8004098 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f000 f88d 	bl	800415c <I2C_IsAcknowledgeFailed>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e02d      	b.n	80040a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004052:	d021      	beq.n	8004098 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004054:	f7fe fdb6 	bl	8002bc4 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	429a      	cmp	r2, r3
 8004062:	d302      	bcc.n	800406a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d116      	bne.n	8004098 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2220      	movs	r2, #32
 8004074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004084:	f043 0220 	orr.w	r2, r3, #32
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e007      	b.n	80040a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	695b      	ldr	r3, [r3, #20]
 800409e:	f003 0304 	and.w	r3, r3, #4
 80040a2:	2b04      	cmp	r3, #4
 80040a4:	d1ca      	bne.n	800403c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040bc:	e042      	b.n	8004144 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	695b      	ldr	r3, [r3, #20]
 80040c4:	f003 0310 	and.w	r3, r3, #16
 80040c8:	2b10      	cmp	r3, #16
 80040ca:	d119      	bne.n	8004100 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f06f 0210 	mvn.w	r2, #16
 80040d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2220      	movs	r2, #32
 80040e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e029      	b.n	8004154 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004100:	f7fe fd60 	bl	8002bc4 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	68ba      	ldr	r2, [r7, #8]
 800410c:	429a      	cmp	r2, r3
 800410e:	d302      	bcc.n	8004116 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d116      	bne.n	8004144 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2220      	movs	r2, #32
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004130:	f043 0220 	orr.w	r2, r3, #32
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e007      	b.n	8004154 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800414e:	2b40      	cmp	r3, #64	; 0x40
 8004150:	d1b5      	bne.n	80040be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800416e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004172:	d11b      	bne.n	80041ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800417c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2220      	movs	r2, #32
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004198:	f043 0204 	orr.w	r2, r3, #4
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e000      	b.n	80041ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bc80      	pop	{r7}
 80041b6:	4770      	bx	lr

080041b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e272      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 8087 	beq.w	80042e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041d8:	4b92      	ldr	r3, [pc, #584]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f003 030c 	and.w	r3, r3, #12
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d00c      	beq.n	80041fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041e4:	4b8f      	ldr	r3, [pc, #572]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f003 030c 	and.w	r3, r3, #12
 80041ec:	2b08      	cmp	r3, #8
 80041ee:	d112      	bne.n	8004216 <HAL_RCC_OscConfig+0x5e>
 80041f0:	4b8c      	ldr	r3, [pc, #560]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041fc:	d10b      	bne.n	8004216 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041fe:	4b89      	ldr	r3, [pc, #548]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d06c      	beq.n	80042e4 <HAL_RCC_OscConfig+0x12c>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d168      	bne.n	80042e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e24c      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800421e:	d106      	bne.n	800422e <HAL_RCC_OscConfig+0x76>
 8004220:	4b80      	ldr	r3, [pc, #512]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a7f      	ldr	r2, [pc, #508]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004226:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800422a:	6013      	str	r3, [r2, #0]
 800422c:	e02e      	b.n	800428c <HAL_RCC_OscConfig+0xd4>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10c      	bne.n	8004250 <HAL_RCC_OscConfig+0x98>
 8004236:	4b7b      	ldr	r3, [pc, #492]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a7a      	ldr	r2, [pc, #488]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 800423c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	4b78      	ldr	r3, [pc, #480]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a77      	ldr	r2, [pc, #476]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004248:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800424c:	6013      	str	r3, [r2, #0]
 800424e:	e01d      	b.n	800428c <HAL_RCC_OscConfig+0xd4>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004258:	d10c      	bne.n	8004274 <HAL_RCC_OscConfig+0xbc>
 800425a:	4b72      	ldr	r3, [pc, #456]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a71      	ldr	r2, [pc, #452]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004260:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004264:	6013      	str	r3, [r2, #0]
 8004266:	4b6f      	ldr	r3, [pc, #444]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a6e      	ldr	r2, [pc, #440]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 800426c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	e00b      	b.n	800428c <HAL_RCC_OscConfig+0xd4>
 8004274:	4b6b      	ldr	r3, [pc, #428]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a6a      	ldr	r2, [pc, #424]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 800427a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800427e:	6013      	str	r3, [r2, #0]
 8004280:	4b68      	ldr	r3, [pc, #416]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a67      	ldr	r2, [pc, #412]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004286:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800428a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d013      	beq.n	80042bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004294:	f7fe fc96 	bl	8002bc4 <HAL_GetTick>
 8004298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800429a:	e008      	b.n	80042ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800429c:	f7fe fc92 	bl	8002bc4 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b64      	cmp	r3, #100	; 0x64
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e200      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ae:	4b5d      	ldr	r3, [pc, #372]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d0f0      	beq.n	800429c <HAL_RCC_OscConfig+0xe4>
 80042ba:	e014      	b.n	80042e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042bc:	f7fe fc82 	bl	8002bc4 <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c4:	f7fe fc7e 	bl	8002bc4 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b64      	cmp	r3, #100	; 0x64
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e1ec      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042d6:	4b53      	ldr	r3, [pc, #332]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f0      	bne.n	80042c4 <HAL_RCC_OscConfig+0x10c>
 80042e2:	e000      	b.n	80042e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d063      	beq.n	80043ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042f2:	4b4c      	ldr	r3, [pc, #304]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f003 030c 	and.w	r3, r3, #12
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00b      	beq.n	8004316 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80042fe:	4b49      	ldr	r3, [pc, #292]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f003 030c 	and.w	r3, r3, #12
 8004306:	2b08      	cmp	r3, #8
 8004308:	d11c      	bne.n	8004344 <HAL_RCC_OscConfig+0x18c>
 800430a:	4b46      	ldr	r3, [pc, #280]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d116      	bne.n	8004344 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004316:	4b43      	ldr	r3, [pc, #268]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d005      	beq.n	800432e <HAL_RCC_OscConfig+0x176>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	2b01      	cmp	r3, #1
 8004328:	d001      	beq.n	800432e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e1c0      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800432e:	4b3d      	ldr	r3, [pc, #244]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	4939      	ldr	r1, [pc, #228]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 800433e:	4313      	orrs	r3, r2
 8004340:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004342:	e03a      	b.n	80043ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d020      	beq.n	800438e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800434c:	4b36      	ldr	r3, [pc, #216]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800434e:	2201      	movs	r2, #1
 8004350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004352:	f7fe fc37 	bl	8002bc4 <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004358:	e008      	b.n	800436c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800435a:	f7fe fc33 	bl	8002bc4 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e1a1      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800436c:	4b2d      	ldr	r3, [pc, #180]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0f0      	beq.n	800435a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004378:	4b2a      	ldr	r3, [pc, #168]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	4927      	ldr	r1, [pc, #156]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 8004388:	4313      	orrs	r3, r2
 800438a:	600b      	str	r3, [r1, #0]
 800438c:	e015      	b.n	80043ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800438e:	4b26      	ldr	r3, [pc, #152]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004390:	2200      	movs	r2, #0
 8004392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004394:	f7fe fc16 	bl	8002bc4 <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800439c:	f7fe fc12 	bl	8002bc4 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e180      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ae:	4b1d      	ldr	r3, [pc, #116]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1f0      	bne.n	800439c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d03a      	beq.n	800443c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d019      	beq.n	8004402 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ce:	4b17      	ldr	r3, [pc, #92]	; (800442c <HAL_RCC_OscConfig+0x274>)
 80043d0:	2201      	movs	r2, #1
 80043d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d4:	f7fe fbf6 	bl	8002bc4 <HAL_GetTick>
 80043d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043dc:	f7fe fbf2 	bl	8002bc4 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e160      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043ee:	4b0d      	ldr	r3, [pc, #52]	; (8004424 <HAL_RCC_OscConfig+0x26c>)
 80043f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d0f0      	beq.n	80043dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80043fa:	2001      	movs	r0, #1
 80043fc:	f000 fac4 	bl	8004988 <RCC_Delay>
 8004400:	e01c      	b.n	800443c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004402:	4b0a      	ldr	r3, [pc, #40]	; (800442c <HAL_RCC_OscConfig+0x274>)
 8004404:	2200      	movs	r2, #0
 8004406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004408:	f7fe fbdc 	bl	8002bc4 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800440e:	e00f      	b.n	8004430 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004410:	f7fe fbd8 	bl	8002bc4 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d908      	bls.n	8004430 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e146      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
 8004422:	bf00      	nop
 8004424:	40021000 	.word	0x40021000
 8004428:	42420000 	.word	0x42420000
 800442c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004430:	4b92      	ldr	r3, [pc, #584]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1e9      	bne.n	8004410 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0304 	and.w	r3, r3, #4
 8004444:	2b00      	cmp	r3, #0
 8004446:	f000 80a6 	beq.w	8004596 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800444a:	2300      	movs	r3, #0
 800444c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800444e:	4b8b      	ldr	r3, [pc, #556]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d10d      	bne.n	8004476 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800445a:	4b88      	ldr	r3, [pc, #544]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	4a87      	ldr	r2, [pc, #540]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004464:	61d3      	str	r3, [r2, #28]
 8004466:	4b85      	ldr	r3, [pc, #532]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800446e:	60bb      	str	r3, [r7, #8]
 8004470:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004472:	2301      	movs	r3, #1
 8004474:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004476:	4b82      	ldr	r3, [pc, #520]	; (8004680 <HAL_RCC_OscConfig+0x4c8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800447e:	2b00      	cmp	r3, #0
 8004480:	d118      	bne.n	80044b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004482:	4b7f      	ldr	r3, [pc, #508]	; (8004680 <HAL_RCC_OscConfig+0x4c8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a7e      	ldr	r2, [pc, #504]	; (8004680 <HAL_RCC_OscConfig+0x4c8>)
 8004488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800448c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800448e:	f7fe fb99 	bl	8002bc4 <HAL_GetTick>
 8004492:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004494:	e008      	b.n	80044a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004496:	f7fe fb95 	bl	8002bc4 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b64      	cmp	r3, #100	; 0x64
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e103      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044a8:	4b75      	ldr	r3, [pc, #468]	; (8004680 <HAL_RCC_OscConfig+0x4c8>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0f0      	beq.n	8004496 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d106      	bne.n	80044ca <HAL_RCC_OscConfig+0x312>
 80044bc:	4b6f      	ldr	r3, [pc, #444]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	4a6e      	ldr	r2, [pc, #440]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	6213      	str	r3, [r2, #32]
 80044c8:	e02d      	b.n	8004526 <HAL_RCC_OscConfig+0x36e>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10c      	bne.n	80044ec <HAL_RCC_OscConfig+0x334>
 80044d2:	4b6a      	ldr	r3, [pc, #424]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	4a69      	ldr	r2, [pc, #420]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80044d8:	f023 0301 	bic.w	r3, r3, #1
 80044dc:	6213      	str	r3, [r2, #32]
 80044de:	4b67      	ldr	r3, [pc, #412]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	4a66      	ldr	r2, [pc, #408]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80044e4:	f023 0304 	bic.w	r3, r3, #4
 80044e8:	6213      	str	r3, [r2, #32]
 80044ea:	e01c      	b.n	8004526 <HAL_RCC_OscConfig+0x36e>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	2b05      	cmp	r3, #5
 80044f2:	d10c      	bne.n	800450e <HAL_RCC_OscConfig+0x356>
 80044f4:	4b61      	ldr	r3, [pc, #388]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	4a60      	ldr	r2, [pc, #384]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80044fa:	f043 0304 	orr.w	r3, r3, #4
 80044fe:	6213      	str	r3, [r2, #32]
 8004500:	4b5e      	ldr	r3, [pc, #376]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	4a5d      	ldr	r2, [pc, #372]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	6213      	str	r3, [r2, #32]
 800450c:	e00b      	b.n	8004526 <HAL_RCC_OscConfig+0x36e>
 800450e:	4b5b      	ldr	r3, [pc, #364]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	4a5a      	ldr	r2, [pc, #360]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004514:	f023 0301 	bic.w	r3, r3, #1
 8004518:	6213      	str	r3, [r2, #32]
 800451a:	4b58      	ldr	r3, [pc, #352]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	4a57      	ldr	r2, [pc, #348]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004520:	f023 0304 	bic.w	r3, r3, #4
 8004524:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d015      	beq.n	800455a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800452e:	f7fe fb49 	bl	8002bc4 <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004534:	e00a      	b.n	800454c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004536:	f7fe fb45 	bl	8002bc4 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	f241 3288 	movw	r2, #5000	; 0x1388
 8004544:	4293      	cmp	r3, r2
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e0b1      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800454c:	4b4b      	ldr	r3, [pc, #300]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f003 0302 	and.w	r3, r3, #2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0ee      	beq.n	8004536 <HAL_RCC_OscConfig+0x37e>
 8004558:	e014      	b.n	8004584 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800455a:	f7fe fb33 	bl	8002bc4 <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004560:	e00a      	b.n	8004578 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004562:	f7fe fb2f 	bl	8002bc4 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004570:	4293      	cmp	r3, r2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e09b      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004578:	4b40      	ldr	r3, [pc, #256]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1ee      	bne.n	8004562 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004584:	7dfb      	ldrb	r3, [r7, #23]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d105      	bne.n	8004596 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800458a:	4b3c      	ldr	r3, [pc, #240]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	4a3b      	ldr	r2, [pc, #236]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004594:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 8087 	beq.w	80046ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045a0:	4b36      	ldr	r3, [pc, #216]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 030c 	and.w	r3, r3, #12
 80045a8:	2b08      	cmp	r3, #8
 80045aa:	d061      	beq.n	8004670 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	69db      	ldr	r3, [r3, #28]
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d146      	bne.n	8004642 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b4:	4b33      	ldr	r3, [pc, #204]	; (8004684 <HAL_RCC_OscConfig+0x4cc>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ba:	f7fe fb03 	bl	8002bc4 <HAL_GetTick>
 80045be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c2:	f7fe faff 	bl	8002bc4 <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e06d      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045d4:	4b29      	ldr	r3, [pc, #164]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1f0      	bne.n	80045c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045e8:	d108      	bne.n	80045fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045ea:	4b24      	ldr	r3, [pc, #144]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	4921      	ldr	r1, [pc, #132]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045fc:	4b1f      	ldr	r3, [pc, #124]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a19      	ldr	r1, [r3, #32]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460c:	430b      	orrs	r3, r1
 800460e:	491b      	ldr	r1, [pc, #108]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004610:	4313      	orrs	r3, r2
 8004612:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004614:	4b1b      	ldr	r3, [pc, #108]	; (8004684 <HAL_RCC_OscConfig+0x4cc>)
 8004616:	2201      	movs	r2, #1
 8004618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800461a:	f7fe fad3 	bl	8002bc4 <HAL_GetTick>
 800461e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004620:	e008      	b.n	8004634 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004622:	f7fe facf 	bl	8002bc4 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	2b02      	cmp	r3, #2
 800462e:	d901      	bls.n	8004634 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e03d      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004634:	4b11      	ldr	r3, [pc, #68]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d0f0      	beq.n	8004622 <HAL_RCC_OscConfig+0x46a>
 8004640:	e035      	b.n	80046ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004642:	4b10      	ldr	r3, [pc, #64]	; (8004684 <HAL_RCC_OscConfig+0x4cc>)
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004648:	f7fe fabc 	bl	8002bc4 <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004650:	f7fe fab8 	bl	8002bc4 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e026      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004662:	4b06      	ldr	r3, [pc, #24]	; (800467c <HAL_RCC_OscConfig+0x4c4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1f0      	bne.n	8004650 <HAL_RCC_OscConfig+0x498>
 800466e:	e01e      	b.n	80046ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d107      	bne.n	8004688 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e019      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
 800467c:	40021000 	.word	0x40021000
 8004680:	40007000 	.word	0x40007000
 8004684:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004688:	4b0b      	ldr	r3, [pc, #44]	; (80046b8 <HAL_RCC_OscConfig+0x500>)
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	429a      	cmp	r2, r3
 800469a:	d106      	bne.n	80046aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d001      	beq.n	80046ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e000      	b.n	80046b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	40021000 	.word	0x40021000

080046bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d101      	bne.n	80046d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e0d0      	b.n	8004872 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046d0:	4b6a      	ldr	r3, [pc, #424]	; (800487c <HAL_RCC_ClockConfig+0x1c0>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0307 	and.w	r3, r3, #7
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d910      	bls.n	8004700 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046de:	4b67      	ldr	r3, [pc, #412]	; (800487c <HAL_RCC_ClockConfig+0x1c0>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f023 0207 	bic.w	r2, r3, #7
 80046e6:	4965      	ldr	r1, [pc, #404]	; (800487c <HAL_RCC_ClockConfig+0x1c0>)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ee:	4b63      	ldr	r3, [pc, #396]	; (800487c <HAL_RCC_ClockConfig+0x1c0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d001      	beq.n	8004700 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e0b8      	b.n	8004872 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d020      	beq.n	800474e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	2b00      	cmp	r3, #0
 8004716:	d005      	beq.n	8004724 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004718:	4b59      	ldr	r3, [pc, #356]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	4a58      	ldr	r2, [pc, #352]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 800471e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004722:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0308 	and.w	r3, r3, #8
 800472c:	2b00      	cmp	r3, #0
 800472e:	d005      	beq.n	800473c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004730:	4b53      	ldr	r3, [pc, #332]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	4a52      	ldr	r2, [pc, #328]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 8004736:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800473a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800473c:	4b50      	ldr	r3, [pc, #320]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	494d      	ldr	r1, [pc, #308]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 800474a:	4313      	orrs	r3, r2
 800474c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d040      	beq.n	80047dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d107      	bne.n	8004772 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004762:	4b47      	ldr	r3, [pc, #284]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d115      	bne.n	800479a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e07f      	b.n	8004872 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	2b02      	cmp	r3, #2
 8004778:	d107      	bne.n	800478a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800477a:	4b41      	ldr	r3, [pc, #260]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d109      	bne.n	800479a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e073      	b.n	8004872 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800478a:	4b3d      	ldr	r3, [pc, #244]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e06b      	b.n	8004872 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800479a:	4b39      	ldr	r3, [pc, #228]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f023 0203 	bic.w	r2, r3, #3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	4936      	ldr	r1, [pc, #216]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047ac:	f7fe fa0a 	bl	8002bc4 <HAL_GetTick>
 80047b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047b2:	e00a      	b.n	80047ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047b4:	f7fe fa06 	bl	8002bc4 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e053      	b.n	8004872 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ca:	4b2d      	ldr	r3, [pc, #180]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f003 020c 	and.w	r2, r3, #12
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	429a      	cmp	r2, r3
 80047da:	d1eb      	bne.n	80047b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047dc:	4b27      	ldr	r3, [pc, #156]	; (800487c <HAL_RCC_ClockConfig+0x1c0>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	683a      	ldr	r2, [r7, #0]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d210      	bcs.n	800480c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ea:	4b24      	ldr	r3, [pc, #144]	; (800487c <HAL_RCC_ClockConfig+0x1c0>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f023 0207 	bic.w	r2, r3, #7
 80047f2:	4922      	ldr	r1, [pc, #136]	; (800487c <HAL_RCC_ClockConfig+0x1c0>)
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047fa:	4b20      	ldr	r3, [pc, #128]	; (800487c <HAL_RCC_ClockConfig+0x1c0>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0307 	and.w	r3, r3, #7
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	429a      	cmp	r2, r3
 8004806:	d001      	beq.n	800480c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e032      	b.n	8004872 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0304 	and.w	r3, r3, #4
 8004814:	2b00      	cmp	r3, #0
 8004816:	d008      	beq.n	800482a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004818:	4b19      	ldr	r3, [pc, #100]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	4916      	ldr	r1, [pc, #88]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 8004826:	4313      	orrs	r3, r2
 8004828:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0308 	and.w	r3, r3, #8
 8004832:	2b00      	cmp	r3, #0
 8004834:	d009      	beq.n	800484a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004836:	4b12      	ldr	r3, [pc, #72]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	490e      	ldr	r1, [pc, #56]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 8004846:	4313      	orrs	r3, r2
 8004848:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800484a:	f000 f821 	bl	8004890 <HAL_RCC_GetSysClockFreq>
 800484e:	4602      	mov	r2, r0
 8004850:	4b0b      	ldr	r3, [pc, #44]	; (8004880 <HAL_RCC_ClockConfig+0x1c4>)
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	091b      	lsrs	r3, r3, #4
 8004856:	f003 030f 	and.w	r3, r3, #15
 800485a:	490a      	ldr	r1, [pc, #40]	; (8004884 <HAL_RCC_ClockConfig+0x1c8>)
 800485c:	5ccb      	ldrb	r3, [r1, r3]
 800485e:	fa22 f303 	lsr.w	r3, r2, r3
 8004862:	4a09      	ldr	r2, [pc, #36]	; (8004888 <HAL_RCC_ClockConfig+0x1cc>)
 8004864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004866:	4b09      	ldr	r3, [pc, #36]	; (800488c <HAL_RCC_ClockConfig+0x1d0>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f7fe f968 	bl	8002b40 <HAL_InitTick>

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	40022000 	.word	0x40022000
 8004880:	40021000 	.word	0x40021000
 8004884:	08007e90 	.word	0x08007e90
 8004888:	200000dc 	.word	0x200000dc
 800488c:	200000e0 	.word	0x200000e0

08004890 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004890:	b490      	push	{r4, r7}
 8004892:	b08a      	sub	sp, #40	; 0x28
 8004894:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004896:	4b29      	ldr	r3, [pc, #164]	; (800493c <HAL_RCC_GetSysClockFreq+0xac>)
 8004898:	1d3c      	adds	r4, r7, #4
 800489a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800489c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80048a0:	f240 2301 	movw	r3, #513	; 0x201
 80048a4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048a6:	2300      	movs	r3, #0
 80048a8:	61fb      	str	r3, [r7, #28]
 80048aa:	2300      	movs	r3, #0
 80048ac:	61bb      	str	r3, [r7, #24]
 80048ae:	2300      	movs	r3, #0
 80048b0:	627b      	str	r3, [r7, #36]	; 0x24
 80048b2:	2300      	movs	r3, #0
 80048b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80048b6:	2300      	movs	r3, #0
 80048b8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80048ba:	4b21      	ldr	r3, [pc, #132]	; (8004940 <HAL_RCC_GetSysClockFreq+0xb0>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	f003 030c 	and.w	r3, r3, #12
 80048c6:	2b04      	cmp	r3, #4
 80048c8:	d002      	beq.n	80048d0 <HAL_RCC_GetSysClockFreq+0x40>
 80048ca:	2b08      	cmp	r3, #8
 80048cc:	d003      	beq.n	80048d6 <HAL_RCC_GetSysClockFreq+0x46>
 80048ce:	e02b      	b.n	8004928 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048d0:	4b1c      	ldr	r3, [pc, #112]	; (8004944 <HAL_RCC_GetSysClockFreq+0xb4>)
 80048d2:	623b      	str	r3, [r7, #32]
      break;
 80048d4:	e02b      	b.n	800492e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	0c9b      	lsrs	r3, r3, #18
 80048da:	f003 030f 	and.w	r3, r3, #15
 80048de:	3328      	adds	r3, #40	; 0x28
 80048e0:	443b      	add	r3, r7
 80048e2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80048e6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d012      	beq.n	8004918 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048f2:	4b13      	ldr	r3, [pc, #76]	; (8004940 <HAL_RCC_GetSysClockFreq+0xb0>)
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	0c5b      	lsrs	r3, r3, #17
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	3328      	adds	r3, #40	; 0x28
 80048fe:	443b      	add	r3, r7
 8004900:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004904:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	4a0e      	ldr	r2, [pc, #56]	; (8004944 <HAL_RCC_GetSysClockFreq+0xb4>)
 800490a:	fb03 f202 	mul.w	r2, r3, r2
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	fbb2 f3f3 	udiv	r3, r2, r3
 8004914:	627b      	str	r3, [r7, #36]	; 0x24
 8004916:	e004      	b.n	8004922 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	4a0b      	ldr	r2, [pc, #44]	; (8004948 <HAL_RCC_GetSysClockFreq+0xb8>)
 800491c:	fb02 f303 	mul.w	r3, r2, r3
 8004920:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004924:	623b      	str	r3, [r7, #32]
      break;
 8004926:	e002      	b.n	800492e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004928:	4b06      	ldr	r3, [pc, #24]	; (8004944 <HAL_RCC_GetSysClockFreq+0xb4>)
 800492a:	623b      	str	r3, [r7, #32]
      break;
 800492c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800492e:	6a3b      	ldr	r3, [r7, #32]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3728      	adds	r7, #40	; 0x28
 8004934:	46bd      	mov	sp, r7
 8004936:	bc90      	pop	{r4, r7}
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	08007e80 	.word	0x08007e80
 8004940:	40021000 	.word	0x40021000
 8004944:	007a1200 	.word	0x007a1200
 8004948:	003d0900 	.word	0x003d0900

0800494c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004950:	4b02      	ldr	r3, [pc, #8]	; (800495c <HAL_RCC_GetHCLKFreq+0x10>)
 8004952:	681b      	ldr	r3, [r3, #0]
}
 8004954:	4618      	mov	r0, r3
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr
 800495c:	200000dc 	.word	0x200000dc

08004960 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004964:	f7ff fff2 	bl	800494c <HAL_RCC_GetHCLKFreq>
 8004968:	4602      	mov	r2, r0
 800496a:	4b05      	ldr	r3, [pc, #20]	; (8004980 <HAL_RCC_GetPCLK1Freq+0x20>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	0a1b      	lsrs	r3, r3, #8
 8004970:	f003 0307 	and.w	r3, r3, #7
 8004974:	4903      	ldr	r1, [pc, #12]	; (8004984 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004976:	5ccb      	ldrb	r3, [r1, r3]
 8004978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800497c:	4618      	mov	r0, r3
 800497e:	bd80      	pop	{r7, pc}
 8004980:	40021000 	.word	0x40021000
 8004984:	08007ea0 	.word	0x08007ea0

08004988 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004990:	4b0a      	ldr	r3, [pc, #40]	; (80049bc <RCC_Delay+0x34>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a0a      	ldr	r2, [pc, #40]	; (80049c0 <RCC_Delay+0x38>)
 8004996:	fba2 2303 	umull	r2, r3, r2, r3
 800499a:	0a5b      	lsrs	r3, r3, #9
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	fb02 f303 	mul.w	r3, r2, r3
 80049a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80049a4:	bf00      	nop
  }
  while (Delay --);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	1e5a      	subs	r2, r3, #1
 80049aa:	60fa      	str	r2, [r7, #12]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1f9      	bne.n	80049a4 <RCC_Delay+0x1c>
}
 80049b0:	bf00      	nop
 80049b2:	bf00      	nop
 80049b4:	3714      	adds	r7, #20
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr
 80049bc:	200000dc 	.word	0x200000dc
 80049c0:	10624dd3 	.word	0x10624dd3

080049c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e076      	b.n	8004ac4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d108      	bne.n	80049f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049e6:	d009      	beq.n	80049fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	61da      	str	r2, [r3, #28]
 80049ee:	e005      	b.n	80049fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d106      	bne.n	8004a1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7fd fcf8 	bl	800240c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a44:	431a      	orrs	r2, r3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	f003 0302 	and.w	r3, r3, #2
 8004a58:	431a      	orrs	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a76:	431a      	orrs	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a80:	ea42 0103 	orr.w	r1, r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a88:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	430a      	orrs	r2, r1
 8004a92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	0c1a      	lsrs	r2, r3, #16
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f002 0204 	and.w	r2, r2, #4
 8004aa2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	69da      	ldr	r2, [r3, #28]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ab2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3708      	adds	r7, #8
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b088      	sub	sp, #32
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	603b      	str	r3, [r7, #0]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004adc:	2300      	movs	r3, #0
 8004ade:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d101      	bne.n	8004aee <HAL_SPI_Transmit+0x22>
 8004aea:	2302      	movs	r3, #2
 8004aec:	e126      	b.n	8004d3c <HAL_SPI_Transmit+0x270>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004af6:	f7fe f865 	bl	8002bc4 <HAL_GetTick>
 8004afa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004afc:	88fb      	ldrh	r3, [r7, #6]
 8004afe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d002      	beq.n	8004b12 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b10:	e10b      	b.n	8004d2a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <HAL_SPI_Transmit+0x52>
 8004b18:	88fb      	ldrh	r3, [r7, #6]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d102      	bne.n	8004b24 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b22:	e102      	b.n	8004d2a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2203      	movs	r2, #3
 8004b28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	88fa      	ldrh	r2, [r7, #6]
 8004b3c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	88fa      	ldrh	r2, [r7, #6]
 8004b42:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b6a:	d10f      	bne.n	8004b8c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b8a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b96:	2b40      	cmp	r3, #64	; 0x40
 8004b98:	d007      	beq.n	8004baa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ba8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bb2:	d14b      	bne.n	8004c4c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <HAL_SPI_Transmit+0xf6>
 8004bbc:	8afb      	ldrh	r3, [r7, #22]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d13e      	bne.n	8004c40 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc6:	881a      	ldrh	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	1c9a      	adds	r2, r3, #2
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	3b01      	subs	r3, #1
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004be6:	e02b      	b.n	8004c40 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d112      	bne.n	8004c1c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfa:	881a      	ldrh	r2, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c06:	1c9a      	adds	r2, r3, #2
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	3b01      	subs	r3, #1
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c1a:	e011      	b.n	8004c40 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c1c:	f7fd ffd2 	bl	8002bc4 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d803      	bhi.n	8004c34 <HAL_SPI_Transmit+0x168>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c32:	d102      	bne.n	8004c3a <HAL_SPI_Transmit+0x16e>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d102      	bne.n	8004c40 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c3e:	e074      	b.n	8004d2a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1ce      	bne.n	8004be8 <HAL_SPI_Transmit+0x11c>
 8004c4a:	e04c      	b.n	8004ce6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <HAL_SPI_Transmit+0x18e>
 8004c54:	8afb      	ldrh	r3, [r7, #22]
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d140      	bne.n	8004cdc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	330c      	adds	r3, #12
 8004c64:	7812      	ldrb	r2, [r2, #0]
 8004c66:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6c:	1c5a      	adds	r2, r3, #1
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c80:	e02c      	b.n	8004cdc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d113      	bne.n	8004cb8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	330c      	adds	r3, #12
 8004c9a:	7812      	ldrb	r2, [r2, #0]
 8004c9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca2:	1c5a      	adds	r2, r3, #1
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	b29a      	uxth	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	86da      	strh	r2, [r3, #54]	; 0x36
 8004cb6:	e011      	b.n	8004cdc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cb8:	f7fd ff84 	bl	8002bc4 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d803      	bhi.n	8004cd0 <HAL_SPI_Transmit+0x204>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cce:	d102      	bne.n	8004cd6 <HAL_SPI_Transmit+0x20a>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d102      	bne.n	8004cdc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004cda:	e026      	b.n	8004d2a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1cd      	bne.n	8004c82 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ce6:	69ba      	ldr	r2, [r7, #24]
 8004ce8:	6839      	ldr	r1, [r7, #0]
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 fbb8 	bl	8005460 <SPI_EndRxTxTransaction>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10a      	bne.n	8004d1a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d04:	2300      	movs	r3, #0
 8004d06:	613b      	str	r3, [r7, #16]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	613b      	str	r3, [r7, #16]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	613b      	str	r3, [r7, #16]
 8004d18:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	77fb      	strb	r3, [r7, #31]
 8004d26:	e000      	b.n	8004d2a <HAL_SPI_Transmit+0x25e>
  }

error:
 8004d28:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004d3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3720      	adds	r7, #32
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b088      	sub	sp, #32
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	603b      	str	r3, [r7, #0]
 8004d50:	4613      	mov	r3, r2
 8004d52:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d54:	2300      	movs	r3, #0
 8004d56:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d60:	d112      	bne.n	8004d88 <HAL_SPI_Receive+0x44>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10e      	bne.n	8004d88 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2204      	movs	r2, #4
 8004d6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d72:	88fa      	ldrh	r2, [r7, #6]
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	68b9      	ldr	r1, [r7, #8]
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f000 f8f1 	bl	8004f66 <HAL_SPI_TransmitReceive>
 8004d84:	4603      	mov	r3, r0
 8004d86:	e0ea      	b.n	8004f5e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d101      	bne.n	8004d96 <HAL_SPI_Receive+0x52>
 8004d92:	2302      	movs	r3, #2
 8004d94:	e0e3      	b.n	8004f5e <HAL_SPI_Receive+0x21a>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d9e:	f7fd ff11 	bl	8002bc4 <HAL_GetTick>
 8004da2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d002      	beq.n	8004db6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004db0:	2302      	movs	r3, #2
 8004db2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004db4:	e0ca      	b.n	8004f4c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d002      	beq.n	8004dc2 <HAL_SPI_Receive+0x7e>
 8004dbc:	88fb      	ldrh	r3, [r7, #6]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d102      	bne.n	8004dc8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004dc6:	e0c1      	b.n	8004f4c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2204      	movs	r2, #4
 8004dcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	68ba      	ldr	r2, [r7, #8]
 8004dda:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	88fa      	ldrh	r2, [r7, #6]
 8004de0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	88fa      	ldrh	r2, [r7, #6]
 8004de6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2200      	movs	r2, #0
 8004dec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e0e:	d10f      	bne.n	8004e30 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e2e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e3a:	2b40      	cmp	r3, #64	; 0x40
 8004e3c:	d007      	beq.n	8004e4e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e4c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d162      	bne.n	8004f1c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e56:	e02e      	b.n	8004eb6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d115      	bne.n	8004e92 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f103 020c 	add.w	r2, r3, #12
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e72:	7812      	ldrb	r2, [r2, #0]
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e90:	e011      	b.n	8004eb6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e92:	f7fd fe97 	bl	8002bc4 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	683a      	ldr	r2, [r7, #0]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d803      	bhi.n	8004eaa <HAL_SPI_Receive+0x166>
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ea8:	d102      	bne.n	8004eb0 <HAL_SPI_Receive+0x16c>
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d102      	bne.n	8004eb6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004eb4:	e04a      	b.n	8004f4c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1cb      	bne.n	8004e58 <HAL_SPI_Receive+0x114>
 8004ec0:	e031      	b.n	8004f26 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d113      	bne.n	8004ef8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68da      	ldr	r2, [r3, #12]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eda:	b292      	uxth	r2, r2
 8004edc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	1c9a      	adds	r2, r3, #2
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ef6:	e011      	b.n	8004f1c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ef8:	f7fd fe64 	bl	8002bc4 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d803      	bhi.n	8004f10 <HAL_SPI_Receive+0x1cc>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f0e:	d102      	bne.n	8004f16 <HAL_SPI_Receive+0x1d2>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d102      	bne.n	8004f1c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004f1a:	e017      	b.n	8004f4c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1cd      	bne.n	8004ec2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	6839      	ldr	r1, [r7, #0]
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f000 fa46 	bl	80053bc <SPI_EndRxTransaction>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d002      	beq.n	8004f4a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	75fb      	strb	r3, [r7, #23]
 8004f48:	e000      	b.n	8004f4c <HAL_SPI_Receive+0x208>
  }

error :
 8004f4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b08c      	sub	sp, #48	; 0x30
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	60f8      	str	r0, [r7, #12]
 8004f6e:	60b9      	str	r1, [r7, #8]
 8004f70:	607a      	str	r2, [r7, #4]
 8004f72:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f74:	2301      	movs	r3, #1
 8004f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d101      	bne.n	8004f8c <HAL_SPI_TransmitReceive+0x26>
 8004f88:	2302      	movs	r3, #2
 8004f8a:	e18a      	b.n	80052a2 <HAL_SPI_TransmitReceive+0x33c>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f94:	f7fd fe16 	bl	8002bc4 <HAL_GetTick>
 8004f98:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004faa:	887b      	ldrh	r3, [r7, #2]
 8004fac:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004fae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d00f      	beq.n	8004fd6 <HAL_SPI_TransmitReceive+0x70>
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fbc:	d107      	bne.n	8004fce <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d103      	bne.n	8004fce <HAL_SPI_TransmitReceive+0x68>
 8004fc6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004fca:	2b04      	cmp	r3, #4
 8004fcc:	d003      	beq.n	8004fd6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004fce:	2302      	movs	r3, #2
 8004fd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004fd4:	e15b      	b.n	800528e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d005      	beq.n	8004fe8 <HAL_SPI_TransmitReceive+0x82>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <HAL_SPI_TransmitReceive+0x82>
 8004fe2:	887b      	ldrh	r3, [r7, #2]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d103      	bne.n	8004ff0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004fee:	e14e      	b.n	800528e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d003      	beq.n	8005004 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2205      	movs	r2, #5
 8005000:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	887a      	ldrh	r2, [r7, #2]
 8005014:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	887a      	ldrh	r2, [r7, #2]
 800501a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	887a      	ldrh	r2, [r7, #2]
 8005026:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	887a      	ldrh	r2, [r7, #2]
 800502c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005044:	2b40      	cmp	r3, #64	; 0x40
 8005046:	d007      	beq.n	8005058 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005056:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005060:	d178      	bne.n	8005154 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <HAL_SPI_TransmitReceive+0x10a>
 800506a:	8b7b      	ldrh	r3, [r7, #26]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d166      	bne.n	800513e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005074:	881a      	ldrh	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005080:	1c9a      	adds	r2, r3, #2
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800508a:	b29b      	uxth	r3, r3
 800508c:	3b01      	subs	r3, #1
 800508e:	b29a      	uxth	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005094:	e053      	b.n	800513e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d11b      	bne.n	80050dc <HAL_SPI_TransmitReceive+0x176>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d016      	beq.n	80050dc <HAL_SPI_TransmitReceive+0x176>
 80050ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d113      	bne.n	80050dc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b8:	881a      	ldrh	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c4:	1c9a      	adds	r2, r3, #2
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	3b01      	subs	r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050d8:	2300      	movs	r3, #0
 80050da:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d119      	bne.n	800511e <HAL_SPI_TransmitReceive+0x1b8>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d014      	beq.n	800511e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68da      	ldr	r2, [r3, #12]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fe:	b292      	uxth	r2, r2
 8005100:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005106:	1c9a      	adds	r2, r3, #2
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005110:	b29b      	uxth	r3, r3
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800511a:	2301      	movs	r3, #1
 800511c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800511e:	f7fd fd51 	bl	8002bc4 <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800512a:	429a      	cmp	r2, r3
 800512c:	d807      	bhi.n	800513e <HAL_SPI_TransmitReceive+0x1d8>
 800512e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005130:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005134:	d003      	beq.n	800513e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800513c:	e0a7      	b.n	800528e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005142:	b29b      	uxth	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1a6      	bne.n	8005096 <HAL_SPI_TransmitReceive+0x130>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800514c:	b29b      	uxth	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1a1      	bne.n	8005096 <HAL_SPI_TransmitReceive+0x130>
 8005152:	e07c      	b.n	800524e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d002      	beq.n	8005162 <HAL_SPI_TransmitReceive+0x1fc>
 800515c:	8b7b      	ldrh	r3, [r7, #26]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d16b      	bne.n	800523a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	330c      	adds	r3, #12
 800516c:	7812      	ldrb	r2, [r2, #0]
 800516e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005174:	1c5a      	adds	r2, r3, #1
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005188:	e057      	b.n	800523a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b02      	cmp	r3, #2
 8005196:	d11c      	bne.n	80051d2 <HAL_SPI_TransmitReceive+0x26c>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d017      	beq.n	80051d2 <HAL_SPI_TransmitReceive+0x26c>
 80051a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d114      	bne.n	80051d2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	330c      	adds	r3, #12
 80051b2:	7812      	ldrb	r2, [r2, #0]
 80051b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ba:	1c5a      	adds	r2, r3, #1
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	3b01      	subs	r3, #1
 80051c8:	b29a      	uxth	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051ce:	2300      	movs	r3, #0
 80051d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d119      	bne.n	8005214 <HAL_SPI_TransmitReceive+0x2ae>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d014      	beq.n	8005214 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68da      	ldr	r2, [r3, #12]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f4:	b2d2      	uxtb	r2, r2
 80051f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fc:	1c5a      	adds	r2, r3, #1
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005206:	b29b      	uxth	r3, r3
 8005208:	3b01      	subs	r3, #1
 800520a:	b29a      	uxth	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005210:	2301      	movs	r3, #1
 8005212:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005214:	f7fd fcd6 	bl	8002bc4 <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005220:	429a      	cmp	r2, r3
 8005222:	d803      	bhi.n	800522c <HAL_SPI_TransmitReceive+0x2c6>
 8005224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005226:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800522a:	d102      	bne.n	8005232 <HAL_SPI_TransmitReceive+0x2cc>
 800522c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800522e:	2b00      	cmp	r3, #0
 8005230:	d103      	bne.n	800523a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005238:	e029      	b.n	800528e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1a2      	bne.n	800518a <HAL_SPI_TransmitReceive+0x224>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005248:	b29b      	uxth	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d19d      	bne.n	800518a <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800524e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005250:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f000 f904 	bl	8005460 <SPI_EndRxTxTransaction>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d006      	beq.n	800526c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2220      	movs	r2, #32
 8005268:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800526a:	e010      	b.n	800528e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d10b      	bne.n	800528c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005274:	2300      	movs	r3, #0
 8005276:	617b      	str	r3, [r7, #20]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	617b      	str	r3, [r7, #20]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	e000      	b.n	800528e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800528c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800529e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3730      	adds	r7, #48	; 0x30
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b088      	sub	sp, #32
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	603b      	str	r3, [r7, #0]
 80052b8:	4613      	mov	r3, r2
 80052ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052bc:	f7fd fc82 	bl	8002bc4 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c4:	1a9b      	subs	r3, r3, r2
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	4413      	add	r3, r2
 80052ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052cc:	f7fd fc7a 	bl	8002bc4 <HAL_GetTick>
 80052d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052d2:	4b39      	ldr	r3, [pc, #228]	; (80053b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	015b      	lsls	r3, r3, #5
 80052d8:	0d1b      	lsrs	r3, r3, #20
 80052da:	69fa      	ldr	r2, [r7, #28]
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
 80052e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052e2:	e054      	b.n	800538e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80052ea:	d050      	beq.n	800538e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052ec:	f7fd fc6a 	bl	8002bc4 <HAL_GetTick>
 80052f0:	4602      	mov	r2, r0
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	69fa      	ldr	r2, [r7, #28]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d902      	bls.n	8005302 <SPI_WaitFlagStateUntilTimeout+0x56>
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d13d      	bne.n	800537e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005310:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800531a:	d111      	bne.n	8005340 <SPI_WaitFlagStateUntilTimeout+0x94>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005324:	d004      	beq.n	8005330 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800532e:	d107      	bne.n	8005340 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800533e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005348:	d10f      	bne.n	800536a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005368:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e017      	b.n	80053ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	3b01      	subs	r3, #1
 800538c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4013      	ands	r3, r2
 8005398:	68ba      	ldr	r2, [r7, #8]
 800539a:	429a      	cmp	r2, r3
 800539c:	bf0c      	ite	eq
 800539e:	2301      	moveq	r3, #1
 80053a0:	2300      	movne	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	461a      	mov	r2, r3
 80053a6:	79fb      	ldrb	r3, [r7, #7]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d19b      	bne.n	80052e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3720      	adds	r7, #32
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	200000dc 	.word	0x200000dc

080053bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af02      	add	r7, sp, #8
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053d0:	d111      	bne.n	80053f6 <SPI_EndRxTransaction+0x3a>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053da:	d004      	beq.n	80053e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053e4:	d107      	bne.n	80053f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053f4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053fe:	d117      	bne.n	8005430 <SPI_EndRxTransaction+0x74>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005408:	d112      	bne.n	8005430 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	2200      	movs	r2, #0
 8005412:	2101      	movs	r1, #1
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f7ff ff49 	bl	80052ac <SPI_WaitFlagStateUntilTimeout>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d01a      	beq.n	8005456 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005424:	f043 0220 	orr.w	r2, r3, #32
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e013      	b.n	8005458 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	9300      	str	r3, [sp, #0]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2200      	movs	r2, #0
 8005438:	2180      	movs	r1, #128	; 0x80
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f7ff ff36 	bl	80052ac <SPI_WaitFlagStateUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d007      	beq.n	8005456 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800544a:	f043 0220 	orr.w	r2, r3, #32
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e000      	b.n	8005458 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af02      	add	r7, sp, #8
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	9300      	str	r3, [sp, #0]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2200      	movs	r2, #0
 8005474:	2180      	movs	r1, #128	; 0x80
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f7ff ff18 	bl	80052ac <SPI_WaitFlagStateUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d007      	beq.n	8005492 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005486:	f043 0220 	orr.w	r2, r3, #32
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e000      	b.n	8005494 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b082      	sub	sp, #8
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e041      	b.n	8005532 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d106      	bne.n	80054c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f7fd fa4e 	bl	8002964 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2202      	movs	r2, #2
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	3304      	adds	r3, #4
 80054d8:	4619      	mov	r1, r3
 80054da:	4610      	mov	r0, r2
 80054dc:	f000 fc72 	bl	8005dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3708      	adds	r7, #8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800554a:	b2db      	uxtb	r3, r3
 800554c:	2b01      	cmp	r3, #1
 800554e:	d001      	beq.n	8005554 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e032      	b.n	80055ba <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a18      	ldr	r2, [pc, #96]	; (80055c4 <HAL_TIM_Base_Start+0x88>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00e      	beq.n	8005584 <HAL_TIM_Base_Start+0x48>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800556e:	d009      	beq.n	8005584 <HAL_TIM_Base_Start+0x48>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a14      	ldr	r2, [pc, #80]	; (80055c8 <HAL_TIM_Base_Start+0x8c>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d004      	beq.n	8005584 <HAL_TIM_Base_Start+0x48>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a13      	ldr	r2, [pc, #76]	; (80055cc <HAL_TIM_Base_Start+0x90>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d111      	bne.n	80055a8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	f003 0307 	and.w	r3, r3, #7
 800558e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2b06      	cmp	r3, #6
 8005594:	d010      	beq.n	80055b8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f042 0201 	orr.w	r2, r2, #1
 80055a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055a6:	e007      	b.n	80055b8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f042 0201 	orr.w	r2, r2, #1
 80055b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3714      	adds	r7, #20
 80055be:	46bd      	mov	sp, r7
 80055c0:	bc80      	pop	{r7}
 80055c2:	4770      	bx	lr
 80055c4:	40012c00 	.word	0x40012c00
 80055c8:	40000400 	.word	0x40000400
 80055cc:	40000800 	.word	0x40000800

080055d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d001      	beq.n	80055e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e03a      	b.n	800565e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68da      	ldr	r2, [r3, #12]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0201 	orr.w	r2, r2, #1
 80055fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a18      	ldr	r2, [pc, #96]	; (8005668 <HAL_TIM_Base_Start_IT+0x98>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00e      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x58>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005612:	d009      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x58>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a14      	ldr	r2, [pc, #80]	; (800566c <HAL_TIM_Base_Start_IT+0x9c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d004      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x58>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a13      	ldr	r2, [pc, #76]	; (8005670 <HAL_TIM_Base_Start_IT+0xa0>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d111      	bne.n	800564c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f003 0307 	and.w	r3, r3, #7
 8005632:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2b06      	cmp	r3, #6
 8005638:	d010      	beq.n	800565c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f042 0201 	orr.w	r2, r2, #1
 8005648:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800564a:	e007      	b.n	800565c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0201 	orr.w	r2, r2, #1
 800565a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3714      	adds	r7, #20
 8005662:	46bd      	mov	sp, r7
 8005664:	bc80      	pop	{r7}
 8005666:	4770      	bx	lr
 8005668:	40012c00 	.word	0x40012c00
 800566c:	40000400 	.word	0x40000400
 8005670:	40000800 	.word	0x40000800

08005674 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e041      	b.n	800570a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800568c:	b2db      	uxtb	r3, r3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d106      	bne.n	80056a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f839 	bl	8005712 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2202      	movs	r2, #2
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	3304      	adds	r3, #4
 80056b0:	4619      	mov	r1, r3
 80056b2:	4610      	mov	r0, r2
 80056b4:	f000 fb86 	bl	8005dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005712:	b480      	push	{r7}
 8005714:	b083      	sub	sp, #12
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800571a:	bf00      	nop
 800571c:	370c      	adds	r7, #12
 800571e:	46bd      	mov	sp, r7
 8005720:	bc80      	pop	{r7}
 8005722:	4770      	bx	lr

08005724 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d109      	bne.n	8005748 <HAL_TIM_PWM_Start+0x24>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800573a:	b2db      	uxtb	r3, r3
 800573c:	2b01      	cmp	r3, #1
 800573e:	bf14      	ite	ne
 8005740:	2301      	movne	r3, #1
 8005742:	2300      	moveq	r3, #0
 8005744:	b2db      	uxtb	r3, r3
 8005746:	e022      	b.n	800578e <HAL_TIM_PWM_Start+0x6a>
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	2b04      	cmp	r3, #4
 800574c:	d109      	bne.n	8005762 <HAL_TIM_PWM_Start+0x3e>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005754:	b2db      	uxtb	r3, r3
 8005756:	2b01      	cmp	r3, #1
 8005758:	bf14      	ite	ne
 800575a:	2301      	movne	r3, #1
 800575c:	2300      	moveq	r3, #0
 800575e:	b2db      	uxtb	r3, r3
 8005760:	e015      	b.n	800578e <HAL_TIM_PWM_Start+0x6a>
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2b08      	cmp	r3, #8
 8005766:	d109      	bne.n	800577c <HAL_TIM_PWM_Start+0x58>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	bf14      	ite	ne
 8005774:	2301      	movne	r3, #1
 8005776:	2300      	moveq	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	e008      	b.n	800578e <HAL_TIM_PWM_Start+0x6a>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b01      	cmp	r3, #1
 8005786:	bf14      	ite	ne
 8005788:	2301      	movne	r3, #1
 800578a:	2300      	moveq	r3, #0
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e05e      	b.n	8005854 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d104      	bne.n	80057a6 <HAL_TIM_PWM_Start+0x82>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2202      	movs	r2, #2
 80057a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057a4:	e013      	b.n	80057ce <HAL_TIM_PWM_Start+0xaa>
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2b04      	cmp	r3, #4
 80057aa:	d104      	bne.n	80057b6 <HAL_TIM_PWM_Start+0x92>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057b4:	e00b      	b.n	80057ce <HAL_TIM_PWM_Start+0xaa>
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	2b08      	cmp	r3, #8
 80057ba:	d104      	bne.n	80057c6 <HAL_TIM_PWM_Start+0xa2>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057c4:	e003      	b.n	80057ce <HAL_TIM_PWM_Start+0xaa>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2202      	movs	r2, #2
 80057ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2201      	movs	r2, #1
 80057d4:	6839      	ldr	r1, [r7, #0]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f000 fd74 	bl	80062c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a1e      	ldr	r2, [pc, #120]	; (800585c <HAL_TIM_PWM_Start+0x138>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d107      	bne.n	80057f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a18      	ldr	r2, [pc, #96]	; (800585c <HAL_TIM_PWM_Start+0x138>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d00e      	beq.n	800581e <HAL_TIM_PWM_Start+0xfa>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005808:	d009      	beq.n	800581e <HAL_TIM_PWM_Start+0xfa>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a14      	ldr	r2, [pc, #80]	; (8005860 <HAL_TIM_PWM_Start+0x13c>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d004      	beq.n	800581e <HAL_TIM_PWM_Start+0xfa>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a12      	ldr	r2, [pc, #72]	; (8005864 <HAL_TIM_PWM_Start+0x140>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d111      	bne.n	8005842 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2b06      	cmp	r3, #6
 800582e:	d010      	beq.n	8005852 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0201 	orr.w	r2, r2, #1
 800583e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005840:	e007      	b.n	8005852 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f042 0201 	orr.w	r2, r2, #1
 8005850:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005852:	2300      	movs	r3, #0
}
 8005854:	4618      	mov	r0, r3
 8005856:	3710      	adds	r7, #16
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}
 800585c:	40012c00 	.word	0x40012c00
 8005860:	40000400 	.word	0x40000400
 8005864:	40000800 	.word	0x40000800

08005868 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b02      	cmp	r3, #2
 800587c:	d122      	bne.n	80058c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b02      	cmp	r3, #2
 800588a:	d11b      	bne.n	80058c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f06f 0202 	mvn.w	r2, #2
 8005894:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2201      	movs	r2, #1
 800589a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	699b      	ldr	r3, [r3, #24]
 80058a2:	f003 0303 	and.w	r3, r3, #3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d003      	beq.n	80058b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 fa6f 	bl	8005d8e <HAL_TIM_IC_CaptureCallback>
 80058b0:	e005      	b.n	80058be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fa62 	bl	8005d7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 fa71 	bl	8005da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	f003 0304 	and.w	r3, r3, #4
 80058ce:	2b04      	cmp	r3, #4
 80058d0:	d122      	bne.n	8005918 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	f003 0304 	and.w	r3, r3, #4
 80058dc:	2b04      	cmp	r3, #4
 80058de:	d11b      	bne.n	8005918 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f06f 0204 	mvn.w	r2, #4
 80058e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2202      	movs	r2, #2
 80058ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d003      	beq.n	8005906 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 fa45 	bl	8005d8e <HAL_TIM_IC_CaptureCallback>
 8005904:	e005      	b.n	8005912 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 fa38 	bl	8005d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 fa47 	bl	8005da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	f003 0308 	and.w	r3, r3, #8
 8005922:	2b08      	cmp	r3, #8
 8005924:	d122      	bne.n	800596c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	f003 0308 	and.w	r3, r3, #8
 8005930:	2b08      	cmp	r3, #8
 8005932:	d11b      	bne.n	800596c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f06f 0208 	mvn.w	r2, #8
 800593c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2204      	movs	r2, #4
 8005942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	69db      	ldr	r3, [r3, #28]
 800594a:	f003 0303 	and.w	r3, r3, #3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d003      	beq.n	800595a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 fa1b 	bl	8005d8e <HAL_TIM_IC_CaptureCallback>
 8005958:	e005      	b.n	8005966 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 fa0e 	bl	8005d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fa1d 	bl	8005da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	f003 0310 	and.w	r3, r3, #16
 8005976:	2b10      	cmp	r3, #16
 8005978:	d122      	bne.n	80059c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	f003 0310 	and.w	r3, r3, #16
 8005984:	2b10      	cmp	r3, #16
 8005986:	d11b      	bne.n	80059c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f06f 0210 	mvn.w	r2, #16
 8005990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2208      	movs	r2, #8
 8005996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	69db      	ldr	r3, [r3, #28]
 800599e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d003      	beq.n	80059ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f9f1 	bl	8005d8e <HAL_TIM_IC_CaptureCallback>
 80059ac:	e005      	b.n	80059ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f9e4 	bl	8005d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f9f3 	bl	8005da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d10e      	bne.n	80059ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d107      	bne.n	80059ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f06f 0201 	mvn.w	r2, #1
 80059e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f7fb ff56 	bl	8001898 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f6:	2b80      	cmp	r3, #128	; 0x80
 80059f8:	d10e      	bne.n	8005a18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a04:	2b80      	cmp	r3, #128	; 0x80
 8005a06:	d107      	bne.n	8005a18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 fd32 	bl	800647c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a22:	2b40      	cmp	r3, #64	; 0x40
 8005a24:	d10e      	bne.n	8005a44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a30:	2b40      	cmp	r3, #64	; 0x40
 8005a32:	d107      	bne.n	8005a44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f9b7 	bl	8005db2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	f003 0320 	and.w	r3, r3, #32
 8005a4e:	2b20      	cmp	r3, #32
 8005a50:	d10e      	bne.n	8005a70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f003 0320 	and.w	r3, r3, #32
 8005a5c:	2b20      	cmp	r3, #32
 8005a5e:	d107      	bne.n	8005a70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f06f 0220 	mvn.w	r2, #32
 8005a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fcfd 	bl	800646a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a70:	bf00      	nop
 8005a72:	3708      	adds	r7, #8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d101      	bne.n	8005a92 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005a8e:	2302      	movs	r3, #2
 8005a90:	e0ac      	b.n	8005bec <HAL_TIM_PWM_ConfigChannel+0x174>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2b0c      	cmp	r3, #12
 8005a9e:	f200 809f 	bhi.w	8005be0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8005aa2:	a201      	add	r2, pc, #4	; (adr r2, 8005aa8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa8:	08005add 	.word	0x08005add
 8005aac:	08005be1 	.word	0x08005be1
 8005ab0:	08005be1 	.word	0x08005be1
 8005ab4:	08005be1 	.word	0x08005be1
 8005ab8:	08005b1d 	.word	0x08005b1d
 8005abc:	08005be1 	.word	0x08005be1
 8005ac0:	08005be1 	.word	0x08005be1
 8005ac4:	08005be1 	.word	0x08005be1
 8005ac8:	08005b5f 	.word	0x08005b5f
 8005acc:	08005be1 	.word	0x08005be1
 8005ad0:	08005be1 	.word	0x08005be1
 8005ad4:	08005be1 	.word	0x08005be1
 8005ad8:	08005b9f 	.word	0x08005b9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68b9      	ldr	r1, [r7, #8]
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 f9d0 	bl	8005e88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	699a      	ldr	r2, [r3, #24]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f042 0208 	orr.w	r2, r2, #8
 8005af6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	699a      	ldr	r2, [r3, #24]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f022 0204 	bic.w	r2, r2, #4
 8005b06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6999      	ldr	r1, [r3, #24]
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	691a      	ldr	r2, [r3, #16]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	430a      	orrs	r2, r1
 8005b18:	619a      	str	r2, [r3, #24]
      break;
 8005b1a:	e062      	b.n	8005be2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68b9      	ldr	r1, [r7, #8]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 fa16 	bl	8005f54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	699a      	ldr	r2, [r3, #24]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	699a      	ldr	r2, [r3, #24]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6999      	ldr	r1, [r3, #24]
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	021a      	lsls	r2, r3, #8
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	619a      	str	r2, [r3, #24]
      break;
 8005b5c:	e041      	b.n	8005be2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68b9      	ldr	r1, [r7, #8]
 8005b64:	4618      	mov	r0, r3
 8005b66:	f000 fa5f 	bl	8006028 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	69da      	ldr	r2, [r3, #28]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f042 0208 	orr.w	r2, r2, #8
 8005b78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	69da      	ldr	r2, [r3, #28]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f022 0204 	bic.w	r2, r2, #4
 8005b88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	69d9      	ldr	r1, [r3, #28]
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	691a      	ldr	r2, [r3, #16]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	61da      	str	r2, [r3, #28]
      break;
 8005b9c:	e021      	b.n	8005be2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68b9      	ldr	r1, [r7, #8]
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f000 faa9 	bl	80060fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	69da      	ldr	r2, [r3, #28]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	69da      	ldr	r2, [r3, #28]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	69d9      	ldr	r1, [r3, #28]
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	021a      	lsls	r2, r3, #8
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	430a      	orrs	r2, r1
 8005bdc:	61da      	str	r2, [r3, #28]
      break;
 8005bde:	e000      	b.n	8005be2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005be0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d101      	bne.n	8005c0c <HAL_TIM_ConfigClockSource+0x18>
 8005c08:	2302      	movs	r3, #2
 8005c0a:	e0b3      	b.n	8005d74 <HAL_TIM_ConfigClockSource+0x180>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c2a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c32:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c44:	d03e      	beq.n	8005cc4 <HAL_TIM_ConfigClockSource+0xd0>
 8005c46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c4a:	f200 8087 	bhi.w	8005d5c <HAL_TIM_ConfigClockSource+0x168>
 8005c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c52:	f000 8085 	beq.w	8005d60 <HAL_TIM_ConfigClockSource+0x16c>
 8005c56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c5a:	d87f      	bhi.n	8005d5c <HAL_TIM_ConfigClockSource+0x168>
 8005c5c:	2b70      	cmp	r3, #112	; 0x70
 8005c5e:	d01a      	beq.n	8005c96 <HAL_TIM_ConfigClockSource+0xa2>
 8005c60:	2b70      	cmp	r3, #112	; 0x70
 8005c62:	d87b      	bhi.n	8005d5c <HAL_TIM_ConfigClockSource+0x168>
 8005c64:	2b60      	cmp	r3, #96	; 0x60
 8005c66:	d050      	beq.n	8005d0a <HAL_TIM_ConfigClockSource+0x116>
 8005c68:	2b60      	cmp	r3, #96	; 0x60
 8005c6a:	d877      	bhi.n	8005d5c <HAL_TIM_ConfigClockSource+0x168>
 8005c6c:	2b50      	cmp	r3, #80	; 0x50
 8005c6e:	d03c      	beq.n	8005cea <HAL_TIM_ConfigClockSource+0xf6>
 8005c70:	2b50      	cmp	r3, #80	; 0x50
 8005c72:	d873      	bhi.n	8005d5c <HAL_TIM_ConfigClockSource+0x168>
 8005c74:	2b40      	cmp	r3, #64	; 0x40
 8005c76:	d058      	beq.n	8005d2a <HAL_TIM_ConfigClockSource+0x136>
 8005c78:	2b40      	cmp	r3, #64	; 0x40
 8005c7a:	d86f      	bhi.n	8005d5c <HAL_TIM_ConfigClockSource+0x168>
 8005c7c:	2b30      	cmp	r3, #48	; 0x30
 8005c7e:	d064      	beq.n	8005d4a <HAL_TIM_ConfigClockSource+0x156>
 8005c80:	2b30      	cmp	r3, #48	; 0x30
 8005c82:	d86b      	bhi.n	8005d5c <HAL_TIM_ConfigClockSource+0x168>
 8005c84:	2b20      	cmp	r3, #32
 8005c86:	d060      	beq.n	8005d4a <HAL_TIM_ConfigClockSource+0x156>
 8005c88:	2b20      	cmp	r3, #32
 8005c8a:	d867      	bhi.n	8005d5c <HAL_TIM_ConfigClockSource+0x168>
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d05c      	beq.n	8005d4a <HAL_TIM_ConfigClockSource+0x156>
 8005c90:	2b10      	cmp	r3, #16
 8005c92:	d05a      	beq.n	8005d4a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005c94:	e062      	b.n	8005d5c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6818      	ldr	r0, [r3, #0]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	6899      	ldr	r1, [r3, #8]
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	685a      	ldr	r2, [r3, #4]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	f000 faee 	bl	8006286 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005cb8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	609a      	str	r2, [r3, #8]
      break;
 8005cc2:	e04e      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6818      	ldr	r0, [r3, #0]
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	6899      	ldr	r1, [r3, #8]
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	685a      	ldr	r2, [r3, #4]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	f000 fad7 	bl	8006286 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689a      	ldr	r2, [r3, #8]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ce6:	609a      	str	r2, [r3, #8]
      break;
 8005ce8:	e03b      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6818      	ldr	r0, [r3, #0]
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	6859      	ldr	r1, [r3, #4]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	f000 fa4e 	bl	8006198 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2150      	movs	r1, #80	; 0x50
 8005d02:	4618      	mov	r0, r3
 8005d04:	f000 faa5 	bl	8006252 <TIM_ITRx_SetConfig>
      break;
 8005d08:	e02b      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6818      	ldr	r0, [r3, #0]
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	6859      	ldr	r1, [r3, #4]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	461a      	mov	r2, r3
 8005d18:	f000 fa6c 	bl	80061f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2160      	movs	r1, #96	; 0x60
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 fa95 	bl	8006252 <TIM_ITRx_SetConfig>
      break;
 8005d28:	e01b      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6818      	ldr	r0, [r3, #0]
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	6859      	ldr	r1, [r3, #4]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	461a      	mov	r2, r3
 8005d38:	f000 fa2e 	bl	8006198 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2140      	movs	r1, #64	; 0x40
 8005d42:	4618      	mov	r0, r3
 8005d44:	f000 fa85 	bl	8006252 <TIM_ITRx_SetConfig>
      break;
 8005d48:	e00b      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4619      	mov	r1, r3
 8005d54:	4610      	mov	r0, r2
 8005d56:	f000 fa7c 	bl	8006252 <TIM_ITRx_SetConfig>
        break;
 8005d5a:	e002      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005d5c:	bf00      	nop
 8005d5e:	e000      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005d60:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bc80      	pop	{r7}
 8005d8c:	4770      	bx	lr

08005d8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d8e:	b480      	push	{r7}
 8005d90:	b083      	sub	sp, #12
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d96:	bf00      	nop
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bc80      	pop	{r7}
 8005db0:	4770      	bx	lr

08005db2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005db2:	b480      	push	{r7}
 8005db4:	b083      	sub	sp, #12
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005dba:	bf00      	nop
 8005dbc:	370c      	adds	r7, #12
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bc80      	pop	{r7}
 8005dc2:	4770      	bx	lr

08005dc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a29      	ldr	r2, [pc, #164]	; (8005e7c <TIM_Base_SetConfig+0xb8>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d00b      	beq.n	8005df4 <TIM_Base_SetConfig+0x30>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005de2:	d007      	beq.n	8005df4 <TIM_Base_SetConfig+0x30>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a26      	ldr	r2, [pc, #152]	; (8005e80 <TIM_Base_SetConfig+0xbc>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d003      	beq.n	8005df4 <TIM_Base_SetConfig+0x30>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a25      	ldr	r2, [pc, #148]	; (8005e84 <TIM_Base_SetConfig+0xc0>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d108      	bne.n	8005e06 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a1c      	ldr	r2, [pc, #112]	; (8005e7c <TIM_Base_SetConfig+0xb8>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d00b      	beq.n	8005e26 <TIM_Base_SetConfig+0x62>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e14:	d007      	beq.n	8005e26 <TIM_Base_SetConfig+0x62>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a19      	ldr	r2, [pc, #100]	; (8005e80 <TIM_Base_SetConfig+0xbc>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d003      	beq.n	8005e26 <TIM_Base_SetConfig+0x62>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a18      	ldr	r2, [pc, #96]	; (8005e84 <TIM_Base_SetConfig+0xc0>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d108      	bne.n	8005e38 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	689a      	ldr	r2, [r3, #8]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a07      	ldr	r2, [pc, #28]	; (8005e7c <TIM_Base_SetConfig+0xb8>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d103      	bne.n	8005e6c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	691a      	ldr	r2, [r3, #16]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	615a      	str	r2, [r3, #20]
}
 8005e72:	bf00      	nop
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bc80      	pop	{r7}
 8005e7a:	4770      	bx	lr
 8005e7c:	40012c00 	.word	0x40012c00
 8005e80:	40000400 	.word	0x40000400
 8005e84:	40000800 	.word	0x40000800

08005e88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	f023 0201 	bic.w	r2, r3, #1
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
 8005ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f023 0303 	bic.w	r3, r3, #3
 8005ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	68fa      	ldr	r2, [r7, #12]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f023 0302 	bic.w	r3, r3, #2
 8005ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a1c      	ldr	r2, [pc, #112]	; (8005f50 <TIM_OC1_SetConfig+0xc8>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d10c      	bne.n	8005efe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	f023 0308 	bic.w	r3, r3, #8
 8005eea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	f023 0304 	bic.w	r3, r3, #4
 8005efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a13      	ldr	r2, [pc, #76]	; (8005f50 <TIM_OC1_SetConfig+0xc8>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d111      	bne.n	8005f2a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	699b      	ldr	r3, [r3, #24]
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	621a      	str	r2, [r3, #32]
}
 8005f44:	bf00      	nop
 8005f46:	371c      	adds	r7, #28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bc80      	pop	{r7}
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	40012c00 	.word	0x40012c00

08005f54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b087      	sub	sp, #28
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	f023 0210 	bic.w	r2, r3, #16
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	021b      	lsls	r3, r3, #8
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	f023 0320 	bic.w	r3, r3, #32
 8005f9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	011b      	lsls	r3, r3, #4
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a1d      	ldr	r2, [pc, #116]	; (8006024 <TIM_OC2_SetConfig+0xd0>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d10d      	bne.n	8005fd0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	011b      	lsls	r3, r3, #4
 8005fc2:	697a      	ldr	r2, [r7, #20]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a14      	ldr	r2, [pc, #80]	; (8006024 <TIM_OC2_SetConfig+0xd0>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d113      	bne.n	8006000 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	695b      	ldr	r3, [r3, #20]
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	693a      	ldr	r2, [r7, #16]
 8006004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	685a      	ldr	r2, [r3, #4]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	621a      	str	r2, [r3, #32]
}
 800601a:	bf00      	nop
 800601c:	371c      	adds	r7, #28
 800601e:	46bd      	mov	sp, r7
 8006020:	bc80      	pop	{r7}
 8006022:	4770      	bx	lr
 8006024:	40012c00 	.word	0x40012c00

08006028 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	69db      	ldr	r3, [r3, #28]
 800604e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f023 0303 	bic.w	r3, r3, #3
 800605e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	4313      	orrs	r3, r2
 8006068:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006070:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	021b      	lsls	r3, r3, #8
 8006078:	697a      	ldr	r2, [r7, #20]
 800607a:	4313      	orrs	r3, r2
 800607c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a1d      	ldr	r2, [pc, #116]	; (80060f8 <TIM_OC3_SetConfig+0xd0>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d10d      	bne.n	80060a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800608c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	021b      	lsls	r3, r3, #8
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a14      	ldr	r2, [pc, #80]	; (80060f8 <TIM_OC3_SetConfig+0xd0>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d113      	bne.n	80060d2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	011b      	lsls	r3, r3, #4
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	011b      	lsls	r3, r3, #4
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	685a      	ldr	r2, [r3, #4]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	621a      	str	r2, [r3, #32]
}
 80060ec:	bf00      	nop
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bc80      	pop	{r7}
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	40012c00 	.word	0x40012c00

080060fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800612a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006132:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006146:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	031b      	lsls	r3, r3, #12
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	4313      	orrs	r3, r2
 8006152:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a0f      	ldr	r2, [pc, #60]	; (8006194 <TIM_OC4_SetConfig+0x98>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d109      	bne.n	8006170 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006162:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	019b      	lsls	r3, r3, #6
 800616a:	697a      	ldr	r2, [r7, #20]
 800616c:	4313      	orrs	r3, r2
 800616e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685a      	ldr	r2, [r3, #4]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	621a      	str	r2, [r3, #32]
}
 800618a:	bf00      	nop
 800618c:	371c      	adds	r7, #28
 800618e:	46bd      	mov	sp, r7
 8006190:	bc80      	pop	{r7}
 8006192:	4770      	bx	lr
 8006194:	40012c00 	.word	0x40012c00

08006198 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	f023 0201 	bic.w	r2, r3, #1
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	011b      	lsls	r3, r3, #4
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f023 030a 	bic.w	r3, r3, #10
 80061d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	4313      	orrs	r3, r2
 80061dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	621a      	str	r2, [r3, #32]
}
 80061ea:	bf00      	nop
 80061ec:	371c      	adds	r7, #28
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bc80      	pop	{r7}
 80061f2:	4770      	bx	lr

080061f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	f023 0210 	bic.w	r2, r3, #16
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	699b      	ldr	r3, [r3, #24]
 8006210:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800621e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	031b      	lsls	r3, r3, #12
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	4313      	orrs	r3, r2
 8006228:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006230:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	011b      	lsls	r3, r3, #4
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	4313      	orrs	r3, r2
 800623a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	621a      	str	r2, [r3, #32]
}
 8006248:	bf00      	nop
 800624a:	371c      	adds	r7, #28
 800624c:	46bd      	mov	sp, r7
 800624e:	bc80      	pop	{r7}
 8006250:	4770      	bx	lr

08006252 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006252:	b480      	push	{r7}
 8006254:	b085      	sub	sp, #20
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
 800625a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006268:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800626a:	683a      	ldr	r2, [r7, #0]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	4313      	orrs	r3, r2
 8006270:	f043 0307 	orr.w	r3, r3, #7
 8006274:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	609a      	str	r2, [r3, #8]
}
 800627c:	bf00      	nop
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	bc80      	pop	{r7}
 8006284:	4770      	bx	lr

08006286 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006286:	b480      	push	{r7}
 8006288:	b087      	sub	sp, #28
 800628a:	af00      	add	r7, sp, #0
 800628c:	60f8      	str	r0, [r7, #12]
 800628e:	60b9      	str	r1, [r7, #8]
 8006290:	607a      	str	r2, [r7, #4]
 8006292:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062a0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	021a      	lsls	r2, r3, #8
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	431a      	orrs	r2, r3
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	609a      	str	r2, [r3, #8]
}
 80062ba:	bf00      	nop
 80062bc:	371c      	adds	r7, #28
 80062be:	46bd      	mov	sp, r7
 80062c0:	bc80      	pop	{r7}
 80062c2:	4770      	bx	lr

080062c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b087      	sub	sp, #28
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	f003 031f 	and.w	r3, r3, #31
 80062d6:	2201      	movs	r2, #1
 80062d8:	fa02 f303 	lsl.w	r3, r2, r3
 80062dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6a1a      	ldr	r2, [r3, #32]
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	43db      	mvns	r3, r3
 80062e6:	401a      	ands	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6a1a      	ldr	r2, [r3, #32]
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f003 031f 	and.w	r3, r3, #31
 80062f6:	6879      	ldr	r1, [r7, #4]
 80062f8:	fa01 f303 	lsl.w	r3, r1, r3
 80062fc:	431a      	orrs	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	621a      	str	r2, [r3, #32]
}
 8006302:	bf00      	nop
 8006304:	371c      	adds	r7, #28
 8006306:	46bd      	mov	sp, r7
 8006308:	bc80      	pop	{r7}
 800630a:	4770      	bx	lr

0800630c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800630c:	b480      	push	{r7}
 800630e:	b085      	sub	sp, #20
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800631c:	2b01      	cmp	r3, #1
 800631e:	d101      	bne.n	8006324 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006320:	2302      	movs	r3, #2
 8006322:	e046      	b.n	80063b2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800634a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	4313      	orrs	r3, r2
 8006354:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a16      	ldr	r2, [pc, #88]	; (80063bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d00e      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006370:	d009      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a12      	ldr	r2, [pc, #72]	; (80063c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d004      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a10      	ldr	r2, [pc, #64]	; (80063c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d10c      	bne.n	80063a0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800638c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	68ba      	ldr	r2, [r7, #8]
 8006394:	4313      	orrs	r3, r2
 8006396:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bc80      	pop	{r7}
 80063ba:	4770      	bx	lr
 80063bc:	40012c00 	.word	0x40012c00
 80063c0:	40000400 	.word	0x40000400
 80063c4:	40000800 	.word	0x40000800

080063c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80063d2:	2300      	movs	r3, #0
 80063d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e03d      	b.n	8006460 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	4313      	orrs	r3, r2
 8006406:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	4313      	orrs	r3, r2
 8006414:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4313      	orrs	r3, r2
 8006422:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	4313      	orrs	r3, r2
 8006430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	4313      	orrs	r3, r2
 800643e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	69db      	ldr	r3, [r3, #28]
 800644a:	4313      	orrs	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3714      	adds	r7, #20
 8006464:	46bd      	mov	sp, r7
 8006466:	bc80      	pop	{r7}
 8006468:	4770      	bx	lr

0800646a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800646a:	b480      	push	{r7}
 800646c:	b083      	sub	sp, #12
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006472:	bf00      	nop
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	bc80      	pop	{r7}
 800647a:	4770      	bx	lr

0800647c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	bc80      	pop	{r7}
 800648c:	4770      	bx	lr

0800648e <memset>:
 800648e:	4603      	mov	r3, r0
 8006490:	4402      	add	r2, r0
 8006492:	4293      	cmp	r3, r2
 8006494:	d100      	bne.n	8006498 <memset+0xa>
 8006496:	4770      	bx	lr
 8006498:	f803 1b01 	strb.w	r1, [r3], #1
 800649c:	e7f9      	b.n	8006492 <memset+0x4>
	...

080064a0 <__errno>:
 80064a0:	4b01      	ldr	r3, [pc, #4]	; (80064a8 <__errno+0x8>)
 80064a2:	6818      	ldr	r0, [r3, #0]
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	200000e8 	.word	0x200000e8

080064ac <__libc_init_array>:
 80064ac:	b570      	push	{r4, r5, r6, lr}
 80064ae:	2600      	movs	r6, #0
 80064b0:	4d0c      	ldr	r5, [pc, #48]	; (80064e4 <__libc_init_array+0x38>)
 80064b2:	4c0d      	ldr	r4, [pc, #52]	; (80064e8 <__libc_init_array+0x3c>)
 80064b4:	1b64      	subs	r4, r4, r5
 80064b6:	10a4      	asrs	r4, r4, #2
 80064b8:	42a6      	cmp	r6, r4
 80064ba:	d109      	bne.n	80064d0 <__libc_init_array+0x24>
 80064bc:	f001 fcd4 	bl	8007e68 <_init>
 80064c0:	2600      	movs	r6, #0
 80064c2:	4d0a      	ldr	r5, [pc, #40]	; (80064ec <__libc_init_array+0x40>)
 80064c4:	4c0a      	ldr	r4, [pc, #40]	; (80064f0 <__libc_init_array+0x44>)
 80064c6:	1b64      	subs	r4, r4, r5
 80064c8:	10a4      	asrs	r4, r4, #2
 80064ca:	42a6      	cmp	r6, r4
 80064cc:	d105      	bne.n	80064da <__libc_init_array+0x2e>
 80064ce:	bd70      	pop	{r4, r5, r6, pc}
 80064d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80064d4:	4798      	blx	r3
 80064d6:	3601      	adds	r6, #1
 80064d8:	e7ee      	b.n	80064b8 <__libc_init_array+0xc>
 80064da:	f855 3b04 	ldr.w	r3, [r5], #4
 80064de:	4798      	blx	r3
 80064e0:	3601      	adds	r6, #1
 80064e2:	e7f2      	b.n	80064ca <__libc_init_array+0x1e>
 80064e4:	080080f0 	.word	0x080080f0
 80064e8:	080080f0 	.word	0x080080f0
 80064ec:	080080f0 	.word	0x080080f0
 80064f0:	080080f4 	.word	0x080080f4

080064f4 <atan2>:
 80064f4:	f000 bcc8 	b.w	8006e88 <__ieee754_atan2>

080064f8 <sqrt>:
 80064f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064fa:	4604      	mov	r4, r0
 80064fc:	460d      	mov	r5, r1
 80064fe:	f000 f9f5 	bl	80068ec <__ieee754_sqrt>
 8006502:	4622      	mov	r2, r4
 8006504:	4606      	mov	r6, r0
 8006506:	460f      	mov	r7, r1
 8006508:	462b      	mov	r3, r5
 800650a:	4620      	mov	r0, r4
 800650c:	4629      	mov	r1, r5
 800650e:	f7fa fa55 	bl	80009bc <__aeabi_dcmpun>
 8006512:	b930      	cbnz	r0, 8006522 <sqrt+0x2a>
 8006514:	4620      	mov	r0, r4
 8006516:	4629      	mov	r1, r5
 8006518:	2200      	movs	r2, #0
 800651a:	2300      	movs	r3, #0
 800651c:	f7fa fa26 	bl	800096c <__aeabi_dcmplt>
 8006520:	b910      	cbnz	r0, 8006528 <sqrt+0x30>
 8006522:	4630      	mov	r0, r6
 8006524:	4639      	mov	r1, r7
 8006526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006528:	f7ff ffba 	bl	80064a0 <__errno>
 800652c:	2200      	movs	r2, #0
 800652e:	2300      	movs	r3, #0
 8006530:	2121      	movs	r1, #33	; 0x21
 8006532:	6001      	str	r1, [r0, #0]
 8006534:	4610      	mov	r0, r2
 8006536:	4619      	mov	r1, r3
 8006538:	f7fa f8d0 	bl	80006dc <__aeabi_ddiv>
 800653c:	4606      	mov	r6, r0
 800653e:	460f      	mov	r7, r1
 8006540:	4630      	mov	r0, r6
 8006542:	4639      	mov	r1, r7
 8006544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006546:	bf00      	nop

08006548 <atan>:
 8006548:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800654c:	4bb6      	ldr	r3, [pc, #728]	; (8006828 <atan+0x2e0>)
 800654e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006552:	429e      	cmp	r6, r3
 8006554:	4604      	mov	r4, r0
 8006556:	460d      	mov	r5, r1
 8006558:	468a      	mov	sl, r1
 800655a:	d916      	bls.n	800658a <atan+0x42>
 800655c:	4bb3      	ldr	r3, [pc, #716]	; (800682c <atan+0x2e4>)
 800655e:	429e      	cmp	r6, r3
 8006560:	d80b      	bhi.n	800657a <atan+0x32>
 8006562:	d008      	beq.n	8006576 <atan+0x2e>
 8006564:	f1ba 0f00 	cmp.w	sl, #0
 8006568:	f340 80c2 	ble.w	80066f0 <atan+0x1a8>
 800656c:	a192      	add	r1, pc, #584	; (adr r1, 80067b8 <atan+0x270>)
 800656e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006572:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006576:	2800      	cmp	r0, #0
 8006578:	d0f4      	beq.n	8006564 <atan+0x1c>
 800657a:	4622      	mov	r2, r4
 800657c:	462b      	mov	r3, r5
 800657e:	4620      	mov	r0, r4
 8006580:	4629      	mov	r1, r5
 8006582:	f7f9 fdcb 	bl	800011c <__adddf3>
 8006586:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800658a:	4ba9      	ldr	r3, [pc, #676]	; (8006830 <atan+0x2e8>)
 800658c:	429e      	cmp	r6, r3
 800658e:	f200 80b4 	bhi.w	80066fa <atan+0x1b2>
 8006592:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006596:	429e      	cmp	r6, r3
 8006598:	f240 809b 	bls.w	80066d2 <atan+0x18a>
 800659c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80065a0:	4622      	mov	r2, r4
 80065a2:	462b      	mov	r3, r5
 80065a4:	4620      	mov	r0, r4
 80065a6:	4629      	mov	r1, r5
 80065a8:	f7f9 ff6e 	bl	8000488 <__aeabi_dmul>
 80065ac:	4602      	mov	r2, r0
 80065ae:	460b      	mov	r3, r1
 80065b0:	4680      	mov	r8, r0
 80065b2:	4689      	mov	r9, r1
 80065b4:	f7f9 ff68 	bl	8000488 <__aeabi_dmul>
 80065b8:	a381      	add	r3, pc, #516	; (adr r3, 80067c0 <atan+0x278>)
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065be:	4606      	mov	r6, r0
 80065c0:	460f      	mov	r7, r1
 80065c2:	f7f9 ff61 	bl	8000488 <__aeabi_dmul>
 80065c6:	a380      	add	r3, pc, #512	; (adr r3, 80067c8 <atan+0x280>)
 80065c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065cc:	f7f9 fda6 	bl	800011c <__adddf3>
 80065d0:	4632      	mov	r2, r6
 80065d2:	463b      	mov	r3, r7
 80065d4:	f7f9 ff58 	bl	8000488 <__aeabi_dmul>
 80065d8:	a37d      	add	r3, pc, #500	; (adr r3, 80067d0 <atan+0x288>)
 80065da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065de:	f7f9 fd9d 	bl	800011c <__adddf3>
 80065e2:	4632      	mov	r2, r6
 80065e4:	463b      	mov	r3, r7
 80065e6:	f7f9 ff4f 	bl	8000488 <__aeabi_dmul>
 80065ea:	a37b      	add	r3, pc, #492	; (adr r3, 80067d8 <atan+0x290>)
 80065ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f0:	f7f9 fd94 	bl	800011c <__adddf3>
 80065f4:	4632      	mov	r2, r6
 80065f6:	463b      	mov	r3, r7
 80065f8:	f7f9 ff46 	bl	8000488 <__aeabi_dmul>
 80065fc:	a378      	add	r3, pc, #480	; (adr r3, 80067e0 <atan+0x298>)
 80065fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006602:	f7f9 fd8b 	bl	800011c <__adddf3>
 8006606:	4632      	mov	r2, r6
 8006608:	463b      	mov	r3, r7
 800660a:	f7f9 ff3d 	bl	8000488 <__aeabi_dmul>
 800660e:	a376      	add	r3, pc, #472	; (adr r3, 80067e8 <atan+0x2a0>)
 8006610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006614:	f7f9 fd82 	bl	800011c <__adddf3>
 8006618:	4642      	mov	r2, r8
 800661a:	464b      	mov	r3, r9
 800661c:	f7f9 ff34 	bl	8000488 <__aeabi_dmul>
 8006620:	a373      	add	r3, pc, #460	; (adr r3, 80067f0 <atan+0x2a8>)
 8006622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006626:	4680      	mov	r8, r0
 8006628:	4689      	mov	r9, r1
 800662a:	4630      	mov	r0, r6
 800662c:	4639      	mov	r1, r7
 800662e:	f7f9 ff2b 	bl	8000488 <__aeabi_dmul>
 8006632:	a371      	add	r3, pc, #452	; (adr r3, 80067f8 <atan+0x2b0>)
 8006634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006638:	f7f9 fd6e 	bl	8000118 <__aeabi_dsub>
 800663c:	4632      	mov	r2, r6
 800663e:	463b      	mov	r3, r7
 8006640:	f7f9 ff22 	bl	8000488 <__aeabi_dmul>
 8006644:	a36e      	add	r3, pc, #440	; (adr r3, 8006800 <atan+0x2b8>)
 8006646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664a:	f7f9 fd65 	bl	8000118 <__aeabi_dsub>
 800664e:	4632      	mov	r2, r6
 8006650:	463b      	mov	r3, r7
 8006652:	f7f9 ff19 	bl	8000488 <__aeabi_dmul>
 8006656:	a36c      	add	r3, pc, #432	; (adr r3, 8006808 <atan+0x2c0>)
 8006658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665c:	f7f9 fd5c 	bl	8000118 <__aeabi_dsub>
 8006660:	4632      	mov	r2, r6
 8006662:	463b      	mov	r3, r7
 8006664:	f7f9 ff10 	bl	8000488 <__aeabi_dmul>
 8006668:	a369      	add	r3, pc, #420	; (adr r3, 8006810 <atan+0x2c8>)
 800666a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666e:	f7f9 fd53 	bl	8000118 <__aeabi_dsub>
 8006672:	4632      	mov	r2, r6
 8006674:	463b      	mov	r3, r7
 8006676:	f7f9 ff07 	bl	8000488 <__aeabi_dmul>
 800667a:	4602      	mov	r2, r0
 800667c:	460b      	mov	r3, r1
 800667e:	4640      	mov	r0, r8
 8006680:	4649      	mov	r1, r9
 8006682:	f7f9 fd4b 	bl	800011c <__adddf3>
 8006686:	4622      	mov	r2, r4
 8006688:	462b      	mov	r3, r5
 800668a:	f7f9 fefd 	bl	8000488 <__aeabi_dmul>
 800668e:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 8006692:	4602      	mov	r2, r0
 8006694:	460b      	mov	r3, r1
 8006696:	d04f      	beq.n	8006738 <atan+0x1f0>
 8006698:	4b66      	ldr	r3, [pc, #408]	; (8006834 <atan+0x2ec>)
 800669a:	4e67      	ldr	r6, [pc, #412]	; (8006838 <atan+0x2f0>)
 800669c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	f7f9 fd38 	bl	8000118 <__aeabi_dsub>
 80066a8:	4622      	mov	r2, r4
 80066aa:	462b      	mov	r3, r5
 80066ac:	f7f9 fd34 	bl	8000118 <__aeabi_dsub>
 80066b0:	eb06 06cb 	add.w	r6, r6, fp, lsl #3
 80066b4:	4602      	mov	r2, r0
 80066b6:	460b      	mov	r3, r1
 80066b8:	e9d6 0100 	ldrd	r0, r1, [r6]
 80066bc:	f7f9 fd2c 	bl	8000118 <__aeabi_dsub>
 80066c0:	f1ba 0f00 	cmp.w	sl, #0
 80066c4:	f6bf af5f 	bge.w	8006586 <atan+0x3e>
 80066c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80066cc:	4619      	mov	r1, r3
 80066ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d2:	a351      	add	r3, pc, #324	; (adr r3, 8006818 <atan+0x2d0>)
 80066d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d8:	f7f9 fd20 	bl	800011c <__adddf3>
 80066dc:	2200      	movs	r2, #0
 80066de:	4b57      	ldr	r3, [pc, #348]	; (800683c <atan+0x2f4>)
 80066e0:	f7fa f962 	bl	80009a8 <__aeabi_dcmpgt>
 80066e4:	2800      	cmp	r0, #0
 80066e6:	f43f af59 	beq.w	800659c <atan+0x54>
 80066ea:	4620      	mov	r0, r4
 80066ec:	4629      	mov	r1, r5
 80066ee:	e74a      	b.n	8006586 <atan+0x3e>
 80066f0:	a14b      	add	r1, pc, #300	; (adr r1, 8006820 <atan+0x2d8>)
 80066f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066fa:	f000 f8a9 	bl	8006850 <fabs>
 80066fe:	4b50      	ldr	r3, [pc, #320]	; (8006840 <atan+0x2f8>)
 8006700:	4604      	mov	r4, r0
 8006702:	429e      	cmp	r6, r3
 8006704:	460d      	mov	r5, r1
 8006706:	d81d      	bhi.n	8006744 <atan+0x1fc>
 8006708:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800670c:	429e      	cmp	r6, r3
 800670e:	d844      	bhi.n	800679a <atan+0x252>
 8006710:	4602      	mov	r2, r0
 8006712:	460b      	mov	r3, r1
 8006714:	f7f9 fd02 	bl	800011c <__adddf3>
 8006718:	2200      	movs	r2, #0
 800671a:	4b48      	ldr	r3, [pc, #288]	; (800683c <atan+0x2f4>)
 800671c:	f7f9 fcfc 	bl	8000118 <__aeabi_dsub>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4620      	mov	r0, r4
 8006726:	4629      	mov	r1, r5
 8006728:	4614      	mov	r4, r2
 800672a:	461d      	mov	r5, r3
 800672c:	f04f 0b00 	mov.w	fp, #0
 8006730:	2200      	movs	r2, #0
 8006732:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006736:	e01a      	b.n	800676e <atan+0x226>
 8006738:	4620      	mov	r0, r4
 800673a:	4629      	mov	r1, r5
 800673c:	f7f9 fcec 	bl	8000118 <__aeabi_dsub>
 8006740:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006744:	4b3f      	ldr	r3, [pc, #252]	; (8006844 <atan+0x2fc>)
 8006746:	429e      	cmp	r6, r3
 8006748:	d21c      	bcs.n	8006784 <atan+0x23c>
 800674a:	2200      	movs	r2, #0
 800674c:	4b3e      	ldr	r3, [pc, #248]	; (8006848 <atan+0x300>)
 800674e:	f7f9 fce3 	bl	8000118 <__aeabi_dsub>
 8006752:	4602      	mov	r2, r0
 8006754:	460b      	mov	r3, r1
 8006756:	4620      	mov	r0, r4
 8006758:	4629      	mov	r1, r5
 800675a:	4614      	mov	r4, r2
 800675c:	461d      	mov	r5, r3
 800675e:	2200      	movs	r2, #0
 8006760:	4b39      	ldr	r3, [pc, #228]	; (8006848 <atan+0x300>)
 8006762:	f04f 0b02 	mov.w	fp, #2
 8006766:	f7f9 fe8f 	bl	8000488 <__aeabi_dmul>
 800676a:	2200      	movs	r2, #0
 800676c:	4b33      	ldr	r3, [pc, #204]	; (800683c <atan+0x2f4>)
 800676e:	f7f9 fcd5 	bl	800011c <__adddf3>
 8006772:	4602      	mov	r2, r0
 8006774:	460b      	mov	r3, r1
 8006776:	4620      	mov	r0, r4
 8006778:	4629      	mov	r1, r5
 800677a:	f7f9 ffaf 	bl	80006dc <__aeabi_ddiv>
 800677e:	4604      	mov	r4, r0
 8006780:	460d      	mov	r5, r1
 8006782:	e70d      	b.n	80065a0 <atan+0x58>
 8006784:	4602      	mov	r2, r0
 8006786:	460b      	mov	r3, r1
 8006788:	2000      	movs	r0, #0
 800678a:	4930      	ldr	r1, [pc, #192]	; (800684c <atan+0x304>)
 800678c:	f7f9 ffa6 	bl	80006dc <__aeabi_ddiv>
 8006790:	f04f 0b03 	mov.w	fp, #3
 8006794:	4604      	mov	r4, r0
 8006796:	460d      	mov	r5, r1
 8006798:	e702      	b.n	80065a0 <atan+0x58>
 800679a:	2200      	movs	r2, #0
 800679c:	4b27      	ldr	r3, [pc, #156]	; (800683c <atan+0x2f4>)
 800679e:	f7f9 fcbb 	bl	8000118 <__aeabi_dsub>
 80067a2:	4602      	mov	r2, r0
 80067a4:	460b      	mov	r3, r1
 80067a6:	4620      	mov	r0, r4
 80067a8:	4629      	mov	r1, r5
 80067aa:	f04f 0b01 	mov.w	fp, #1
 80067ae:	4614      	mov	r4, r2
 80067b0:	461d      	mov	r5, r3
 80067b2:	e7da      	b.n	800676a <atan+0x222>
 80067b4:	f3af 8000 	nop.w
 80067b8:	54442d18 	.word	0x54442d18
 80067bc:	3ff921fb 	.word	0x3ff921fb
 80067c0:	e322da11 	.word	0xe322da11
 80067c4:	3f90ad3a 	.word	0x3f90ad3a
 80067c8:	24760deb 	.word	0x24760deb
 80067cc:	3fa97b4b 	.word	0x3fa97b4b
 80067d0:	a0d03d51 	.word	0xa0d03d51
 80067d4:	3fb10d66 	.word	0x3fb10d66
 80067d8:	c54c206e 	.word	0xc54c206e
 80067dc:	3fb745cd 	.word	0x3fb745cd
 80067e0:	920083ff 	.word	0x920083ff
 80067e4:	3fc24924 	.word	0x3fc24924
 80067e8:	5555550d 	.word	0x5555550d
 80067ec:	3fd55555 	.word	0x3fd55555
 80067f0:	2c6a6c2f 	.word	0x2c6a6c2f
 80067f4:	bfa2b444 	.word	0xbfa2b444
 80067f8:	52defd9a 	.word	0x52defd9a
 80067fc:	3fadde2d 	.word	0x3fadde2d
 8006800:	af749a6d 	.word	0xaf749a6d
 8006804:	3fb3b0f2 	.word	0x3fb3b0f2
 8006808:	fe231671 	.word	0xfe231671
 800680c:	3fbc71c6 	.word	0x3fbc71c6
 8006810:	9998ebc4 	.word	0x9998ebc4
 8006814:	3fc99999 	.word	0x3fc99999
 8006818:	8800759c 	.word	0x8800759c
 800681c:	7e37e43c 	.word	0x7e37e43c
 8006820:	54442d18 	.word	0x54442d18
 8006824:	bff921fb 	.word	0xbff921fb
 8006828:	440fffff 	.word	0x440fffff
 800682c:	7ff00000 	.word	0x7ff00000
 8006830:	3fdbffff 	.word	0x3fdbffff
 8006834:	08007ea8 	.word	0x08007ea8
 8006838:	08007ec8 	.word	0x08007ec8
 800683c:	3ff00000 	.word	0x3ff00000
 8006840:	3ff2ffff 	.word	0x3ff2ffff
 8006844:	40038000 	.word	0x40038000
 8006848:	3ff80000 	.word	0x3ff80000
 800684c:	bff00000 	.word	0xbff00000

08006850 <fabs>:
 8006850:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006854:	4619      	mov	r1, r3
 8006856:	4770      	bx	lr

08006858 <sin>:
 8006858:	b530      	push	{r4, r5, lr}
 800685a:	4a22      	ldr	r2, [pc, #136]	; (80068e4 <sin+0x8c>)
 800685c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006860:	4293      	cmp	r3, r2
 8006862:	b087      	sub	sp, #28
 8006864:	d91c      	bls.n	80068a0 <sin+0x48>
 8006866:	4a20      	ldr	r2, [pc, #128]	; (80068e8 <sin+0x90>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d905      	bls.n	8006878 <sin+0x20>
 800686c:	4602      	mov	r2, r0
 800686e:	460b      	mov	r3, r1
 8006870:	f7f9 fc52 	bl	8000118 <__aeabi_dsub>
 8006874:	b007      	add	sp, #28
 8006876:	bd30      	pop	{r4, r5, pc}
 8006878:	aa02      	add	r2, sp, #8
 800687a:	f000 fbd1 	bl	8007020 <__ieee754_rem_pio2>
 800687e:	f000 0003 	and.w	r0, r0, #3
 8006882:	2801      	cmp	r0, #1
 8006884:	d014      	beq.n	80068b0 <sin+0x58>
 8006886:	2802      	cmp	r0, #2
 8006888:	d022      	beq.n	80068d0 <sin+0x78>
 800688a:	b1c0      	cbz	r0, 80068be <sin+0x66>
 800688c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006890:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006894:	f000 f918 	bl	8006ac8 <__kernel_cos>
 8006898:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800689c:	b007      	add	sp, #28
 800689e:	bd30      	pop	{r4, r5, pc}
 80068a0:	2400      	movs	r4, #0
 80068a2:	2200      	movs	r2, #0
 80068a4:	2300      	movs	r3, #0
 80068a6:	9400      	str	r4, [sp, #0]
 80068a8:	f000 fa36 	bl	8006d18 <__kernel_sin>
 80068ac:	b007      	add	sp, #28
 80068ae:	bd30      	pop	{r4, r5, pc}
 80068b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068b8:	f000 f906 	bl	8006ac8 <__kernel_cos>
 80068bc:	e7da      	b.n	8006874 <sin+0x1c>
 80068be:	2401      	movs	r4, #1
 80068c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068c8:	9400      	str	r4, [sp, #0]
 80068ca:	f000 fa25 	bl	8006d18 <__kernel_sin>
 80068ce:	e7d1      	b.n	8006874 <sin+0x1c>
 80068d0:	2401      	movs	r4, #1
 80068d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068da:	9400      	str	r4, [sp, #0]
 80068dc:	f000 fa1c 	bl	8006d18 <__kernel_sin>
 80068e0:	e7da      	b.n	8006898 <sin+0x40>
 80068e2:	bf00      	nop
 80068e4:	3fe921fb 	.word	0x3fe921fb
 80068e8:	7fefffff 	.word	0x7fefffff

080068ec <__ieee754_sqrt>:
 80068ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f0:	4f72      	ldr	r7, [pc, #456]	; (8006abc <__ieee754_sqrt+0x1d0>)
 80068f2:	4604      	mov	r4, r0
 80068f4:	438f      	bics	r7, r1
 80068f6:	460d      	mov	r5, r1
 80068f8:	f000 80b2 	beq.w	8006a60 <__ieee754_sqrt+0x174>
 80068fc:	2900      	cmp	r1, #0
 80068fe:	460b      	mov	r3, r1
 8006900:	4606      	mov	r6, r0
 8006902:	4602      	mov	r2, r0
 8006904:	dd55      	ble.n	80069b2 <__ieee754_sqrt+0xc6>
 8006906:	1508      	asrs	r0, r1, #20
 8006908:	f000 809b 	beq.w	8006a42 <__ieee754_sqrt+0x156>
 800690c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006910:	07c1      	lsls	r1, r0, #31
 8006912:	f2a0 37ff 	subw	r7, r0, #1023	; 0x3ff
 8006916:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800691a:	d403      	bmi.n	8006924 <__ieee754_sqrt+0x38>
 800691c:	0fd1      	lsrs	r1, r2, #31
 800691e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8006922:	0052      	lsls	r2, r2, #1
 8006924:	2600      	movs	r6, #0
 8006926:	2416      	movs	r4, #22
 8006928:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800692c:	46b4      	mov	ip, r6
 800692e:	005b      	lsls	r3, r3, #1
 8006930:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8006934:	107f      	asrs	r7, r7, #1
 8006936:	0052      	lsls	r2, r2, #1
 8006938:	eb0c 0001 	add.w	r0, ip, r1
 800693c:	4298      	cmp	r0, r3
 800693e:	dc03      	bgt.n	8006948 <__ieee754_sqrt+0x5c>
 8006940:	1a1b      	subs	r3, r3, r0
 8006942:	eb01 0c00 	add.w	ip, r1, r0
 8006946:	440e      	add	r6, r1
 8006948:	005b      	lsls	r3, r3, #1
 800694a:	3c01      	subs	r4, #1
 800694c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8006950:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006954:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006958:	d1ee      	bne.n	8006938 <__ieee754_sqrt+0x4c>
 800695a:	2520      	movs	r5, #32
 800695c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8006960:	46a0      	mov	r8, r4
 8006962:	e00a      	b.n	800697a <__ieee754_sqrt+0x8e>
 8006964:	d039      	beq.n	80069da <__ieee754_sqrt+0xee>
 8006966:	0059      	lsls	r1, r3, #1
 8006968:	eb01 71d2 	add.w	r1, r1, r2, lsr #31
 800696c:	3d01      	subs	r5, #1
 800696e:	460b      	mov	r3, r1
 8006970:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006974:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006978:	d03b      	beq.n	80069f2 <__ieee754_sqrt+0x106>
 800697a:	459c      	cmp	ip, r3
 800697c:	eb08 0e00 	add.w	lr, r8, r0
 8006980:	daf0      	bge.n	8006964 <__ieee754_sqrt+0x78>
 8006982:	f1be 0f00 	cmp.w	lr, #0
 8006986:	eb0e 0800 	add.w	r8, lr, r0
 800698a:	db0c      	blt.n	80069a6 <__ieee754_sqrt+0xba>
 800698c:	46e1      	mov	r9, ip
 800698e:	eba3 010c 	sub.w	r1, r3, ip
 8006992:	46cc      	mov	ip, r9
 8006994:	4596      	cmp	lr, r2
 8006996:	bf88      	it	hi
 8006998:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 800699c:	0049      	lsls	r1, r1, #1
 800699e:	eba2 020e 	sub.w	r2, r2, lr
 80069a2:	4404      	add	r4, r0
 80069a4:	e7e0      	b.n	8006968 <__ieee754_sqrt+0x7c>
 80069a6:	f1b8 0f00 	cmp.w	r8, #0
 80069aa:	dbef      	blt.n	800698c <__ieee754_sqrt+0xa0>
 80069ac:	f10c 0901 	add.w	r9, ip, #1
 80069b0:	e7ed      	b.n	800698e <__ieee754_sqrt+0xa2>
 80069b2:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80069b6:	4307      	orrs	r7, r0
 80069b8:	d03d      	beq.n	8006a36 <__ieee754_sqrt+0x14a>
 80069ba:	2900      	cmp	r1, #0
 80069bc:	d173      	bne.n	8006aa6 <__ieee754_sqrt+0x1ba>
 80069be:	0ad1      	lsrs	r1, r2, #11
 80069c0:	3b15      	subs	r3, #21
 80069c2:	0552      	lsls	r2, r2, #21
 80069c4:	2900      	cmp	r1, #0
 80069c6:	d0fa      	beq.n	80069be <__ieee754_sqrt+0xd2>
 80069c8:	02cd      	lsls	r5, r1, #11
 80069ca:	4618      	mov	r0, r3
 80069cc:	4616      	mov	r6, r2
 80069ce:	460b      	mov	r3, r1
 80069d0:	d537      	bpl.n	8006a42 <__ieee754_sqrt+0x156>
 80069d2:	2420      	movs	r4, #32
 80069d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80069d8:	e03e      	b.n	8006a58 <__ieee754_sqrt+0x16c>
 80069da:	4596      	cmp	lr, r2
 80069dc:	d902      	bls.n	80069e4 <__ieee754_sqrt+0xf8>
 80069de:	ea4f 014c 	mov.w	r1, ip, lsl #1
 80069e2:	e7c1      	b.n	8006968 <__ieee754_sqrt+0x7c>
 80069e4:	f1be 0f00 	cmp.w	lr, #0
 80069e8:	eb0e 0800 	add.w	r8, lr, r0
 80069ec:	db25      	blt.n	8006a3a <__ieee754_sqrt+0x14e>
 80069ee:	2100      	movs	r1, #0
 80069f0:	e7d5      	b.n	800699e <__ieee754_sqrt+0xb2>
 80069f2:	4311      	orrs	r1, r2
 80069f4:	d012      	beq.n	8006a1c <__ieee754_sqrt+0x130>
 80069f6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006ac0 <__ieee754_sqrt+0x1d4>
 80069fa:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 8006ac4 <__ieee754_sqrt+0x1d8>
 80069fe:	e9da 0100 	ldrd	r0, r1, [sl]
 8006a02:	e9db 2300 	ldrd	r2, r3, [fp]
 8006a06:	f7f9 fb87 	bl	8000118 <__aeabi_dsub>
 8006a0a:	e9da 8900 	ldrd	r8, r9, [sl]
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	4640      	mov	r0, r8
 8006a14:	4649      	mov	r1, r9
 8006a16:	f7f9 ffb3 	bl	8000980 <__aeabi_dcmple>
 8006a1a:	bb58      	cbnz	r0, 8006a74 <__ieee754_sqrt+0x188>
 8006a1c:	0865      	lsrs	r5, r4, #1
 8006a1e:	07f2      	lsls	r2, r6, #31
 8006a20:	bf48      	it	mi
 8006a22:	f045 4500 	orrmi.w	r5, r5, #2147483648	; 0x80000000
 8006a26:	4628      	mov	r0, r5
 8006a28:	1073      	asrs	r3, r6, #1
 8006a2a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006a2e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006a32:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8006a36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a3a:	f1b8 0f00 	cmp.w	r8, #0
 8006a3e:	dab5      	bge.n	80069ac <__ieee754_sqrt+0xc0>
 8006a40:	e7d5      	b.n	80069ee <__ieee754_sqrt+0x102>
 8006a42:	2200      	movs	r2, #0
 8006a44:	005b      	lsls	r3, r3, #1
 8006a46:	02dc      	lsls	r4, r3, #11
 8006a48:	4611      	mov	r1, r2
 8006a4a:	f102 0201 	add.w	r2, r2, #1
 8006a4e:	d5f9      	bpl.n	8006a44 <__ieee754_sqrt+0x158>
 8006a50:	f1c2 0420 	rsb	r4, r2, #32
 8006a54:	fa06 f202 	lsl.w	r2, r6, r2
 8006a58:	40e6      	lsrs	r6, r4
 8006a5a:	1a40      	subs	r0, r0, r1
 8006a5c:	4333      	orrs	r3, r6
 8006a5e:	e755      	b.n	800690c <__ieee754_sqrt+0x20>
 8006a60:	4602      	mov	r2, r0
 8006a62:	460b      	mov	r3, r1
 8006a64:	f7f9 fd10 	bl	8000488 <__aeabi_dmul>
 8006a68:	4622      	mov	r2, r4
 8006a6a:	462b      	mov	r3, r5
 8006a6c:	f7f9 fb56 	bl	800011c <__adddf3>
 8006a70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a74:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8006a78:	e9da 0100 	ldrd	r0, r1, [sl]
 8006a7c:	e9db 2300 	ldrd	r2, r3, [fp]
 8006a80:	d018      	beq.n	8006ab4 <__ieee754_sqrt+0x1c8>
 8006a82:	e9da 8900 	ldrd	r8, r9, [sl]
 8006a86:	f7f9 fb49 	bl	800011c <__adddf3>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	4640      	mov	r0, r8
 8006a90:	4649      	mov	r1, r9
 8006a92:	f7f9 ff6b 	bl	800096c <__aeabi_dcmplt>
 8006a96:	b178      	cbz	r0, 8006ab8 <__ieee754_sqrt+0x1cc>
 8006a98:	1ca1      	adds	r1, r4, #2
 8006a9a:	f104 0502 	add.w	r5, r4, #2
 8006a9e:	bf08      	it	eq
 8006aa0:	3601      	addeq	r6, #1
 8006aa2:	086d      	lsrs	r5, r5, #1
 8006aa4:	e7bb      	b.n	8006a1e <__ieee754_sqrt+0x132>
 8006aa6:	f7f9 fb37 	bl	8000118 <__aeabi_dsub>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	460b      	mov	r3, r1
 8006aae:	f7f9 fe15 	bl	80006dc <__aeabi_ddiv>
 8006ab2:	e7c0      	b.n	8006a36 <__ieee754_sqrt+0x14a>
 8006ab4:	3601      	adds	r6, #1
 8006ab6:	e7b2      	b.n	8006a1e <__ieee754_sqrt+0x132>
 8006ab8:	3401      	adds	r4, #1
 8006aba:	e7af      	b.n	8006a1c <__ieee754_sqrt+0x130>
 8006abc:	7ff00000 	.word	0x7ff00000
 8006ac0:	20000140 	.word	0x20000140
 8006ac4:	20000138 	.word	0x20000138

08006ac8 <__kernel_cos>:
 8006ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006acc:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8006ad0:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8006ad4:	4606      	mov	r6, r0
 8006ad6:	460f      	mov	r7, r1
 8006ad8:	4692      	mov	sl, r2
 8006ada:	469b      	mov	fp, r3
 8006adc:	b085      	sub	sp, #20
 8006ade:	d26d      	bcs.n	8006bbc <__kernel_cos+0xf4>
 8006ae0:	f7f9 ff82 	bl	80009e8 <__aeabi_d2iz>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	f000 80ed 	beq.w	8006cc4 <__kernel_cos+0x1fc>
 8006aea:	4632      	mov	r2, r6
 8006aec:	463b      	mov	r3, r7
 8006aee:	4630      	mov	r0, r6
 8006af0:	4639      	mov	r1, r7
 8006af2:	f7f9 fcc9 	bl	8000488 <__aeabi_dmul>
 8006af6:	a376      	add	r3, pc, #472	; (adr r3, 8006cd0 <__kernel_cos+0x208>)
 8006af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afc:	4604      	mov	r4, r0
 8006afe:	460d      	mov	r5, r1
 8006b00:	f7f9 fcc2 	bl	8000488 <__aeabi_dmul>
 8006b04:	a374      	add	r3, pc, #464	; (adr r3, 8006cd8 <__kernel_cos+0x210>)
 8006b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0a:	f7f9 fb07 	bl	800011c <__adddf3>
 8006b0e:	4622      	mov	r2, r4
 8006b10:	462b      	mov	r3, r5
 8006b12:	f7f9 fcb9 	bl	8000488 <__aeabi_dmul>
 8006b16:	a372      	add	r3, pc, #456	; (adr r3, 8006ce0 <__kernel_cos+0x218>)
 8006b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1c:	f7f9 fafc 	bl	8000118 <__aeabi_dsub>
 8006b20:	4622      	mov	r2, r4
 8006b22:	462b      	mov	r3, r5
 8006b24:	f7f9 fcb0 	bl	8000488 <__aeabi_dmul>
 8006b28:	a36f      	add	r3, pc, #444	; (adr r3, 8006ce8 <__kernel_cos+0x220>)
 8006b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2e:	f7f9 faf5 	bl	800011c <__adddf3>
 8006b32:	4622      	mov	r2, r4
 8006b34:	462b      	mov	r3, r5
 8006b36:	f7f9 fca7 	bl	8000488 <__aeabi_dmul>
 8006b3a:	a36d      	add	r3, pc, #436	; (adr r3, 8006cf0 <__kernel_cos+0x228>)
 8006b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b40:	f7f9 faea 	bl	8000118 <__aeabi_dsub>
 8006b44:	4622      	mov	r2, r4
 8006b46:	462b      	mov	r3, r5
 8006b48:	f7f9 fc9e 	bl	8000488 <__aeabi_dmul>
 8006b4c:	a36a      	add	r3, pc, #424	; (adr r3, 8006cf8 <__kernel_cos+0x230>)
 8006b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b52:	f7f9 fae3 	bl	800011c <__adddf3>
 8006b56:	4622      	mov	r2, r4
 8006b58:	462b      	mov	r3, r5
 8006b5a:	f7f9 fc95 	bl	8000488 <__aeabi_dmul>
 8006b5e:	e9cd 0100 	strd	r0, r1, [sp]
 8006b62:	2200      	movs	r2, #0
 8006b64:	4620      	mov	r0, r4
 8006b66:	4629      	mov	r1, r5
 8006b68:	4b65      	ldr	r3, [pc, #404]	; (8006d00 <__kernel_cos+0x238>)
 8006b6a:	f7f9 fc8d 	bl	8000488 <__aeabi_dmul>
 8006b6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b72:	4680      	mov	r8, r0
 8006b74:	4689      	mov	r9, r1
 8006b76:	4620      	mov	r0, r4
 8006b78:	4629      	mov	r1, r5
 8006b7a:	f7f9 fc85 	bl	8000488 <__aeabi_dmul>
 8006b7e:	4644      	mov	r4, r8
 8006b80:	464d      	mov	r5, r9
 8006b82:	4680      	mov	r8, r0
 8006b84:	4689      	mov	r9, r1
 8006b86:	4652      	mov	r2, sl
 8006b88:	465b      	mov	r3, fp
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	4639      	mov	r1, r7
 8006b8e:	f7f9 fc7b 	bl	8000488 <__aeabi_dmul>
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4640      	mov	r0, r8
 8006b98:	4649      	mov	r1, r9
 8006b9a:	f7f9 fabd 	bl	8000118 <__aeabi_dsub>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	4629      	mov	r1, r5
 8006ba6:	f7f9 fab7 	bl	8000118 <__aeabi_dsub>
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	2000      	movs	r0, #0
 8006bb0:	4954      	ldr	r1, [pc, #336]	; (8006d04 <__kernel_cos+0x23c>)
 8006bb2:	f7f9 fab1 	bl	8000118 <__aeabi_dsub>
 8006bb6:	b005      	add	sp, #20
 8006bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	f7f9 fc62 	bl	8000488 <__aeabi_dmul>
 8006bc4:	a342      	add	r3, pc, #264	; (adr r3, 8006cd0 <__kernel_cos+0x208>)
 8006bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bca:	4604      	mov	r4, r0
 8006bcc:	460d      	mov	r5, r1
 8006bce:	f7f9 fc5b 	bl	8000488 <__aeabi_dmul>
 8006bd2:	a341      	add	r3, pc, #260	; (adr r3, 8006cd8 <__kernel_cos+0x210>)
 8006bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd8:	f7f9 faa0 	bl	800011c <__adddf3>
 8006bdc:	4622      	mov	r2, r4
 8006bde:	462b      	mov	r3, r5
 8006be0:	f7f9 fc52 	bl	8000488 <__aeabi_dmul>
 8006be4:	a33e      	add	r3, pc, #248	; (adr r3, 8006ce0 <__kernel_cos+0x218>)
 8006be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bea:	f7f9 fa95 	bl	8000118 <__aeabi_dsub>
 8006bee:	4622      	mov	r2, r4
 8006bf0:	462b      	mov	r3, r5
 8006bf2:	f7f9 fc49 	bl	8000488 <__aeabi_dmul>
 8006bf6:	a33c      	add	r3, pc, #240	; (adr r3, 8006ce8 <__kernel_cos+0x220>)
 8006bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfc:	f7f9 fa8e 	bl	800011c <__adddf3>
 8006c00:	4622      	mov	r2, r4
 8006c02:	462b      	mov	r3, r5
 8006c04:	f7f9 fc40 	bl	8000488 <__aeabi_dmul>
 8006c08:	a339      	add	r3, pc, #228	; (adr r3, 8006cf0 <__kernel_cos+0x228>)
 8006c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c0e:	f7f9 fa83 	bl	8000118 <__aeabi_dsub>
 8006c12:	4622      	mov	r2, r4
 8006c14:	462b      	mov	r3, r5
 8006c16:	f7f9 fc37 	bl	8000488 <__aeabi_dmul>
 8006c1a:	a337      	add	r3, pc, #220	; (adr r3, 8006cf8 <__kernel_cos+0x230>)
 8006c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c20:	f7f9 fa7c 	bl	800011c <__adddf3>
 8006c24:	462b      	mov	r3, r5
 8006c26:	4622      	mov	r2, r4
 8006c28:	f7f9 fc2e 	bl	8000488 <__aeabi_dmul>
 8006c2c:	4b36      	ldr	r3, [pc, #216]	; (8006d08 <__kernel_cos+0x240>)
 8006c2e:	e9cd 0100 	strd	r0, r1, [sp]
 8006c32:	4598      	cmp	r8, r3
 8006c34:	d995      	bls.n	8006b62 <__kernel_cos+0x9a>
 8006c36:	4b35      	ldr	r3, [pc, #212]	; (8006d0c <__kernel_cos+0x244>)
 8006c38:	2200      	movs	r2, #0
 8006c3a:	4598      	cmp	r8, r3
 8006c3c:	d83a      	bhi.n	8006cb4 <__kernel_cos+0x1ec>
 8006c3e:	f5a8 1300 	sub.w	r3, r8, #2097152	; 0x200000
 8006c42:	2000      	movs	r0, #0
 8006c44:	492f      	ldr	r1, [pc, #188]	; (8006d04 <__kernel_cos+0x23c>)
 8006c46:	4690      	mov	r8, r2
 8006c48:	4699      	mov	r9, r3
 8006c4a:	f7f9 fa65 	bl	8000118 <__aeabi_dsub>
 8006c4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c52:	2200      	movs	r2, #0
 8006c54:	4620      	mov	r0, r4
 8006c56:	4629      	mov	r1, r5
 8006c58:	4b29      	ldr	r3, [pc, #164]	; (8006d00 <__kernel_cos+0x238>)
 8006c5a:	f7f9 fc15 	bl	8000488 <__aeabi_dmul>
 8006c5e:	4642      	mov	r2, r8
 8006c60:	464b      	mov	r3, r9
 8006c62:	f7f9 fa59 	bl	8000118 <__aeabi_dsub>
 8006c66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c6a:	4680      	mov	r8, r0
 8006c6c:	4689      	mov	r9, r1
 8006c6e:	4620      	mov	r0, r4
 8006c70:	4629      	mov	r1, r5
 8006c72:	f7f9 fc09 	bl	8000488 <__aeabi_dmul>
 8006c76:	4644      	mov	r4, r8
 8006c78:	464d      	mov	r5, r9
 8006c7a:	4680      	mov	r8, r0
 8006c7c:	4689      	mov	r9, r1
 8006c7e:	4652      	mov	r2, sl
 8006c80:	465b      	mov	r3, fp
 8006c82:	4630      	mov	r0, r6
 8006c84:	4639      	mov	r1, r7
 8006c86:	f7f9 fbff 	bl	8000488 <__aeabi_dmul>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	4640      	mov	r0, r8
 8006c90:	4649      	mov	r1, r9
 8006c92:	f7f9 fa41 	bl	8000118 <__aeabi_dsub>
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	4629      	mov	r1, r5
 8006c9e:	f7f9 fa3b 	bl	8000118 <__aeabi_dsub>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006caa:	f7f9 fa35 	bl	8000118 <__aeabi_dsub>
 8006cae:	b005      	add	sp, #20
 8006cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb4:	4b16      	ldr	r3, [pc, #88]	; (8006d10 <__kernel_cos+0x248>)
 8006cb6:	f04f 0800 	mov.w	r8, #0
 8006cba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006cbe:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8006d14 <__kernel_cos+0x24c>
 8006cc2:	e7c6      	b.n	8006c52 <__kernel_cos+0x18a>
 8006cc4:	2000      	movs	r0, #0
 8006cc6:	490f      	ldr	r1, [pc, #60]	; (8006d04 <__kernel_cos+0x23c>)
 8006cc8:	b005      	add	sp, #20
 8006cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cce:	bf00      	nop
 8006cd0:	be8838d4 	.word	0xbe8838d4
 8006cd4:	bda8fae9 	.word	0xbda8fae9
 8006cd8:	bdb4b1c4 	.word	0xbdb4b1c4
 8006cdc:	3e21ee9e 	.word	0x3e21ee9e
 8006ce0:	809c52ad 	.word	0x809c52ad
 8006ce4:	3e927e4f 	.word	0x3e927e4f
 8006ce8:	19cb1590 	.word	0x19cb1590
 8006cec:	3efa01a0 	.word	0x3efa01a0
 8006cf0:	16c15177 	.word	0x16c15177
 8006cf4:	3f56c16c 	.word	0x3f56c16c
 8006cf8:	5555554c 	.word	0x5555554c
 8006cfc:	3fa55555 	.word	0x3fa55555
 8006d00:	3fe00000 	.word	0x3fe00000
 8006d04:	3ff00000 	.word	0x3ff00000
 8006d08:	3fd33332 	.word	0x3fd33332
 8006d0c:	3fe90000 	.word	0x3fe90000
 8006d10:	3fe70000 	.word	0x3fe70000
 8006d14:	3fd20000 	.word	0x3fd20000

08006d18 <__kernel_sin>:
 8006d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d1c:	b083      	sub	sp, #12
 8006d1e:	e9cd 2300 	strd	r2, r3, [sp]
 8006d22:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006d26:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	460d      	mov	r5, r1
 8006d2e:	d204      	bcs.n	8006d3a <__kernel_sin+0x22>
 8006d30:	f7f9 fe5a 	bl	80009e8 <__aeabi_d2iz>
 8006d34:	2800      	cmp	r0, #0
 8006d36:	f000 8085 	beq.w	8006e44 <__kernel_sin+0x12c>
 8006d3a:	4622      	mov	r2, r4
 8006d3c:	462b      	mov	r3, r5
 8006d3e:	4620      	mov	r0, r4
 8006d40:	4629      	mov	r1, r5
 8006d42:	f7f9 fba1 	bl	8000488 <__aeabi_dmul>
 8006d46:	4606      	mov	r6, r0
 8006d48:	460f      	mov	r7, r1
 8006d4a:	4632      	mov	r2, r6
 8006d4c:	463b      	mov	r3, r7
 8006d4e:	4620      	mov	r0, r4
 8006d50:	4629      	mov	r1, r5
 8006d52:	f7f9 fb99 	bl	8000488 <__aeabi_dmul>
 8006d56:	a33e      	add	r3, pc, #248	; (adr r3, 8006e50 <__kernel_sin+0x138>)
 8006d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5c:	4682      	mov	sl, r0
 8006d5e:	468b      	mov	fp, r1
 8006d60:	4630      	mov	r0, r6
 8006d62:	4639      	mov	r1, r7
 8006d64:	f7f9 fb90 	bl	8000488 <__aeabi_dmul>
 8006d68:	a33b      	add	r3, pc, #236	; (adr r3, 8006e58 <__kernel_sin+0x140>)
 8006d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6e:	f7f9 f9d3 	bl	8000118 <__aeabi_dsub>
 8006d72:	4632      	mov	r2, r6
 8006d74:	463b      	mov	r3, r7
 8006d76:	f7f9 fb87 	bl	8000488 <__aeabi_dmul>
 8006d7a:	a339      	add	r3, pc, #228	; (adr r3, 8006e60 <__kernel_sin+0x148>)
 8006d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d80:	f7f9 f9cc 	bl	800011c <__adddf3>
 8006d84:	4632      	mov	r2, r6
 8006d86:	463b      	mov	r3, r7
 8006d88:	f7f9 fb7e 	bl	8000488 <__aeabi_dmul>
 8006d8c:	a336      	add	r3, pc, #216	; (adr r3, 8006e68 <__kernel_sin+0x150>)
 8006d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d92:	f7f9 f9c1 	bl	8000118 <__aeabi_dsub>
 8006d96:	4632      	mov	r2, r6
 8006d98:	463b      	mov	r3, r7
 8006d9a:	f7f9 fb75 	bl	8000488 <__aeabi_dmul>
 8006d9e:	a334      	add	r3, pc, #208	; (adr r3, 8006e70 <__kernel_sin+0x158>)
 8006da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da4:	f7f9 f9ba 	bl	800011c <__adddf3>
 8006da8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006daa:	4680      	mov	r8, r0
 8006dac:	4689      	mov	r9, r1
 8006dae:	b39b      	cbz	r3, 8006e18 <__kernel_sin+0x100>
 8006db0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006db4:	2200      	movs	r2, #0
 8006db6:	4b32      	ldr	r3, [pc, #200]	; (8006e80 <__kernel_sin+0x168>)
 8006db8:	f7f9 fb66 	bl	8000488 <__aeabi_dmul>
 8006dbc:	4642      	mov	r2, r8
 8006dbe:	464b      	mov	r3, r9
 8006dc0:	4680      	mov	r8, r0
 8006dc2:	4689      	mov	r9, r1
 8006dc4:	4650      	mov	r0, sl
 8006dc6:	4659      	mov	r1, fp
 8006dc8:	f7f9 fb5e 	bl	8000488 <__aeabi_dmul>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	4640      	mov	r0, r8
 8006dd2:	4649      	mov	r1, r9
 8006dd4:	f7f9 f9a0 	bl	8000118 <__aeabi_dsub>
 8006dd8:	4632      	mov	r2, r6
 8006dda:	463b      	mov	r3, r7
 8006ddc:	f7f9 fb54 	bl	8000488 <__aeabi_dmul>
 8006de0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006de4:	f7f9 f998 	bl	8000118 <__aeabi_dsub>
 8006de8:	a323      	add	r3, pc, #140	; (adr r3, 8006e78 <__kernel_sin+0x160>)
 8006dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dee:	4606      	mov	r6, r0
 8006df0:	460f      	mov	r7, r1
 8006df2:	4650      	mov	r0, sl
 8006df4:	4659      	mov	r1, fp
 8006df6:	f7f9 fb47 	bl	8000488 <__aeabi_dmul>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	460b      	mov	r3, r1
 8006dfe:	4630      	mov	r0, r6
 8006e00:	4639      	mov	r1, r7
 8006e02:	f7f9 f98b 	bl	800011c <__adddf3>
 8006e06:	4602      	mov	r2, r0
 8006e08:	460b      	mov	r3, r1
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	4629      	mov	r1, r5
 8006e0e:	f7f9 f983 	bl	8000118 <__aeabi_dsub>
 8006e12:	b003      	add	sp, #12
 8006e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	4639      	mov	r1, r7
 8006e20:	f7f9 fb32 	bl	8000488 <__aeabi_dmul>
 8006e24:	a314      	add	r3, pc, #80	; (adr r3, 8006e78 <__kernel_sin+0x160>)
 8006e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2a:	f7f9 f975 	bl	8000118 <__aeabi_dsub>
 8006e2e:	4652      	mov	r2, sl
 8006e30:	465b      	mov	r3, fp
 8006e32:	f7f9 fb29 	bl	8000488 <__aeabi_dmul>
 8006e36:	4622      	mov	r2, r4
 8006e38:	462b      	mov	r3, r5
 8006e3a:	f7f9 f96f 	bl	800011c <__adddf3>
 8006e3e:	b003      	add	sp, #12
 8006e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e44:	4620      	mov	r0, r4
 8006e46:	4629      	mov	r1, r5
 8006e48:	b003      	add	sp, #12
 8006e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e4e:	bf00      	nop
 8006e50:	5acfd57c 	.word	0x5acfd57c
 8006e54:	3de5d93a 	.word	0x3de5d93a
 8006e58:	8a2b9ceb 	.word	0x8a2b9ceb
 8006e5c:	3e5ae5e6 	.word	0x3e5ae5e6
 8006e60:	57b1fe7d 	.word	0x57b1fe7d
 8006e64:	3ec71de3 	.word	0x3ec71de3
 8006e68:	19c161d5 	.word	0x19c161d5
 8006e6c:	3f2a01a0 	.word	0x3f2a01a0
 8006e70:	1110f8a6 	.word	0x1110f8a6
 8006e74:	3f811111 	.word	0x3f811111
 8006e78:	55555549 	.word	0x55555549
 8006e7c:	3fc55555 	.word	0x3fc55555
 8006e80:	3fe00000 	.word	0x3fe00000
 8006e84:	00000000 	.word	0x00000000

08006e88 <__ieee754_atan2>:
 8006e88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8c:	4699      	mov	r9, r3
 8006e8e:	4253      	negs	r3, r2
 8006e90:	4f5f      	ldr	r7, [pc, #380]	; (8007010 <__ieee754_atan2+0x188>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	f029 4e00 	bic.w	lr, r9, #2147483648	; 0x80000000
 8006e98:	ea4e 73d3 	orr.w	r3, lr, r3, lsr #31
 8006e9c:	42bb      	cmp	r3, r7
 8006e9e:	4604      	mov	r4, r0
 8006ea0:	460d      	mov	r5, r1
 8006ea2:	4690      	mov	r8, r2
 8006ea4:	d83d      	bhi.n	8006f22 <__ieee754_atan2+0x9a>
 8006ea6:	4246      	negs	r6, r0
 8006ea8:	4306      	orrs	r6, r0
 8006eaa:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8006eae:	ea4a 76d6 	orr.w	r6, sl, r6, lsr #31
 8006eb2:	42be      	cmp	r6, r7
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	468b      	mov	fp, r1
 8006eb8:	d833      	bhi.n	8006f22 <__ieee754_atan2+0x9a>
 8006eba:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 8006ebe:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8006ec2:	4316      	orrs	r6, r2
 8006ec4:	d03d      	beq.n	8006f42 <__ieee754_atan2+0xba>
 8006ec6:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8006eca:	f006 0602 	and.w	r6, r6, #2
 8006ece:	ea5a 0303 	orrs.w	r3, sl, r3
 8006ed2:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8006ed6:	d02c      	beq.n	8006f32 <__ieee754_atan2+0xaa>
 8006ed8:	ea5e 0202 	orrs.w	r2, lr, r2
 8006edc:	d035      	beq.n	8006f4a <__ieee754_atan2+0xc2>
 8006ede:	45be      	cmp	lr, r7
 8006ee0:	d046      	beq.n	8006f70 <__ieee754_atan2+0xe8>
 8006ee2:	45ba      	cmp	sl, r7
 8006ee4:	d031      	beq.n	8006f4a <__ieee754_atan2+0xc2>
 8006ee6:	ebaa 0a0e 	sub.w	sl, sl, lr
 8006eea:	f1ba 7f74 	cmp.w	sl, #63963136	; 0x3d00000
 8006eee:	ea4f 532a 	mov.w	r3, sl, asr #20
 8006ef2:	da39      	bge.n	8006f68 <__ieee754_atan2+0xe0>
 8006ef4:	f1b9 0f00 	cmp.w	r9, #0
 8006ef8:	da46      	bge.n	8006f88 <__ieee754_atan2+0x100>
 8006efa:	333c      	adds	r3, #60	; 0x3c
 8006efc:	da44      	bge.n	8006f88 <__ieee754_atan2+0x100>
 8006efe:	2000      	movs	r0, #0
 8006f00:	2100      	movs	r1, #0
 8006f02:	2e01      	cmp	r6, #1
 8006f04:	d058      	beq.n	8006fb8 <__ieee754_atan2+0x130>
 8006f06:	2e02      	cmp	r6, #2
 8006f08:	d049      	beq.n	8006f9e <__ieee754_atan2+0x116>
 8006f0a:	b186      	cbz	r6, 8006f2e <__ieee754_atan2+0xa6>
 8006f0c:	a334      	add	r3, pc, #208	; (adr r3, 8006fe0 <__ieee754_atan2+0x158>)
 8006f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f12:	f7f9 f901 	bl	8000118 <__aeabi_dsub>
 8006f16:	a334      	add	r3, pc, #208	; (adr r3, 8006fe8 <__ieee754_atan2+0x160>)
 8006f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1c:	f7f9 f8fc 	bl	8000118 <__aeabi_dsub>
 8006f20:	e005      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006f22:	4622      	mov	r2, r4
 8006f24:	462b      	mov	r3, r5
 8006f26:	4640      	mov	r0, r8
 8006f28:	4649      	mov	r1, r9
 8006f2a:	f7f9 f8f7 	bl	800011c <__adddf3>
 8006f2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f32:	2e02      	cmp	r6, #2
 8006f34:	d010      	beq.n	8006f58 <__ieee754_atan2+0xd0>
 8006f36:	2e03      	cmp	r6, #3
 8006f38:	d1f9      	bne.n	8006f2e <__ieee754_atan2+0xa6>
 8006f3a:	a12d      	add	r1, pc, #180	; (adr r1, 8006ff0 <__ieee754_atan2+0x168>)
 8006f3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f40:	e7f5      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006f42:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f46:	f7ff baff 	b.w	8006548 <atan>
 8006f4a:	f1bb 0f00 	cmp.w	fp, #0
 8006f4e:	db07      	blt.n	8006f60 <__ieee754_atan2+0xd8>
 8006f50:	a129      	add	r1, pc, #164	; (adr r1, 8006ff8 <__ieee754_atan2+0x170>)
 8006f52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f56:	e7ea      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006f58:	a123      	add	r1, pc, #140	; (adr r1, 8006fe8 <__ieee754_atan2+0x160>)
 8006f5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f5e:	e7e6      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006f60:	a127      	add	r1, pc, #156	; (adr r1, 8007000 <__ieee754_atan2+0x178>)
 8006f62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f66:	e7e2      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006f68:	a123      	add	r1, pc, #140	; (adr r1, 8006ff8 <__ieee754_atan2+0x170>)
 8006f6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f6e:	e7c8      	b.n	8006f02 <__ieee754_atan2+0x7a>
 8006f70:	45f2      	cmp	sl, lr
 8006f72:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 8006f76:	d023      	beq.n	8006fc0 <__ieee754_atan2+0x138>
 8006f78:	2e02      	cmp	r6, #2
 8006f7a:	d829      	bhi.n	8006fd0 <__ieee754_atan2+0x148>
 8006f7c:	4b25      	ldr	r3, [pc, #148]	; (8007014 <__ieee754_atan2+0x18c>)
 8006f7e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006f82:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006f86:	e7d2      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006f88:	4642      	mov	r2, r8
 8006f8a:	464b      	mov	r3, r9
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	4629      	mov	r1, r5
 8006f90:	f7f9 fba4 	bl	80006dc <__aeabi_ddiv>
 8006f94:	f7ff fc5c 	bl	8006850 <fabs>
 8006f98:	f7ff fad6 	bl	8006548 <atan>
 8006f9c:	e7b1      	b.n	8006f02 <__ieee754_atan2+0x7a>
 8006f9e:	a310      	add	r3, pc, #64	; (adr r3, 8006fe0 <__ieee754_atan2+0x158>)
 8006fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa4:	f7f9 f8b8 	bl	8000118 <__aeabi_dsub>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	460b      	mov	r3, r1
 8006fac:	a10e      	add	r1, pc, #56	; (adr r1, 8006fe8 <__ieee754_atan2+0x160>)
 8006fae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fb2:	f7f9 f8b1 	bl	8000118 <__aeabi_dsub>
 8006fb6:	e7ba      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006fb8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	e7b6      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006fc0:	2e02      	cmp	r6, #2
 8006fc2:	d808      	bhi.n	8006fd6 <__ieee754_atan2+0x14e>
 8006fc4:	4b14      	ldr	r3, [pc, #80]	; (8007018 <__ieee754_atan2+0x190>)
 8006fc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006fca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006fce:	e7ae      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006fd0:	2000      	movs	r0, #0
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	e7ab      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006fd6:	a10c      	add	r1, pc, #48	; (adr r1, 8007008 <__ieee754_atan2+0x180>)
 8006fd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fdc:	e7a7      	b.n	8006f2e <__ieee754_atan2+0xa6>
 8006fde:	bf00      	nop
 8006fe0:	33145c07 	.word	0x33145c07
 8006fe4:	3ca1a626 	.word	0x3ca1a626
 8006fe8:	54442d18 	.word	0x54442d18
 8006fec:	400921fb 	.word	0x400921fb
 8006ff0:	54442d18 	.word	0x54442d18
 8006ff4:	c00921fb 	.word	0xc00921fb
 8006ff8:	54442d18 	.word	0x54442d18
 8006ffc:	3ff921fb 	.word	0x3ff921fb
 8007000:	54442d18 	.word	0x54442d18
 8007004:	bff921fb 	.word	0xbff921fb
 8007008:	54442d18 	.word	0x54442d18
 800700c:	3fe921fb 	.word	0x3fe921fb
 8007010:	7ff00000 	.word	0x7ff00000
 8007014:	08007ee8 	.word	0x08007ee8
 8007018:	08007f00 	.word	0x08007f00
 800701c:	00000000 	.word	0x00000000

08007020 <__ieee754_rem_pio2>:
 8007020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007024:	4b88      	ldr	r3, [pc, #544]	; (8007248 <__ieee754_rem_pio2+0x228>)
 8007026:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800702a:	429f      	cmp	r7, r3
 800702c:	4604      	mov	r4, r0
 800702e:	460d      	mov	r5, r1
 8007030:	4693      	mov	fp, r2
 8007032:	b08f      	sub	sp, #60	; 0x3c
 8007034:	f240 8091 	bls.w	800715a <__ieee754_rem_pio2+0x13a>
 8007038:	4b84      	ldr	r3, [pc, #528]	; (800724c <__ieee754_rem_pio2+0x22c>)
 800703a:	4688      	mov	r8, r1
 800703c:	429f      	cmp	r7, r3
 800703e:	d828      	bhi.n	8007092 <__ieee754_rem_pio2+0x72>
 8007040:	a377      	add	r3, pc, #476	; (adr r3, 8007220 <__ieee754_rem_pio2+0x200>)
 8007042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007046:	2900      	cmp	r1, #0
 8007048:	f340 81a6 	ble.w	8007398 <__ieee754_rem_pio2+0x378>
 800704c:	f7f9 f864 	bl	8000118 <__aeabi_dsub>
 8007050:	4b7f      	ldr	r3, [pc, #508]	; (8007250 <__ieee754_rem_pio2+0x230>)
 8007052:	4604      	mov	r4, r0
 8007054:	429f      	cmp	r7, r3
 8007056:	460d      	mov	r5, r1
 8007058:	f000 8090 	beq.w	800717c <__ieee754_rem_pio2+0x15c>
 800705c:	a372      	add	r3, pc, #456	; (adr r3, 8007228 <__ieee754_rem_pio2+0x208>)
 800705e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007062:	f7f9 f859 	bl	8000118 <__aeabi_dsub>
 8007066:	4602      	mov	r2, r0
 8007068:	460b      	mov	r3, r1
 800706a:	4620      	mov	r0, r4
 800706c:	4629      	mov	r1, r5
 800706e:	4614      	mov	r4, r2
 8007070:	461d      	mov	r5, r3
 8007072:	f7f9 f851 	bl	8000118 <__aeabi_dsub>
 8007076:	a36c      	add	r3, pc, #432	; (adr r3, 8007228 <__ieee754_rem_pio2+0x208>)
 8007078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707c:	f7f9 f84c 	bl	8000118 <__aeabi_dsub>
 8007080:	2601      	movs	r6, #1
 8007082:	e9cb 4500 	strd	r4, r5, [fp]
 8007086:	e9cb 0102 	strd	r0, r1, [fp, #8]
 800708a:	4630      	mov	r0, r6
 800708c:	b00f      	add	sp, #60	; 0x3c
 800708e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007092:	4b70      	ldr	r3, [pc, #448]	; (8007254 <__ieee754_rem_pio2+0x234>)
 8007094:	429f      	cmp	r7, r3
 8007096:	f240 808b 	bls.w	80071b0 <__ieee754_rem_pio2+0x190>
 800709a:	4b6f      	ldr	r3, [pc, #444]	; (8007258 <__ieee754_rem_pio2+0x238>)
 800709c:	429f      	cmp	r7, r3
 800709e:	d864      	bhi.n	800716a <__ieee754_rem_pio2+0x14a>
 80070a0:	ea4f 5a27 	mov.w	sl, r7, asr #20
 80070a4:	f2aa 4616 	subw	r6, sl, #1046	; 0x416
 80070a8:	eba7 5106 	sub.w	r1, r7, r6, lsl #20
 80070ac:	460f      	mov	r7, r1
 80070ae:	9602      	str	r6, [sp, #8]
 80070b0:	4606      	mov	r6, r0
 80070b2:	f7f9 fc99 	bl	80009e8 <__aeabi_d2iz>
 80070b6:	f7f9 f97d 	bl	80003b4 <__aeabi_i2d>
 80070ba:	4602      	mov	r2, r0
 80070bc:	460b      	mov	r3, r1
 80070be:	4630      	mov	r0, r6
 80070c0:	4639      	mov	r1, r7
 80070c2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80070c6:	f7f9 f827 	bl	8000118 <__aeabi_dsub>
 80070ca:	2200      	movs	r2, #0
 80070cc:	4b63      	ldr	r3, [pc, #396]	; (800725c <__ieee754_rem_pio2+0x23c>)
 80070ce:	f7f9 f9db 	bl	8000488 <__aeabi_dmul>
 80070d2:	460f      	mov	r7, r1
 80070d4:	4606      	mov	r6, r0
 80070d6:	f7f9 fc87 	bl	80009e8 <__aeabi_d2iz>
 80070da:	f7f9 f96b 	bl	80003b4 <__aeabi_i2d>
 80070de:	4602      	mov	r2, r0
 80070e0:	460b      	mov	r3, r1
 80070e2:	4630      	mov	r0, r6
 80070e4:	4639      	mov	r1, r7
 80070e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80070ea:	f7f9 f815 	bl	8000118 <__aeabi_dsub>
 80070ee:	2200      	movs	r2, #0
 80070f0:	4b5a      	ldr	r3, [pc, #360]	; (800725c <__ieee754_rem_pio2+0x23c>)
 80070f2:	f7f9 f9c9 	bl	8000488 <__aeabi_dmul>
 80070f6:	2403      	movs	r4, #3
 80070f8:	f04f 0900 	mov.w	r9, #0
 80070fc:	f04f 0a00 	mov.w	sl, #0
 8007100:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007104:	ad0e      	add	r5, sp, #56	; 0x38
 8007106:	464a      	mov	r2, r9
 8007108:	e975 0102 	ldrd	r0, r1, [r5, #-8]!
 800710c:	4653      	mov	r3, sl
 800710e:	4626      	mov	r6, r4
 8007110:	3c01      	subs	r4, #1
 8007112:	f7f9 fc21 	bl	8000958 <__aeabi_dcmpeq>
 8007116:	2800      	cmp	r0, #0
 8007118:	d1f5      	bne.n	8007106 <__ieee754_rem_pio2+0xe6>
 800711a:	2402      	movs	r4, #2
 800711c:	4950      	ldr	r1, [pc, #320]	; (8007260 <__ieee754_rem_pio2+0x240>)
 800711e:	4633      	mov	r3, r6
 8007120:	9101      	str	r1, [sp, #4]
 8007122:	9a02      	ldr	r2, [sp, #8]
 8007124:	4659      	mov	r1, fp
 8007126:	a808      	add	r0, sp, #32
 8007128:	9400      	str	r4, [sp, #0]
 800712a:	f000 f987 	bl	800743c <__kernel_rem_pio2>
 800712e:	f1b8 0f00 	cmp.w	r8, #0
 8007132:	4606      	mov	r6, r0
 8007134:	daa9      	bge.n	800708a <__ieee754_rem_pio2+0x6a>
 8007136:	f8db 0004 	ldr.w	r0, [fp, #4]
 800713a:	f8db 2000 	ldr.w	r2, [fp]
 800713e:	f8db 100c 	ldr.w	r1, [fp, #12]
 8007142:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8007146:	e9cb 2300 	strd	r2, r3, [fp]
 800714a:	f8db 2008 	ldr.w	r2, [fp, #8]
 800714e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007152:	e9cb 2302 	strd	r2, r3, [fp, #8]
 8007156:	4276      	negs	r6, r6
 8007158:	e797      	b.n	800708a <__ieee754_rem_pio2+0x6a>
 800715a:	2200      	movs	r2, #0
 800715c:	2300      	movs	r3, #0
 800715e:	e9cb 4500 	strd	r4, r5, [fp]
 8007162:	e9cb 2302 	strd	r2, r3, [fp, #8]
 8007166:	2600      	movs	r6, #0
 8007168:	e78f      	b.n	800708a <__ieee754_rem_pio2+0x6a>
 800716a:	4602      	mov	r2, r0
 800716c:	460b      	mov	r3, r1
 800716e:	f7f8 ffd3 	bl	8000118 <__aeabi_dsub>
 8007172:	e9cb 0102 	strd	r0, r1, [fp, #8]
 8007176:	e9cb 0100 	strd	r0, r1, [fp]
 800717a:	e7f4      	b.n	8007166 <__ieee754_rem_pio2+0x146>
 800717c:	a32c      	add	r3, pc, #176	; (adr r3, 8007230 <__ieee754_rem_pio2+0x210>)
 800717e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007182:	f7f8 ffc9 	bl	8000118 <__aeabi_dsub>
 8007186:	a32c      	add	r3, pc, #176	; (adr r3, 8007238 <__ieee754_rem_pio2+0x218>)
 8007188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718c:	4606      	mov	r6, r0
 800718e:	460f      	mov	r7, r1
 8007190:	f7f8 ffc2 	bl	8000118 <__aeabi_dsub>
 8007194:	4604      	mov	r4, r0
 8007196:	460d      	mov	r5, r1
 8007198:	4622      	mov	r2, r4
 800719a:	462b      	mov	r3, r5
 800719c:	4630      	mov	r0, r6
 800719e:	4639      	mov	r1, r7
 80071a0:	f7f8 ffba 	bl	8000118 <__aeabi_dsub>
 80071a4:	a324      	add	r3, pc, #144	; (adr r3, 8007238 <__ieee754_rem_pio2+0x218>)
 80071a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071aa:	f7f8 ffb5 	bl	8000118 <__aeabi_dsub>
 80071ae:	e767      	b.n	8007080 <__ieee754_rem_pio2+0x60>
 80071b0:	f7ff fb4e 	bl	8006850 <fabs>
 80071b4:	a322      	add	r3, pc, #136	; (adr r3, 8007240 <__ieee754_rem_pio2+0x220>)
 80071b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ba:	4604      	mov	r4, r0
 80071bc:	460d      	mov	r5, r1
 80071be:	f7f9 f963 	bl	8000488 <__aeabi_dmul>
 80071c2:	2200      	movs	r2, #0
 80071c4:	4b27      	ldr	r3, [pc, #156]	; (8007264 <__ieee754_rem_pio2+0x244>)
 80071c6:	f7f8 ffa9 	bl	800011c <__adddf3>
 80071ca:	f7f9 fc0d 	bl	80009e8 <__aeabi_d2iz>
 80071ce:	4606      	mov	r6, r0
 80071d0:	f7f9 f8f0 	bl	80003b4 <__aeabi_i2d>
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80071dc:	a310      	add	r3, pc, #64	; (adr r3, 8007220 <__ieee754_rem_pio2+0x200>)
 80071de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e2:	f7f9 f951 	bl	8000488 <__aeabi_dmul>
 80071e6:	4602      	mov	r2, r0
 80071e8:	460b      	mov	r3, r1
 80071ea:	4620      	mov	r0, r4
 80071ec:	4629      	mov	r1, r5
 80071ee:	f7f8 ff93 	bl	8000118 <__aeabi_dsub>
 80071f2:	a30d      	add	r3, pc, #52	; (adr r3, 8007228 <__ieee754_rem_pio2+0x208>)
 80071f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f8:	4681      	mov	r9, r0
 80071fa:	468a      	mov	sl, r1
 80071fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007200:	f7f9 f942 	bl	8000488 <__aeabi_dmul>
 8007204:	2e1f      	cmp	r6, #31
 8007206:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800720a:	dc2f      	bgt.n	800726c <__ieee754_rem_pio2+0x24c>
 800720c:	4b16      	ldr	r3, [pc, #88]	; (8007268 <__ieee754_rem_pio2+0x248>)
 800720e:	1e72      	subs	r2, r6, #1
 8007210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007214:	42bb      	cmp	r3, r7
 8007216:	d029      	beq.n	800726c <__ieee754_rem_pio2+0x24c>
 8007218:	4602      	mov	r2, r0
 800721a:	460b      	mov	r3, r1
 800721c:	e09a      	b.n	8007354 <__ieee754_rem_pio2+0x334>
 800721e:	bf00      	nop
 8007220:	54400000 	.word	0x54400000
 8007224:	3ff921fb 	.word	0x3ff921fb
 8007228:	1a626331 	.word	0x1a626331
 800722c:	3dd0b461 	.word	0x3dd0b461
 8007230:	1a600000 	.word	0x1a600000
 8007234:	3dd0b461 	.word	0x3dd0b461
 8007238:	2e037073 	.word	0x2e037073
 800723c:	3ba3198a 	.word	0x3ba3198a
 8007240:	6dc9c883 	.word	0x6dc9c883
 8007244:	3fe45f30 	.word	0x3fe45f30
 8007248:	3fe921fb 	.word	0x3fe921fb
 800724c:	4002d97b 	.word	0x4002d97b
 8007250:	3ff921fb 	.word	0x3ff921fb
 8007254:	413921fb 	.word	0x413921fb
 8007258:	7fefffff 	.word	0x7fefffff
 800725c:	41700000 	.word	0x41700000
 8007260:	08007f98 	.word	0x08007f98
 8007264:	3fe00000 	.word	0x3fe00000
 8007268:	08007f18 	.word	0x08007f18
 800726c:	153b      	asrs	r3, r7, #20
 800726e:	9307      	str	r3, [sp, #28]
 8007270:	4648      	mov	r0, r9
 8007272:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007276:	4651      	mov	r1, sl
 8007278:	f7f8 ff4e 	bl	8000118 <__aeabi_dsub>
 800727c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007280:	ebc3 5317 	rsb	r3, r3, r7, lsr #20
 8007284:	2b10      	cmp	r3, #16
 8007286:	4604      	mov	r4, r0
 8007288:	460d      	mov	r5, r1
 800728a:	dd69      	ble.n	8007360 <__ieee754_rem_pio2+0x340>
 800728c:	a360      	add	r3, pc, #384	; (adr r3, 8007410 <__ieee754_rem_pio2+0x3f0>)
 800728e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007292:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007296:	f7f9 f8f7 	bl	8000488 <__aeabi_dmul>
 800729a:	4604      	mov	r4, r0
 800729c:	460d      	mov	r5, r1
 800729e:	4622      	mov	r2, r4
 80072a0:	462b      	mov	r3, r5
 80072a2:	4648      	mov	r0, r9
 80072a4:	4651      	mov	r1, sl
 80072a6:	f7f8 ff37 	bl	8000118 <__aeabi_dsub>
 80072aa:	4602      	mov	r2, r0
 80072ac:	460b      	mov	r3, r1
 80072ae:	4648      	mov	r0, r9
 80072b0:	4651      	mov	r1, sl
 80072b2:	4691      	mov	r9, r2
 80072b4:	469a      	mov	sl, r3
 80072b6:	f7f8 ff2f 	bl	8000118 <__aeabi_dsub>
 80072ba:	4622      	mov	r2, r4
 80072bc:	462b      	mov	r3, r5
 80072be:	f7f8 ff2b 	bl	8000118 <__aeabi_dsub>
 80072c2:	a355      	add	r3, pc, #340	; (adr r3, 8007418 <__ieee754_rem_pio2+0x3f8>)
 80072c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c8:	4604      	mov	r4, r0
 80072ca:	460d      	mov	r5, r1
 80072cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072d0:	f7f9 f8da 	bl	8000488 <__aeabi_dmul>
 80072d4:	4622      	mov	r2, r4
 80072d6:	462b      	mov	r3, r5
 80072d8:	f7f8 ff1e 	bl	8000118 <__aeabi_dsub>
 80072dc:	4602      	mov	r2, r0
 80072de:	460b      	mov	r3, r1
 80072e0:	4648      	mov	r0, r9
 80072e2:	4651      	mov	r1, sl
 80072e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072e8:	f7f8 ff16 	bl	8000118 <__aeabi_dsub>
 80072ec:	9a07      	ldr	r2, [sp, #28]
 80072ee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	2b31      	cmp	r3, #49	; 0x31
 80072f6:	4604      	mov	r4, r0
 80072f8:	460d      	mov	r5, r1
 80072fa:	dd31      	ble.n	8007360 <__ieee754_rem_pio2+0x340>
 80072fc:	a348      	add	r3, pc, #288	; (adr r3, 8007420 <__ieee754_rem_pio2+0x400>)
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007306:	f7f9 f8bf 	bl	8000488 <__aeabi_dmul>
 800730a:	4604      	mov	r4, r0
 800730c:	460d      	mov	r5, r1
 800730e:	4622      	mov	r2, r4
 8007310:	462b      	mov	r3, r5
 8007312:	4648      	mov	r0, r9
 8007314:	4651      	mov	r1, sl
 8007316:	f7f8 feff 	bl	8000118 <__aeabi_dsub>
 800731a:	4602      	mov	r2, r0
 800731c:	460b      	mov	r3, r1
 800731e:	4648      	mov	r0, r9
 8007320:	4651      	mov	r1, sl
 8007322:	4691      	mov	r9, r2
 8007324:	469a      	mov	sl, r3
 8007326:	f7f8 fef7 	bl	8000118 <__aeabi_dsub>
 800732a:	4622      	mov	r2, r4
 800732c:	462b      	mov	r3, r5
 800732e:	f7f8 fef3 	bl	8000118 <__aeabi_dsub>
 8007332:	a33d      	add	r3, pc, #244	; (adr r3, 8007428 <__ieee754_rem_pio2+0x408>)
 8007334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007338:	4604      	mov	r4, r0
 800733a:	460d      	mov	r5, r1
 800733c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007340:	f7f9 f8a2 	bl	8000488 <__aeabi_dmul>
 8007344:	4622      	mov	r2, r4
 8007346:	462b      	mov	r3, r5
 8007348:	f7f8 fee6 	bl	8000118 <__aeabi_dsub>
 800734c:	4602      	mov	r2, r0
 800734e:	460b      	mov	r3, r1
 8007350:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007354:	4648      	mov	r0, r9
 8007356:	4651      	mov	r1, sl
 8007358:	f7f8 fede 	bl	8000118 <__aeabi_dsub>
 800735c:	4604      	mov	r4, r0
 800735e:	460d      	mov	r5, r1
 8007360:	4622      	mov	r2, r4
 8007362:	462b      	mov	r3, r5
 8007364:	4648      	mov	r0, r9
 8007366:	4651      	mov	r1, sl
 8007368:	e9cb 4500 	strd	r4, r5, [fp]
 800736c:	f7f8 fed4 	bl	8000118 <__aeabi_dsub>
 8007370:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007374:	f7f8 fed0 	bl	8000118 <__aeabi_dsub>
 8007378:	f1b8 0f00 	cmp.w	r8, #0
 800737c:	e9cb 0102 	strd	r0, r1, [fp, #8]
 8007380:	f6bf ae83 	bge.w	800708a <__ieee754_rem_pio2+0x6a>
 8007384:	f105 4200 	add.w	r2, r5, #2147483648	; 0x80000000
 8007388:	e9cb 4200 	strd	r4, r2, [fp]
 800738c:	f101 4200 	add.w	r2, r1, #2147483648	; 0x80000000
 8007390:	e9cb 0202 	strd	r0, r2, [fp, #8]
 8007394:	4276      	negs	r6, r6
 8007396:	e678      	b.n	800708a <__ieee754_rem_pio2+0x6a>
 8007398:	f7f8 fec0 	bl	800011c <__adddf3>
 800739c:	4b26      	ldr	r3, [pc, #152]	; (8007438 <__ieee754_rem_pio2+0x418>)
 800739e:	4604      	mov	r4, r0
 80073a0:	429f      	cmp	r7, r3
 80073a2:	460d      	mov	r5, r1
 80073a4:	d018      	beq.n	80073d8 <__ieee754_rem_pio2+0x3b8>
 80073a6:	a322      	add	r3, pc, #136	; (adr r3, 8007430 <__ieee754_rem_pio2+0x410>)
 80073a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ac:	f7f8 feb6 	bl	800011c <__adddf3>
 80073b0:	4602      	mov	r2, r0
 80073b2:	460b      	mov	r3, r1
 80073b4:	4620      	mov	r0, r4
 80073b6:	4629      	mov	r1, r5
 80073b8:	4614      	mov	r4, r2
 80073ba:	461d      	mov	r5, r3
 80073bc:	f7f8 feac 	bl	8000118 <__aeabi_dsub>
 80073c0:	a31b      	add	r3, pc, #108	; (adr r3, 8007430 <__ieee754_rem_pio2+0x410>)
 80073c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c6:	f7f8 fea9 	bl	800011c <__adddf3>
 80073ca:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80073ce:	e9cb 4500 	strd	r4, r5, [fp]
 80073d2:	e9cb 0102 	strd	r0, r1, [fp, #8]
 80073d6:	e658      	b.n	800708a <__ieee754_rem_pio2+0x6a>
 80073d8:	a30d      	add	r3, pc, #52	; (adr r3, 8007410 <__ieee754_rem_pio2+0x3f0>)
 80073da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073de:	f7f8 fe9d 	bl	800011c <__adddf3>
 80073e2:	a30d      	add	r3, pc, #52	; (adr r3, 8007418 <__ieee754_rem_pio2+0x3f8>)
 80073e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e8:	4606      	mov	r6, r0
 80073ea:	460f      	mov	r7, r1
 80073ec:	f7f8 fe96 	bl	800011c <__adddf3>
 80073f0:	4604      	mov	r4, r0
 80073f2:	460d      	mov	r5, r1
 80073f4:	4622      	mov	r2, r4
 80073f6:	462b      	mov	r3, r5
 80073f8:	4630      	mov	r0, r6
 80073fa:	4639      	mov	r1, r7
 80073fc:	f7f8 fe8c 	bl	8000118 <__aeabi_dsub>
 8007400:	a305      	add	r3, pc, #20	; (adr r3, 8007418 <__ieee754_rem_pio2+0x3f8>)
 8007402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007406:	f7f8 fe89 	bl	800011c <__adddf3>
 800740a:	e7de      	b.n	80073ca <__ieee754_rem_pio2+0x3aa>
 800740c:	f3af 8000 	nop.w
 8007410:	1a600000 	.word	0x1a600000
 8007414:	3dd0b461 	.word	0x3dd0b461
 8007418:	2e037073 	.word	0x2e037073
 800741c:	3ba3198a 	.word	0x3ba3198a
 8007420:	2e000000 	.word	0x2e000000
 8007424:	3ba3198a 	.word	0x3ba3198a
 8007428:	252049c1 	.word	0x252049c1
 800742c:	397b839a 	.word	0x397b839a
 8007430:	1a626331 	.word	0x1a626331
 8007434:	3dd0b461 	.word	0x3dd0b461
 8007438:	3ff921fb 	.word	0x3ff921fb

0800743c <__kernel_rem_pio2>:
 800743c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007440:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8007444:	4cba      	ldr	r4, [pc, #744]	; (8007730 <__kernel_rem_pio2+0x2f4>)
 8007446:	9da4      	ldr	r5, [sp, #656]	; 0x290
 8007448:	469e      	mov	lr, r3
 800744a:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 800744e:	3b01      	subs	r3, #1
 8007450:	f112 0f14 	cmn.w	r2, #20
 8007454:	4682      	mov	sl, r0
 8007456:	9405      	str	r4, [sp, #20]
 8007458:	910c      	str	r1, [sp, #48]	; 0x30
 800745a:	9303      	str	r3, [sp, #12]
 800745c:	f2c0 8333 	blt.w	8007ac6 <__kernel_rem_pio2+0x68a>
 8007460:	49b4      	ldr	r1, [pc, #720]	; (8007734 <__kernel_rem_pio2+0x2f8>)
 8007462:	1ed3      	subs	r3, r2, #3
 8007464:	fb81 0103 	smull	r0, r1, r1, r3
 8007468:	17db      	asrs	r3, r3, #31
 800746a:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
 800746e:	9307      	str	r3, [sp, #28]
 8007470:	3301      	adds	r3, #1
 8007472:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
 8007476:	00db      	lsls	r3, r3, #3
 8007478:	18d3      	adds	r3, r2, r3
 800747a:	9a07      	ldr	r2, [sp, #28]
 800747c:	930d      	str	r3, [sp, #52]	; 0x34
 800747e:	f10e 33ff 	add.w	r3, lr, #4294967295	; 0xffffffff
 8007482:	1ad7      	subs	r7, r2, r3
 8007484:	9a05      	ldr	r2, [sp, #20]
 8007486:	eb12 0903 	adds.w	r9, r2, r3
 800748a:	d41c      	bmi.n	80074c6 <__kernel_rem_pio2+0x8a>
 800748c:	f109 0901 	add.w	r9, r9, #1
 8007490:	2400      	movs	r4, #0
 8007492:	2500      	movs	r5, #0
 8007494:	46f3      	mov	fp, lr
 8007496:	9ea5      	ldr	r6, [sp, #660]	; 0x294
 8007498:	44b9      	add	r9, r7
 800749a:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800749e:	e008      	b.n	80074b2 <__kernel_rem_pio2+0x76>
 80074a0:	f856 0027 	ldr.w	r0, [r6, r7, lsl #2]
 80074a4:	f7f8 ff86 	bl	80003b4 <__aeabi_i2d>
 80074a8:	3701      	adds	r7, #1
 80074aa:	454f      	cmp	r7, r9
 80074ac:	e8e8 0102 	strd	r0, r1, [r8], #8
 80074b0:	d008      	beq.n	80074c4 <__kernel_rem_pio2+0x88>
 80074b2:	2f00      	cmp	r7, #0
 80074b4:	daf4      	bge.n	80074a0 <__kernel_rem_pio2+0x64>
 80074b6:	4620      	mov	r0, r4
 80074b8:	4629      	mov	r1, r5
 80074ba:	3701      	adds	r7, #1
 80074bc:	454f      	cmp	r7, r9
 80074be:	e8e8 0102 	strd	r0, r1, [r8], #8
 80074c2:	d1f6      	bne.n	80074b2 <__kernel_rem_pio2+0x76>
 80074c4:	46de      	mov	lr, fp
 80074c6:	9b05      	ldr	r3, [sp, #20]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	f1aa 0308 	sub.w	r3, sl, #8
 80074ce:	9304      	str	r3, [sp, #16]
 80074d0:	bfb8      	it	lt
 80074d2:	ea4f 06ce 	movlt.w	r6, lr, lsl #3
 80074d6:	db37      	blt.n	8007548 <__kernel_rem_pio2+0x10c>
 80074d8:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80074dc:	eb03 08ce 	add.w	r8, r3, lr, lsl #3
 80074e0:	464b      	mov	r3, r9
 80074e2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80074e6:	46d9      	mov	r9, fp
 80074e8:	469b      	mov	fp, r3
 80074ea:	aa22      	add	r2, sp, #136	; 0x88
 80074ec:	eb02 0ace 	add.w	sl, r2, lr, lsl #3
 80074f0:	9a05      	ldr	r2, [sp, #20]
 80074f2:	ea4f 06ce 	mov.w	r6, lr, lsl #3
 80074f6:	4472      	add	r2, lr
 80074f8:	9201      	str	r2, [sp, #4]
 80074fa:	f8cd e008 	str.w	lr, [sp, #8]
 80074fe:	9606      	str	r6, [sp, #24]
 8007500:	9b03      	ldr	r3, [sp, #12]
 8007502:	2b00      	cmp	r3, #0
 8007504:	f2c0 81a1 	blt.w	800784a <__kernel_rem_pio2+0x40e>
 8007508:	4657      	mov	r7, sl
 800750a:	2400      	movs	r4, #0
 800750c:	2500      	movs	r5, #0
 800750e:	9e04      	ldr	r6, [sp, #16]
 8007510:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 8007514:	e9f6 0102 	ldrd	r0, r1, [r6, #8]!
 8007518:	f7f8 ffb6 	bl	8000488 <__aeabi_dmul>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4620      	mov	r0, r4
 8007522:	4629      	mov	r1, r5
 8007524:	f7f8 fdfa 	bl	800011c <__adddf3>
 8007528:	4546      	cmp	r6, r8
 800752a:	4604      	mov	r4, r0
 800752c:	460d      	mov	r5, r1
 800752e:	d1ef      	bne.n	8007510 <__kernel_rem_pio2+0xd4>
 8007530:	9b01      	ldr	r3, [sp, #4]
 8007532:	f10b 0b01 	add.w	fp, fp, #1
 8007536:	459b      	cmp	fp, r3
 8007538:	e8e9 4502 	strd	r4, r5, [r9], #8
 800753c:	f10a 0a08 	add.w	sl, sl, #8
 8007540:	d1de      	bne.n	8007500 <__kernel_rem_pio2+0xc4>
 8007542:	f8dd e008 	ldr.w	lr, [sp, #8]
 8007546:	9e06      	ldr	r6, [sp, #24]
 8007548:	9a05      	ldr	r2, [sp, #20]
 800754a:	9b04      	ldr	r3, [sp, #16]
 800754c:	4693      	mov	fp, r2
 800754e:	4433      	add	r3, r6
 8007550:	9308      	str	r3, [sp, #32]
 8007552:	ab0e      	add	r3, sp, #56	; 0x38
 8007554:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007558:	3b04      	subs	r3, #4
 800755a:	9309      	str	r3, [sp, #36]	; 0x24
 800755c:	ab0e      	add	r3, sp, #56	; 0x38
 800755e:	eb03 0682 	add.w	r6, r3, r2, lsl #2
 8007562:	e9cd 6e0a 	strd	r6, lr, [sp, #40]	; 0x28
 8007566:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007568:	ab9a      	add	r3, sp, #616	; 0x268
 800756a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800756e:	f1bb 0f00 	cmp.w	fp, #0
 8007572:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8007576:	dd2b      	ble.n	80075d0 <__kernel_rem_pio2+0x194>
 8007578:	f50d 7ae4 	add.w	sl, sp, #456	; 0x1c8
 800757c:	f10d 0938 	add.w	r9, sp, #56	; 0x38
 8007580:	eb0a 08cb 	add.w	r8, sl, fp, lsl #3
 8007584:	9701      	str	r7, [sp, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	4b6b      	ldr	r3, [pc, #428]	; (8007738 <__kernel_rem_pio2+0x2fc>)
 800758a:	4620      	mov	r0, r4
 800758c:	4629      	mov	r1, r5
 800758e:	f7f8 ff7b 	bl	8000488 <__aeabi_dmul>
 8007592:	f7f9 fa29 	bl	80009e8 <__aeabi_d2iz>
 8007596:	f7f8 ff0d 	bl	80003b4 <__aeabi_i2d>
 800759a:	2200      	movs	r2, #0
 800759c:	4b67      	ldr	r3, [pc, #412]	; (800773c <__kernel_rem_pio2+0x300>)
 800759e:	4606      	mov	r6, r0
 80075a0:	460f      	mov	r7, r1
 80075a2:	f7f8 ff71 	bl	8000488 <__aeabi_dmul>
 80075a6:	4602      	mov	r2, r0
 80075a8:	460b      	mov	r3, r1
 80075aa:	4620      	mov	r0, r4
 80075ac:	4629      	mov	r1, r5
 80075ae:	f7f8 fdb3 	bl	8000118 <__aeabi_dsub>
 80075b2:	f7f9 fa19 	bl	80009e8 <__aeabi_d2iz>
 80075b6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80075ba:	f849 0b04 	str.w	r0, [r9], #4
 80075be:	4639      	mov	r1, r7
 80075c0:	4630      	mov	r0, r6
 80075c2:	f7f8 fdab 	bl	800011c <__adddf3>
 80075c6:	45d0      	cmp	r8, sl
 80075c8:	4604      	mov	r4, r0
 80075ca:	460d      	mov	r5, r1
 80075cc:	d1db      	bne.n	8007586 <__kernel_rem_pio2+0x14a>
 80075ce:	9f01      	ldr	r7, [sp, #4]
 80075d0:	4620      	mov	r0, r4
 80075d2:	4629      	mov	r1, r5
 80075d4:	463a      	mov	r2, r7
 80075d6:	f000 fb3f 	bl	8007c58 <scalbn>
 80075da:	2200      	movs	r2, #0
 80075dc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80075e0:	4604      	mov	r4, r0
 80075e2:	460d      	mov	r5, r1
 80075e4:	f7f8 ff50 	bl	8000488 <__aeabi_dmul>
 80075e8:	f000 fbba 	bl	8007d60 <floor>
 80075ec:	2200      	movs	r2, #0
 80075ee:	4b54      	ldr	r3, [pc, #336]	; (8007740 <__kernel_rem_pio2+0x304>)
 80075f0:	f7f8 ff4a 	bl	8000488 <__aeabi_dmul>
 80075f4:	4602      	mov	r2, r0
 80075f6:	460b      	mov	r3, r1
 80075f8:	4620      	mov	r0, r4
 80075fa:	4629      	mov	r1, r5
 80075fc:	f7f8 fd8c 	bl	8000118 <__aeabi_dsub>
 8007600:	460d      	mov	r5, r1
 8007602:	4604      	mov	r4, r0
 8007604:	f7f9 f9f0 	bl	80009e8 <__aeabi_d2iz>
 8007608:	4606      	mov	r6, r0
 800760a:	f7f8 fed3 	bl	80003b4 <__aeabi_i2d>
 800760e:	4602      	mov	r2, r0
 8007610:	460b      	mov	r3, r1
 8007612:	4620      	mov	r0, r4
 8007614:	4629      	mov	r1, r5
 8007616:	f7f8 fd7f 	bl	8000118 <__aeabi_dsub>
 800761a:	2f00      	cmp	r7, #0
 800761c:	4680      	mov	r8, r0
 800761e:	4689      	mov	r9, r1
 8007620:	f340 8090 	ble.w	8007744 <__kernel_rem_pio2+0x308>
 8007624:	f10b 30ff 	add.w	r0, fp, #4294967295	; 0xffffffff
 8007628:	ab0e      	add	r3, sp, #56	; 0x38
 800762a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800762e:	f1c7 0218 	rsb	r2, r7, #24
 8007632:	fa43 f102 	asr.w	r1, r3, r2
 8007636:	fa01 f202 	lsl.w	r2, r1, r2
 800763a:	1a9b      	subs	r3, r3, r2
 800763c:	aa0e      	add	r2, sp, #56	; 0x38
 800763e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8007642:	f1c7 0217 	rsb	r2, r7, #23
 8007646:	fa43 f502 	asr.w	r5, r3, r2
 800764a:	2d00      	cmp	r5, #0
 800764c:	440e      	add	r6, r1
 800764e:	f300 80e4 	bgt.w	800781a <__kernel_rem_pio2+0x3de>
 8007652:	2200      	movs	r2, #0
 8007654:	2300      	movs	r3, #0
 8007656:	4640      	mov	r0, r8
 8007658:	4649      	mov	r1, r9
 800765a:	f7f9 f97d 	bl	8000958 <__aeabi_dcmpeq>
 800765e:	2800      	cmp	r0, #0
 8007660:	f000 8241 	beq.w	8007ae6 <__kernel_rem_pio2+0x6aa>
 8007664:	9b05      	ldr	r3, [sp, #20]
 8007666:	459b      	cmp	fp, r3
 8007668:	dd0d      	ble.n	8007686 <__kernel_rem_pio2+0x24a>
 800766a:	2200      	movs	r2, #0
 800766c:	ab0e      	add	r3, sp, #56	; 0x38
 800766e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007670:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 8007674:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007678:	4283      	cmp	r3, r0
 800767a:	ea42 0201 	orr.w	r2, r2, r1
 800767e:	d1f9      	bne.n	8007674 <__kernel_rem_pio2+0x238>
 8007680:	2a00      	cmp	r2, #0
 8007682:	f040 80e8 	bne.w	8007856 <__kernel_rem_pio2+0x41a>
 8007686:	9b05      	ldr	r3, [sp, #20]
 8007688:	aa0e      	add	r2, sp, #56	; 0x38
 800768a:	3b01      	subs	r3, #1
 800768c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007690:	2b00      	cmp	r3, #0
 8007692:	f040 80d6 	bne.w	8007842 <__kernel_rem_pio2+0x406>
 8007696:	2301      	movs	r3, #1
 8007698:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800769a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800769e:	3301      	adds	r3, #1
 80076a0:	2900      	cmp	r1, #0
 80076a2:	d0fa      	beq.n	800769a <__kernel_rem_pio2+0x25e>
 80076a4:	445b      	add	r3, fp
 80076a6:	f10b 0801 	add.w	r8, fp, #1
 80076aa:	9a07      	ldr	r2, [sp, #28]
 80076ac:	a922      	add	r1, sp, #136	; 0x88
 80076ae:	eb02 0a08 	add.w	sl, r2, r8
 80076b2:	f10a 4a80 	add.w	sl, sl, #1073741824	; 0x40000000
 80076b6:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 80076b8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80076bc:	eb02 068a 	add.w	r6, r2, sl, lsl #2
 80076c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076c2:	f8dd a020 	ldr.w	sl, [sp, #32]
 80076c6:	445a      	add	r2, fp
 80076c8:	eb01 09c2 	add.w	r9, r1, r2, lsl #3
 80076cc:	aa72      	add	r2, sp, #456	; 0x1c8
 80076ce:	eb02 0bcb 	add.w	fp, r2, fp, lsl #3
 80076d2:	9706      	str	r7, [sp, #24]
 80076d4:	9302      	str	r3, [sp, #8]
 80076d6:	9601      	str	r6, [sp, #4]
 80076d8:	9b01      	ldr	r3, [sp, #4]
 80076da:	f853 0f04 	ldr.w	r0, [r3, #4]!
 80076de:	9301      	str	r3, [sp, #4]
 80076e0:	f7f8 fe68 	bl	80003b4 <__aeabi_i2d>
 80076e4:	9b03      	ldr	r3, [sp, #12]
 80076e6:	e8e9 0102 	strd	r0, r1, [r9], #8
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	db1d      	blt.n	800772a <__kernel_rem_pio2+0x2ee>
 80076ee:	464f      	mov	r7, r9
 80076f0:	2400      	movs	r4, #0
 80076f2:	2500      	movs	r5, #0
 80076f4:	9e04      	ldr	r6, [sp, #16]
 80076f6:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 80076fa:	e9f6 0102 	ldrd	r0, r1, [r6, #8]!
 80076fe:	f7f8 fec3 	bl	8000488 <__aeabi_dmul>
 8007702:	4602      	mov	r2, r0
 8007704:	460b      	mov	r3, r1
 8007706:	4620      	mov	r0, r4
 8007708:	4629      	mov	r1, r5
 800770a:	f7f8 fd07 	bl	800011c <__adddf3>
 800770e:	4556      	cmp	r6, sl
 8007710:	4604      	mov	r4, r0
 8007712:	460d      	mov	r5, r1
 8007714:	d1ef      	bne.n	80076f6 <__kernel_rem_pio2+0x2ba>
 8007716:	9b02      	ldr	r3, [sp, #8]
 8007718:	f108 0801 	add.w	r8, r8, #1
 800771c:	4598      	cmp	r8, r3
 800771e:	e9eb 4502 	strd	r4, r5, [fp, #8]!
 8007722:	ddd9      	ble.n	80076d8 <__kernel_rem_pio2+0x29c>
 8007724:	469b      	mov	fp, r3
 8007726:	9f06      	ldr	r7, [sp, #24]
 8007728:	e71e      	b.n	8007568 <__kernel_rem_pio2+0x12c>
 800772a:	2400      	movs	r4, #0
 800772c:	2500      	movs	r5, #0
 800772e:	e7f2      	b.n	8007716 <__kernel_rem_pio2+0x2da>
 8007730:	080080e0 	.word	0x080080e0
 8007734:	2aaaaaab 	.word	0x2aaaaaab
 8007738:	3e700000 	.word	0x3e700000
 800773c:	41700000 	.word	0x41700000
 8007740:	40200000 	.word	0x40200000
 8007744:	d160      	bne.n	8007808 <__kernel_rem_pio2+0x3cc>
 8007746:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800774a:	aa0e      	add	r2, sp, #56	; 0x38
 800774c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8007750:	15ed      	asrs	r5, r5, #23
 8007752:	2d00      	cmp	r5, #0
 8007754:	f77f af7d 	ble.w	8007652 <__kernel_rem_pio2+0x216>
 8007758:	f1bb 0f00 	cmp.w	fp, #0
 800775c:	f106 0601 	add.w	r6, r6, #1
 8007760:	f340 824a 	ble.w	8007bf8 <__kernel_rem_pio2+0x7bc>
 8007764:	2100      	movs	r1, #0
 8007766:	f06f 4c7f 	mvn.w	ip, #4278190080	; 0xff000000
 800776a:	460c      	mov	r4, r1
 800776c:	46ae      	mov	lr, r5
 800776e:	a80e      	add	r0, sp, #56	; 0x38
 8007770:	e00f      	b.n	8007792 <__kernel_rem_pio2+0x356>
 8007772:	3101      	adds	r1, #1
 8007774:	458b      	cmp	fp, r1
 8007776:	f842 5c04 	str.w	r5, [r2, #-4]
 800777a:	dd69      	ble.n	8007850 <__kernel_rem_pio2+0x414>
 800777c:	6813      	ldr	r3, [r2, #0]
 800777e:	3008      	adds	r0, #8
 8007780:	3101      	adds	r1, #1
 8007782:	ebac 0303 	sub.w	r3, ip, r3
 8007786:	458b      	cmp	fp, r1
 8007788:	f04f 0401 	mov.w	r4, #1
 800778c:	f840 3c04 	str.w	r3, [r0, #-4]
 8007790:	dd0b      	ble.n	80077aa <__kernel_rem_pio2+0x36e>
 8007792:	4602      	mov	r2, r0
 8007794:	f852 3b04 	ldr.w	r3, [r2], #4
 8007798:	bba4      	cbnz	r4, 8007804 <__kernel_rem_pio2+0x3c8>
 800779a:	f1c3 7580 	rsb	r5, r3, #16777216	; 0x1000000
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1e7      	bne.n	8007772 <__kernel_rem_pio2+0x336>
 80077a2:	3101      	adds	r1, #1
 80077a4:	458b      	cmp	fp, r1
 80077a6:	4610      	mov	r0, r2
 80077a8:	dcf3      	bgt.n	8007792 <__kernel_rem_pio2+0x356>
 80077aa:	4675      	mov	r5, lr
 80077ac:	2f00      	cmp	r7, #0
 80077ae:	dd0d      	ble.n	80077cc <__kernel_rem_pio2+0x390>
 80077b0:	2f01      	cmp	r7, #1
 80077b2:	d03b      	beq.n	800782c <__kernel_rem_pio2+0x3f0>
 80077b4:	2f02      	cmp	r7, #2
 80077b6:	d109      	bne.n	80077cc <__kernel_rem_pio2+0x390>
 80077b8:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 80077bc:	ab0e      	add	r3, sp, #56	; 0x38
 80077be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077c2:	a90e      	add	r1, sp, #56	; 0x38
 80077c4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80077c8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80077cc:	2d02      	cmp	r5, #2
 80077ce:	f47f af40 	bne.w	8007652 <__kernel_rem_pio2+0x216>
 80077d2:	4642      	mov	r2, r8
 80077d4:	464b      	mov	r3, r9
 80077d6:	2000      	movs	r0, #0
 80077d8:	49bd      	ldr	r1, [pc, #756]	; (8007ad0 <__kernel_rem_pio2+0x694>)
 80077da:	f7f8 fc9d 	bl	8000118 <__aeabi_dsub>
 80077de:	4680      	mov	r8, r0
 80077e0:	4689      	mov	r9, r1
 80077e2:	2c00      	cmp	r4, #0
 80077e4:	f43f af35 	beq.w	8007652 <__kernel_rem_pio2+0x216>
 80077e8:	463a      	mov	r2, r7
 80077ea:	2000      	movs	r0, #0
 80077ec:	49b8      	ldr	r1, [pc, #736]	; (8007ad0 <__kernel_rem_pio2+0x694>)
 80077ee:	f000 fa33 	bl	8007c58 <scalbn>
 80077f2:	4602      	mov	r2, r0
 80077f4:	460b      	mov	r3, r1
 80077f6:	4640      	mov	r0, r8
 80077f8:	4649      	mov	r1, r9
 80077fa:	f7f8 fc8d 	bl	8000118 <__aeabi_dsub>
 80077fe:	4680      	mov	r8, r0
 8007800:	4689      	mov	r9, r1
 8007802:	e726      	b.n	8007652 <__kernel_rem_pio2+0x216>
 8007804:	4610      	mov	r0, r2
 8007806:	e7bb      	b.n	8007780 <__kernel_rem_pio2+0x344>
 8007808:	2200      	movs	r2, #0
 800780a:	4bb2      	ldr	r3, [pc, #712]	; (8007ad4 <__kernel_rem_pio2+0x698>)
 800780c:	f7f9 f8c2 	bl	8000994 <__aeabi_dcmpge>
 8007810:	2800      	cmp	r0, #0
 8007812:	f040 8146 	bne.w	8007aa2 <__kernel_rem_pio2+0x666>
 8007816:	4605      	mov	r5, r0
 8007818:	e71b      	b.n	8007652 <__kernel_rem_pio2+0x216>
 800781a:	f1bb 0f00 	cmp.w	fp, #0
 800781e:	bfd8      	it	le
 8007820:	2400      	movle	r4, #0
 8007822:	f106 0601 	add.w	r6, r6, #1
 8007826:	dc9d      	bgt.n	8007764 <__kernel_rem_pio2+0x328>
 8007828:	2f01      	cmp	r7, #1
 800782a:	d1c3      	bne.n	80077b4 <__kernel_rem_pio2+0x378>
 800782c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8007830:	ab0e      	add	r3, sp, #56	; 0x38
 8007832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007836:	a90e      	add	r1, sp, #56	; 0x38
 8007838:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800783c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007840:	e7c4      	b.n	80077cc <__kernel_rem_pio2+0x390>
 8007842:	f10b 0801 	add.w	r8, fp, #1
 8007846:	4643      	mov	r3, r8
 8007848:	e72f      	b.n	80076aa <__kernel_rem_pio2+0x26e>
 800784a:	2400      	movs	r4, #0
 800784c:	2500      	movs	r5, #0
 800784e:	e66f      	b.n	8007530 <__kernel_rem_pio2+0xf4>
 8007850:	4675      	mov	r5, lr
 8007852:	2401      	movs	r4, #1
 8007854:	e7aa      	b.n	80077ac <__kernel_rem_pio2+0x370>
 8007856:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007858:	f10b 34ff 	add.w	r4, fp, #4294967295	; 0xffffffff
 800785c:	f1a3 0218 	sub.w	r2, r3, #24
 8007860:	ab0e      	add	r3, sp, #56	; 0x38
 8007862:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007866:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800786a:	920d      	str	r2, [sp, #52]	; 0x34
 800786c:	b963      	cbnz	r3, 8007888 <__kernel_rem_pio2+0x44c>
 800786e:	f10b 4380 	add.w	r3, fp, #1073741824	; 0x40000000
 8007872:	3b01      	subs	r3, #1
 8007874:	a90e      	add	r1, sp, #56	; 0x38
 8007876:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800787a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800787e:	3c01      	subs	r4, #1
 8007880:	3a18      	subs	r2, #24
 8007882:	2900      	cmp	r1, #0
 8007884:	d0f9      	beq.n	800787a <__kernel_rem_pio2+0x43e>
 8007886:	920d      	str	r2, [sp, #52]	; 0x34
 8007888:	2000      	movs	r0, #0
 800788a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800788c:	4990      	ldr	r1, [pc, #576]	; (8007ad0 <__kernel_rem_pio2+0x694>)
 800788e:	f000 f9e3 	bl	8007c58 <scalbn>
 8007892:	2c00      	cmp	r4, #0
 8007894:	4680      	mov	r8, r0
 8007896:	4689      	mov	r9, r1
 8007898:	f2c0 81b4 	blt.w	8007c04 <__kernel_rem_pio2+0x7c8>
 800789c:	f104 0a01 	add.w	sl, r4, #1
 80078a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078a4:	2600      	movs	r6, #0
 80078a6:	4693      	mov	fp, r2
 80078a8:	ab0e      	add	r3, sp, #56	; 0x38
 80078aa:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 80078ae:	4f8a      	ldr	r7, [pc, #552]	; (8007ad8 <__kernel_rem_pio2+0x69c>)
 80078b0:	ab72      	add	r3, sp, #456	; 0x1c8
 80078b2:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80078b6:	f855 0d04 	ldr.w	r0, [r5, #-4]!
 80078ba:	f7f8 fd7b 	bl	80003b4 <__aeabi_i2d>
 80078be:	4642      	mov	r2, r8
 80078c0:	464b      	mov	r3, r9
 80078c2:	f7f8 fde1 	bl	8000488 <__aeabi_dmul>
 80078c6:	463b      	mov	r3, r7
 80078c8:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80078cc:	4632      	mov	r2, r6
 80078ce:	4640      	mov	r0, r8
 80078d0:	4649      	mov	r1, r9
 80078d2:	f7f8 fdd9 	bl	8000488 <__aeabi_dmul>
 80078d6:	ab0e      	add	r3, sp, #56	; 0x38
 80078d8:	429d      	cmp	r5, r3
 80078da:	4680      	mov	r8, r0
 80078dc:	4689      	mov	r9, r1
 80078de:	d1ea      	bne.n	80078b6 <__kernel_rem_pio2+0x47a>
 80078e0:	465a      	mov	r2, fp
 80078e2:	f1ab 0308 	sub.w	r3, fp, #8
 80078e6:	f04f 0900 	mov.w	r9, #0
 80078ea:	af4a      	add	r7, sp, #296	; 0x128
 80078ec:	a972      	add	r1, sp, #456	; 0x1c8
 80078ee:	eb01 0a03 	add.w	sl, r1, r3
 80078f2:	46a3      	mov	fp, r4
 80078f4:	463b      	mov	r3, r7
 80078f6:	e9cd 4206 	strd	r4, r2, [sp, #24]
 80078fa:	4652      	mov	r2, sl
 80078fc:	46ca      	mov	sl, r9
 80078fe:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007902:	9705      	str	r7, [sp, #20]
 8007904:	f1b9 0f00 	cmp.w	r9, #0
 8007908:	f2c0 80ea 	blt.w	8007ae0 <__kernel_rem_pio2+0x6a4>
 800790c:	e9cd 3b01 	strd	r3, fp, [sp, #4]
 8007910:	4690      	mov	r8, r2
 8007912:	2600      	movs	r6, #0
 8007914:	2400      	movs	r4, #0
 8007916:	2500      	movs	r5, #0
 8007918:	4693      	mov	fp, r2
 800791a:	4f70      	ldr	r7, [pc, #448]	; (8007adc <__kernel_rem_pio2+0x6a0>)
 800791c:	e001      	b.n	8007922 <__kernel_rem_pio2+0x4e6>
 800791e:	4556      	cmp	r6, sl
 8007920:	dc10      	bgt.n	8007944 <__kernel_rem_pio2+0x508>
 8007922:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 8007926:	e8f8 0102 	ldrd	r0, r1, [r8], #8
 800792a:	f7f8 fdad 	bl	8000488 <__aeabi_dmul>
 800792e:	4602      	mov	r2, r0
 8007930:	460b      	mov	r3, r1
 8007932:	4620      	mov	r0, r4
 8007934:	4629      	mov	r1, r5
 8007936:	f7f8 fbf1 	bl	800011c <__adddf3>
 800793a:	3601      	adds	r6, #1
 800793c:	45b1      	cmp	r9, r6
 800793e:	4604      	mov	r4, r0
 8007940:	460d      	mov	r5, r1
 8007942:	daec      	bge.n	800791e <__kernel_rem_pio2+0x4e2>
 8007944:	465a      	mov	r2, fp
 8007946:	9b01      	ldr	r3, [sp, #4]
 8007948:	f8dd b008 	ldr.w	fp, [sp, #8]
 800794c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007950:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 8007954:	e8e3 4502 	strd	r4, r5, [r3], #8
 8007958:	f10a 0a01 	add.w	sl, sl, #1
 800795c:	f1a2 0208 	sub.w	r2, r2, #8
 8007960:	d1d0      	bne.n	8007904 <__kernel_rem_pio2+0x4c8>
 8007962:	e9dd 4206 	ldrd	r4, r2, [sp, #24]
 8007966:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007968:	9f05      	ldr	r7, [sp, #20]
 800796a:	2b02      	cmp	r3, #2
 800796c:	dc1b      	bgt.n	80079a6 <__kernel_rem_pio2+0x56a>
 800796e:	2b00      	cmp	r3, #0
 8007970:	f300 80ea 	bgt.w	8007b48 <__kernel_rem_pio2+0x70c>
 8007974:	d110      	bne.n	8007998 <__kernel_rem_pio2+0x55c>
 8007976:	2000      	movs	r0, #0
 8007978:	2100      	movs	r1, #0
 800797a:	18bc      	adds	r4, r7, r2
 800797c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007980:	f7f8 fbcc 	bl	800011c <__adddf3>
 8007984:	42a7      	cmp	r7, r4
 8007986:	d1f9      	bne.n	800797c <__kernel_rem_pio2+0x540>
 8007988:	9b03      	ldr	r3, [sp, #12]
 800798a:	b113      	cbz	r3, 8007992 <__kernel_rem_pio2+0x556>
 800798c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007990:	4619      	mov	r1, r3
 8007992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007994:	e9c3 0100 	strd	r0, r1, [r3]
 8007998:	9b04      	ldr	r3, [sp, #16]
 800799a:	f003 0007 	and.w	r0, r3, #7
 800799e:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80079a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80079a8:	2b03      	cmp	r3, #3
 80079aa:	d1f5      	bne.n	8007998 <__kernel_rem_pio2+0x55c>
 80079ac:	2c00      	cmp	r4, #0
 80079ae:	f000 8138 	beq.w	8007c22 <__kernel_rem_pio2+0x7e6>
 80079b2:	eb07 05c4 	add.w	r5, r7, r4, lsl #3
 80079b6:	00e6      	lsls	r6, r4, #3
 80079b8:	e9cd 5401 	strd	r5, r4, [sp, #4]
 80079bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079c0:	46a8      	mov	r8, r5
 80079c2:	e9cd 6505 	strd	r6, r5, [sp, #20]
 80079c6:	4614      	mov	r4, r2
 80079c8:	461d      	mov	r5, r3
 80079ca:	46b9      	mov	r9, r7
 80079cc:	e958 6702 	ldrd	r6, r7, [r8, #-8]
 80079d0:	4620      	mov	r0, r4
 80079d2:	4629      	mov	r1, r5
 80079d4:	4632      	mov	r2, r6
 80079d6:	463b      	mov	r3, r7
 80079d8:	f7f8 fba0 	bl	800011c <__adddf3>
 80079dc:	46a2      	mov	sl, r4
 80079de:	46ab      	mov	fp, r5
 80079e0:	4604      	mov	r4, r0
 80079e2:	460d      	mov	r5, r1
 80079e4:	4622      	mov	r2, r4
 80079e6:	462b      	mov	r3, r5
 80079e8:	4630      	mov	r0, r6
 80079ea:	4639      	mov	r1, r7
 80079ec:	f7f8 fb94 	bl	8000118 <__aeabi_dsub>
 80079f0:	4652      	mov	r2, sl
 80079f2:	465b      	mov	r3, fp
 80079f4:	f7f8 fb92 	bl	800011c <__adddf3>
 80079f8:	e9c8 0100 	strd	r0, r1, [r8]
 80079fc:	e968 4502 	strd	r4, r5, [r8, #-8]!
 8007a00:	45c8      	cmp	r8, r9
 8007a02:	d1e3      	bne.n	80079cc <__kernel_rem_pio2+0x590>
 8007a04:	e9dd a401 	ldrd	sl, r4, [sp, #4]
 8007a08:	e9dd 6505 	ldrd	r6, r5, [sp, #20]
 8007a0c:	2c01      	cmp	r4, #1
 8007a0e:	464f      	mov	r7, r9
 8007a10:	f000 8107 	beq.w	8007c22 <__kernel_rem_pio2+0x7e6>
 8007a14:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007a18:	e9cd 6901 	strd	r6, r9, [sp, #4]
 8007a1c:	f109 0b08 	add.w	fp, r9, #8
 8007a20:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8007a24:	4620      	mov	r0, r4
 8007a26:	4629      	mov	r1, r5
 8007a28:	4642      	mov	r2, r8
 8007a2a:	464b      	mov	r3, r9
 8007a2c:	f7f8 fb76 	bl	800011c <__adddf3>
 8007a30:	4626      	mov	r6, r4
 8007a32:	462f      	mov	r7, r5
 8007a34:	4604      	mov	r4, r0
 8007a36:	460d      	mov	r5, r1
 8007a38:	4622      	mov	r2, r4
 8007a3a:	462b      	mov	r3, r5
 8007a3c:	4640      	mov	r0, r8
 8007a3e:	4649      	mov	r1, r9
 8007a40:	f7f8 fb6a 	bl	8000118 <__aeabi_dsub>
 8007a44:	4632      	mov	r2, r6
 8007a46:	463b      	mov	r3, r7
 8007a48:	f7f8 fb68 	bl	800011c <__adddf3>
 8007a4c:	e9ca 0100 	strd	r0, r1, [sl]
 8007a50:	e96a 4502 	strd	r4, r5, [sl, #-8]!
 8007a54:	45d3      	cmp	fp, sl
 8007a56:	d1e3      	bne.n	8007a20 <__kernel_rem_pio2+0x5e4>
 8007a58:	e9dd 6701 	ldrd	r6, r7, [sp, #4]
 8007a5c:	2000      	movs	r0, #0
 8007a5e:	2100      	movs	r1, #0
 8007a60:	f106 0408 	add.w	r4, r6, #8
 8007a64:	443c      	add	r4, r7
 8007a66:	f107 0510 	add.w	r5, r7, #16
 8007a6a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007a6e:	f7f8 fb55 	bl	800011c <__adddf3>
 8007a72:	42a5      	cmp	r5, r4
 8007a74:	d1f9      	bne.n	8007a6a <__kernel_rem_pio2+0x62e>
 8007a76:	e9d7 7802 	ldrd	r7, r8, [r7, #8]
 8007a7a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8007a7e:	9b03      	ldr	r3, [sp, #12]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f040 8082 	bne.w	8007b8a <__kernel_rem_pio2+0x74e>
 8007a86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a88:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007a8c:	e9c3 5600 	strd	r5, r6, [r3]
 8007a90:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007a94:	9b04      	ldr	r3, [sp, #16]
 8007a96:	f003 0007 	and.w	r0, r3, #7
 8007a9a:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aa2:	f1bb 0f00 	cmp.w	fp, #0
 8007aa6:	bfc8      	it	gt
 8007aa8:	2502      	movgt	r5, #2
 8007aaa:	f106 0601 	add.w	r6, r6, #1
 8007aae:	f73f ae59 	bgt.w	8007764 <__kernel_rem_pio2+0x328>
 8007ab2:	4642      	mov	r2, r8
 8007ab4:	464b      	mov	r3, r9
 8007ab6:	2502      	movs	r5, #2
 8007ab8:	2000      	movs	r0, #0
 8007aba:	4905      	ldr	r1, [pc, #20]	; (8007ad0 <__kernel_rem_pio2+0x694>)
 8007abc:	f7f8 fb2c 	bl	8000118 <__aeabi_dsub>
 8007ac0:	4680      	mov	r8, r0
 8007ac2:	4689      	mov	r9, r1
 8007ac4:	e5c5      	b.n	8007652 <__kernel_rem_pio2+0x216>
 8007ac6:	2100      	movs	r1, #0
 8007ac8:	f06f 0317 	mvn.w	r3, #23
 8007acc:	9107      	str	r1, [sp, #28]
 8007ace:	e4d3      	b.n	8007478 <__kernel_rem_pio2+0x3c>
 8007ad0:	3ff00000 	.word	0x3ff00000
 8007ad4:	3fe00000 	.word	0x3fe00000
 8007ad8:	3e700000 	.word	0x3e700000
 8007adc:	08008098 	.word	0x08008098
 8007ae0:	2400      	movs	r4, #0
 8007ae2:	2500      	movs	r5, #0
 8007ae4:	e732      	b.n	800794c <__kernel_rem_pio2+0x510>
 8007ae6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007ae8:	4640      	mov	r0, r8
 8007aea:	4649      	mov	r1, r9
 8007aec:	4262      	negs	r2, r4
 8007aee:	e9cd 5603 	strd	r5, r6, [sp, #12]
 8007af2:	f000 f8b1 	bl	8007c58 <scalbn>
 8007af6:	2200      	movs	r2, #0
 8007af8:	4b55      	ldr	r3, [pc, #340]	; (8007c50 <__kernel_rem_pio2+0x814>)
 8007afa:	4680      	mov	r8, r0
 8007afc:	4689      	mov	r9, r1
 8007afe:	f7f8 ff49 	bl	8000994 <__aeabi_dcmpge>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	d038      	beq.n	8007b78 <__kernel_rem_pio2+0x73c>
 8007b06:	2200      	movs	r2, #0
 8007b08:	4b52      	ldr	r3, [pc, #328]	; (8007c54 <__kernel_rem_pio2+0x818>)
 8007b0a:	3418      	adds	r4, #24
 8007b0c:	4640      	mov	r0, r8
 8007b0e:	4649      	mov	r1, r9
 8007b10:	940d      	str	r4, [sp, #52]	; 0x34
 8007b12:	f7f8 fcb9 	bl	8000488 <__aeabi_dmul>
 8007b16:	f7f8 ff67 	bl	80009e8 <__aeabi_d2iz>
 8007b1a:	4605      	mov	r5, r0
 8007b1c:	f7f8 fc4a 	bl	80003b4 <__aeabi_i2d>
 8007b20:	2200      	movs	r2, #0
 8007b22:	4b4b      	ldr	r3, [pc, #300]	; (8007c50 <__kernel_rem_pio2+0x814>)
 8007b24:	f7f8 fcb0 	bl	8000488 <__aeabi_dmul>
 8007b28:	460b      	mov	r3, r1
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	4649      	mov	r1, r9
 8007b2e:	4640      	mov	r0, r8
 8007b30:	f7f8 faf2 	bl	8000118 <__aeabi_dsub>
 8007b34:	f7f8 ff58 	bl	80009e8 <__aeabi_d2iz>
 8007b38:	f10b 0401 	add.w	r4, fp, #1
 8007b3c:	ab0e      	add	r3, sp, #56	; 0x38
 8007b3e:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8007b42:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
 8007b46:	e69f      	b.n	8007888 <__kernel_rem_pio2+0x44c>
 8007b48:	2000      	movs	r0, #0
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	18bd      	adds	r5, r7, r2
 8007b4e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007b52:	f7f8 fae3 	bl	800011c <__adddf3>
 8007b56:	42af      	cmp	r7, r5
 8007b58:	d1f9      	bne.n	8007b4e <__kernel_rem_pio2+0x712>
 8007b5a:	9b03      	ldr	r3, [sp, #12]
 8007b5c:	b35b      	cbz	r3, 8007bb6 <__kernel_rem_pio2+0x77a>
 8007b5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b64:	6010      	str	r0, [r2, #0]
 8007b66:	6053      	str	r3, [r2, #4]
 8007b68:	4602      	mov	r2, r0
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8007b70:	f7f8 fad2 	bl	8000118 <__aeabi_dsub>
 8007b74:	bb4c      	cbnz	r4, 8007bca <__kernel_rem_pio2+0x78e>
 8007b76:	e032      	b.n	8007bde <__kernel_rem_pio2+0x7a2>
 8007b78:	4640      	mov	r0, r8
 8007b7a:	4649      	mov	r1, r9
 8007b7c:	f7f8 ff34 	bl	80009e8 <__aeabi_d2iz>
 8007b80:	ab0e      	add	r3, sp, #56	; 0x38
 8007b82:	465c      	mov	r4, fp
 8007b84:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8007b88:	e67e      	b.n	8007888 <__kernel_rem_pio2+0x44c>
 8007b8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b8c:	462c      	mov	r4, r5
 8007b8e:	f106 4500 	add.w	r5, r6, #2147483648	; 0x80000000
 8007b92:	605d      	str	r5, [r3, #4]
 8007b94:	461d      	mov	r5, r3
 8007b96:	601c      	str	r4, [r3, #0]
 8007b98:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8007b9c:	e9c5 7302 	strd	r7, r3, [r5, #8]
 8007ba0:	9b04      	ldr	r3, [sp, #16]
 8007ba2:	f101 4200 	add.w	r2, r1, #2147483648	; 0x80000000
 8007ba6:	e9c5 0204 	strd	r0, r2, [r5, #16]
 8007baa:	f003 0007 	and.w	r0, r3, #7
 8007bae:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bb8:	4602      	mov	r2, r0
 8007bba:	e9c3 0100 	strd	r0, r1, [r3]
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8007bc4:	f7f8 faa8 	bl	8000118 <__aeabi_dsub>
 8007bc8:	b164      	cbz	r4, 8007be4 <__kernel_rem_pio2+0x7a8>
 8007bca:	2501      	movs	r5, #1
 8007bcc:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 8007bd0:	3501      	adds	r5, #1
 8007bd2:	f7f8 faa3 	bl	800011c <__adddf3>
 8007bd6:	42ac      	cmp	r4, r5
 8007bd8:	daf8      	bge.n	8007bcc <__kernel_rem_pio2+0x790>
 8007bda:	9b03      	ldr	r3, [sp, #12]
 8007bdc:	b113      	cbz	r3, 8007be4 <__kernel_rem_pio2+0x7a8>
 8007bde:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007be2:	4619      	mov	r1, r3
 8007be4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007be6:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007bea:	9b04      	ldr	r3, [sp, #16]
 8007bec:	f003 0007 	and.w	r0, r3, #7
 8007bf0:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf8:	2d02      	cmp	r5, #2
 8007bfa:	f47f ad2a 	bne.w	8007652 <__kernel_rem_pio2+0x216>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	460b      	mov	r3, r1
 8007c02:	e759      	b.n	8007ab8 <__kernel_rem_pio2+0x67c>
 8007c04:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	dc06      	bgt.n	8007c18 <__kernel_rem_pio2+0x7dc>
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	dc0c      	bgt.n	8007c28 <__kernel_rem_pio2+0x7ec>
 8007c0e:	f47f aec3 	bne.w	8007998 <__kernel_rem_pio2+0x55c>
 8007c12:	2000      	movs	r0, #0
 8007c14:	2100      	movs	r1, #0
 8007c16:	e6b7      	b.n	8007988 <__kernel_rem_pio2+0x54c>
 8007c18:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007c1a:	2b03      	cmp	r3, #3
 8007c1c:	f47f aebc 	bne.w	8007998 <__kernel_rem_pio2+0x55c>
 8007c20:	af4a      	add	r7, sp, #296	; 0x128
 8007c22:	2000      	movs	r0, #0
 8007c24:	2100      	movs	r1, #0
 8007c26:	e726      	b.n	8007a76 <__kernel_rem_pio2+0x63a>
 8007c28:	9b03      	ldr	r3, [sp, #12]
 8007c2a:	b143      	cbz	r3, 8007c3e <__kernel_rem_pio2+0x802>
 8007c2c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8007c30:	2200      	movs	r2, #0
 8007c32:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007c36:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8007c38:	e9c4 2300 	strd	r2, r3, [r4]
 8007c3c:	e7cf      	b.n	8007bde <__kernel_rem_pio2+0x7a2>
 8007c3e:	2200      	movs	r2, #0
 8007c40:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8007c44:	2300      	movs	r3, #0
 8007c46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8007c48:	e9c4 2300 	strd	r2, r3, [r4]
 8007c4c:	e7ca      	b.n	8007be4 <__kernel_rem_pio2+0x7a8>
 8007c4e:	bf00      	nop
 8007c50:	41700000 	.word	0x41700000
 8007c54:	3e700000 	.word	0x3e700000

08007c58 <scalbn>:
 8007c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c5c:	4616      	mov	r6, r2
 8007c5e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007c62:	4607      	mov	r7, r0
 8007c64:	4688      	mov	r8, r1
 8007c66:	460b      	mov	r3, r1
 8007c68:	bb6a      	cbnz	r2, 8007cc6 <scalbn+0x6e>
 8007c6a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007c6e:	4303      	orrs	r3, r0
 8007c70:	d027      	beq.n	8007cc2 <scalbn+0x6a>
 8007c72:	4b35      	ldr	r3, [pc, #212]	; (8007d48 <scalbn+0xf0>)
 8007c74:	2200      	movs	r2, #0
 8007c76:	f7f8 fc07 	bl	8000488 <__aeabi_dmul>
 8007c7a:	4b34      	ldr	r3, [pc, #208]	; (8007d4c <scalbn+0xf4>)
 8007c7c:	4607      	mov	r7, r0
 8007c7e:	429e      	cmp	r6, r3
 8007c80:	4688      	mov	r8, r1
 8007c82:	db40      	blt.n	8007d06 <scalbn+0xae>
 8007c84:	460b      	mov	r3, r1
 8007c86:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007c8a:	3a36      	subs	r2, #54	; 0x36
 8007c8c:	f24c 3150 	movw	r1, #50000	; 0xc350
 8007c90:	428e      	cmp	r6, r1
 8007c92:	dc21      	bgt.n	8007cd8 <scalbn+0x80>
 8007c94:	4416      	add	r6, r2
 8007c96:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8007c9a:	4296      	cmp	r6, r2
 8007c9c:	dc1c      	bgt.n	8007cd8 <scalbn+0x80>
 8007c9e:	2e00      	cmp	r6, #0
 8007ca0:	dc28      	bgt.n	8007cf4 <scalbn+0x9c>
 8007ca2:	f116 0f35 	cmn.w	r6, #53	; 0x35
 8007ca6:	db35      	blt.n	8007d14 <scalbn+0xbc>
 8007ca8:	f023 41ff 	bic.w	r1, r3, #2139095040	; 0x7f800000
 8007cac:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8007cb0:	3636      	adds	r6, #54	; 0x36
 8007cb2:	ea41 5506 	orr.w	r5, r1, r6, lsl #20
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	4638      	mov	r0, r7
 8007cba:	4629      	mov	r1, r5
 8007cbc:	4b24      	ldr	r3, [pc, #144]	; (8007d50 <scalbn+0xf8>)
 8007cbe:	f7f8 fbe3 	bl	8000488 <__aeabi_dmul>
 8007cc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cc6:	f240 7cff 	movw	ip, #2047	; 0x7ff
 8007cca:	4562      	cmp	r2, ip
 8007ccc:	d1de      	bne.n	8007c8c <scalbn+0x34>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	f7f8 fa24 	bl	800011c <__adddf3>
 8007cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cd8:	a317      	add	r3, pc, #92	; (adr r3, 8007d38 <scalbn+0xe0>)
 8007cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cde:	461c      	mov	r4, r3
 8007ce0:	ea4f 75d8 	mov.w	r5, r8, lsr #31
 8007ce4:	f365 74df 	bfi	r4, r5, #31, #1
 8007ce8:	4621      	mov	r1, r4
 8007cea:	481a      	ldr	r0, [pc, #104]	; (8007d54 <scalbn+0xfc>)
 8007cec:	f7f8 fbcc 	bl	8000488 <__aeabi_dmul>
 8007cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cf4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007cf8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007cfc:	4638      	mov	r0, r7
 8007cfe:	ea43 5106 	orr.w	r1, r3, r6, lsl #20
 8007d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d06:	a30e      	add	r3, pc, #56	; (adr r3, 8007d40 <scalbn+0xe8>)
 8007d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0c:	f7f8 fbbc 	bl	8000488 <__aeabi_dmul>
 8007d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d14:	f008 4400 	and.w	r4, r8, #2147483648	; 0x80000000
 8007d18:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8007d1c:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8007d20:	a307      	add	r3, pc, #28	; (adr r3, 8007d40 <scalbn+0xe8>)
 8007d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d26:	480c      	ldr	r0, [pc, #48]	; (8007d58 <scalbn+0x100>)
 8007d28:	f041 011f 	orr.w	r1, r1, #31
 8007d2c:	f7f8 fbac 	bl	8000488 <__aeabi_dmul>
 8007d30:	e7c7      	b.n	8007cc2 <scalbn+0x6a>
 8007d32:	bf00      	nop
 8007d34:	f3af 8000 	nop.w
 8007d38:	8800759c 	.word	0x8800759c
 8007d3c:	7e37e43c 	.word	0x7e37e43c
 8007d40:	c2f8f359 	.word	0xc2f8f359
 8007d44:	01a56e1f 	.word	0x01a56e1f
 8007d48:	43500000 	.word	0x43500000
 8007d4c:	ffff3cb0 	.word	0xffff3cb0
 8007d50:	3c900000 	.word	0x3c900000
 8007d54:	8800759c 	.word	0x8800759c
 8007d58:	c2f8f359 	.word	0xc2f8f359
 8007d5c:	00000000 	.word	0x00000000

08007d60 <floor>:
 8007d60:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8007d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d68:	f2ac 35ff 	subw	r5, ip, #1023	; 0x3ff
 8007d6c:	2d13      	cmp	r5, #19
 8007d6e:	4602      	mov	r2, r0
 8007d70:	460b      	mov	r3, r1
 8007d72:	460c      	mov	r4, r1
 8007d74:	4606      	mov	r6, r0
 8007d76:	dc32      	bgt.n	8007dde <floor+0x7e>
 8007d78:	2d00      	cmp	r5, #0
 8007d7a:	db20      	blt.n	8007dbe <floor+0x5e>
 8007d7c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8007e60 <floor+0x100>
 8007d80:	460f      	mov	r7, r1
 8007d82:	fa48 f805 	asr.w	r8, r8, r5
 8007d86:	ea01 0c08 	and.w	ip, r1, r8
 8007d8a:	ea5c 0c00 	orrs.w	ip, ip, r0
 8007d8e:	d02b      	beq.n	8007de8 <floor+0x88>
 8007d90:	a331      	add	r3, pc, #196	; (adr r3, 8007e58 <floor+0xf8>)
 8007d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d96:	f7f8 f9c1 	bl	800011c <__adddf3>
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	f7f8 fe03 	bl	80009a8 <__aeabi_dcmpgt>
 8007da2:	b140      	cbz	r0, 8007db6 <floor+0x56>
 8007da4:	2c00      	cmp	r4, #0
 8007da6:	da03      	bge.n	8007db0 <floor+0x50>
 8007da8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007dac:	412b      	asrs	r3, r5
 8007dae:	441f      	add	r7, r3
 8007db0:	2600      	movs	r6, #0
 8007db2:	ea27 0408 	bic.w	r4, r7, r8
 8007db6:	4621      	mov	r1, r4
 8007db8:	4630      	mov	r0, r6
 8007dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dbe:	a326      	add	r3, pc, #152	; (adr r3, 8007e58 <floor+0xf8>)
 8007dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc4:	f7f8 f9aa 	bl	800011c <__adddf3>
 8007dc8:	2200      	movs	r2, #0
 8007dca:	2300      	movs	r3, #0
 8007dcc:	f7f8 fdec 	bl	80009a8 <__aeabi_dcmpgt>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d0f0      	beq.n	8007db6 <floor+0x56>
 8007dd4:	2c00      	cmp	r4, #0
 8007dd6:	db27      	blt.n	8007e28 <floor+0xc8>
 8007dd8:	2600      	movs	r6, #0
 8007dda:	4634      	mov	r4, r6
 8007ddc:	e7eb      	b.n	8007db6 <floor+0x56>
 8007dde:	2d33      	cmp	r5, #51	; 0x33
 8007de0:	dd06      	ble.n	8007df0 <floor+0x90>
 8007de2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8007de6:	d01c      	beq.n	8007e22 <floor+0xc2>
 8007de8:	4610      	mov	r0, r2
 8007dea:	4619      	mov	r1, r3
 8007dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007df4:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 8007df8:	fa27 f70c 	lsr.w	r7, r7, ip
 8007dfc:	4207      	tst	r7, r0
 8007dfe:	d0f3      	beq.n	8007de8 <floor+0x88>
 8007e00:	a315      	add	r3, pc, #84	; (adr r3, 8007e58 <floor+0xf8>)
 8007e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e06:	f7f8 f989 	bl	800011c <__adddf3>
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	f7f8 fdcb 	bl	80009a8 <__aeabi_dcmpgt>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	d0cf      	beq.n	8007db6 <floor+0x56>
 8007e16:	2c00      	cmp	r4, #0
 8007e18:	4633      	mov	r3, r6
 8007e1a:	db0c      	blt.n	8007e36 <floor+0xd6>
 8007e1c:	ea23 0607 	bic.w	r6, r3, r7
 8007e20:	e7c9      	b.n	8007db6 <floor+0x56>
 8007e22:	f7f8 f97b 	bl	800011c <__adddf3>
 8007e26:	e7e1      	b.n	8007dec <floor+0x8c>
 8007e28:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8007e2c:	4326      	orrs	r6, r4
 8007e2e:	d10d      	bne.n	8007e4c <floor+0xec>
 8007e30:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8007e34:	e7bf      	b.n	8007db6 <floor+0x56>
 8007e36:	2d14      	cmp	r5, #20
 8007e38:	d006      	beq.n	8007e48 <floor+0xe8>
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f1c5 0534 	rsb	r5, r5, #52	; 0x34
 8007e40:	40aa      	lsls	r2, r5
 8007e42:	4413      	add	r3, r2
 8007e44:	42b3      	cmp	r3, r6
 8007e46:	d2e9      	bcs.n	8007e1c <floor+0xbc>
 8007e48:	3401      	adds	r4, #1
 8007e4a:	e7e7      	b.n	8007e1c <floor+0xbc>
 8007e4c:	2600      	movs	r6, #0
 8007e4e:	4c05      	ldr	r4, [pc, #20]	; (8007e64 <floor+0x104>)
 8007e50:	e7b1      	b.n	8007db6 <floor+0x56>
 8007e52:	bf00      	nop
 8007e54:	f3af 8000 	nop.w
 8007e58:	8800759c 	.word	0x8800759c
 8007e5c:	7e37e43c 	.word	0x7e37e43c
 8007e60:	000fffff 	.word	0x000fffff
 8007e64:	bff00000 	.word	0xbff00000

08007e68 <_init>:
 8007e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6a:	bf00      	nop
 8007e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e6e:	bc08      	pop	{r3}
 8007e70:	469e      	mov	lr, r3
 8007e72:	4770      	bx	lr

08007e74 <_fini>:
 8007e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e76:	bf00      	nop
 8007e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7a:	bc08      	pop	{r3}
 8007e7c:	469e      	mov	lr, r3
 8007e7e:	4770      	bx	lr
