//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { SPU::R1, 0 };
static const unsigned ImplicitList2[] = { SPU::R0, 0 };
static const unsigned ImplicitList3[] = { SPU::R0, SPU::R1, SPU::R2, SPU::R3, SPU::R4, SPU::R5, SPU::R6, SPU::R7, SPU::R8, SPU::R9, SPU::R10, SPU::R11, SPU::R12, SPU::R13, SPU::R14, SPU::R15, SPU::R16, SPU::R17, SPU::R18, SPU::R19, SPU::R20, SPU::R21, SPU::R22, SPU::R23, SPU::R24, SPU::R25, SPU::R26, SPU::R27, SPU::R28, SPU::R29, SPU::R30, SPU::R31, SPU::R32, SPU::R33, SPU::R34, SPU::R35, SPU::R36, SPU::R37, SPU::R38, SPU::R39, SPU::R40, SPU::R41, SPU::R42, SPU::R43, SPU::R44, SPU::R45, SPU::R46, SPU::R47, SPU::R48, SPU::R49, SPU::R50, SPU::R51, SPU::R52, SPU::R53, SPU::R54, SPU::R55, SPU::R56, SPU::R57, SPU::R58, SPU::R59, SPU::R60, SPU::R61, SPU::R62, SPU::R63, SPU::R64, SPU::R65, SPU::R66, SPU::R67, SPU::R68, SPU::R69, SPU::R70, SPU::R71, SPU::R72, SPU::R73, SPU::R74, SPU::R75, SPU::R76, SPU::R77, SPU::R78, SPU::R79, 0 };

static const TargetOperandInfo OperandInfo2[] = { { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { -1, 0, 0 }, { -1, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo9[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo10[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo11[] = { { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { SPU::R8CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { SPU::R8CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { SPU::R16CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { SPU::R16CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { SPU::VECREGRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { SPU::R32CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { SPU::VECREGRegClassID, 0, 0 }, { -1, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { SPU::VECREGRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { SPU::VECREGRegClassID, 0, 0 }, { -1, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo40[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo41[] = { { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo42[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo43[] = { { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo44[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo45[] = { { SPU::R64FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo46[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo47[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo48[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo49[] = { { SPU::R32FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo50[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo51[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo52[] = { { SPU::R16CRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo53[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo54[] = { { SPU::R32FPRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo55[] = { { SPU::R64FPRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo56[] = { { SPU::R64CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo57[] = { { SPU::R8CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo58[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo59[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo60[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo61[] = { { SPU::R32FPRegClassID, 0, 0 }, { -1, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo62[] = { { SPU::R64FPRegClassID, 0, 0 }, { -1, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo63[] = { { SPU::GPRCRegClassID, 0, 0 }, { -1, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo64[] = { { SPU::R16CRegClassID, 0, 0 }, { -1, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo65[] = { { SPU::R32CRegClassID, 0, 0 }, { -1, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo66[] = { { SPU::R64CRegClassID, 0, 0 }, { -1, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo67[] = { { SPU::R8CRegClassID, 0, 0 }, { -1, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo68[] = { { SPU::R32FPRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo69[] = { { SPU::R64FPRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo70[] = { { SPU::GPRCRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo71[] = { { SPU::R16CRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo72[] = { { SPU::R32CRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo73[] = { { SPU::R64CRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo74[] = { { SPU::R8CRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, };
static const TargetOperandInfo OperandInfo75[] = { { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo76[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo77[] = { { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo78[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo79[] = { { SPU::R8CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo80[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo81[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo82[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo83[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo84[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo85[] = { { SPU::R64FPRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo86[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo87[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo88[] = { { SPU::R8CRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo89[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo90[] = { { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo91[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo92[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo93[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo94[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo95[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo96[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo97[] = { { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo98[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo99[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo100[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo101[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo102[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo103[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo104[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo105[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo106[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo107[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo108[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo109[] = { { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32FPRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo110[] = { { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, { SPU::R64FPRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo111[] = { { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo112[] = { { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo113[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo114[] = { { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { SPU::R64CRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo115[] = { { SPU::R8CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo116[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::R32CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo117[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo118[] = { { SPU::VECREGRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, { SPU::GPRCRegClassID, 0, 0 }, { SPU::VECREGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo119[] = { { SPU::R16CRegClassID, 0, 0 }, { SPU::R8CRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo120[] = { { SPU::R32CRegClassID, 0, 0 }, { SPU::R16CRegClassID, 0, 0 }, };

static const TargetInstrDesc SPUInsts[] = {
  { 0,	0,	0,	13,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	13,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	13,	"PROLOG_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	13,	"EH_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	13,	"GC_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	13,	"KILL", 0|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	13,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	13,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	13,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	13,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo5 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	13,	"COPY_TO_REGCLASS", 0|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	13,	"DBG_VALUE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	13,	"REG_SEQUENCE", 0|(1<<TID::Variadic)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	13,	"COPY", 0|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo6 },  // Inst #13 = COPY
  { 14,	3,	1,	2,	"ABSDB", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #14 = ABSDB
  { 15,	4,	1,	10,	"ADDXr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #15 = ADDXr32
  { 16,	4,	1,	10,	"ADDXr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #16 = ADDXr64
  { 17,	4,	1,	10,	"ADDXv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #17 = ADDXv2i64
  { 18,	4,	1,	10,	"ADDXv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #18 = ADDXv4i32
  { 19,	1,	0,	13,	"ADJCALLSTACKDOWN", 0, 0x0ULL, ImplicitList1, ImplicitList1, NULL, OperandInfo2 },  // Inst #19 = ADJCALLSTACKDOWN
  { 20,	1,	0,	13,	"ADJCALLSTACKUP", 0, 0x0ULL, ImplicitList1, ImplicitList1, NULL, OperandInfo2 },  // Inst #20 = ADJCALLSTACKUP
  { 21,	3,	1,	10,	"AHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #21 = AHIr16
  { 22,	3,	1,	10,	"AHIvec", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #22 = AHIvec
  { 23,	3,	1,	10,	"AHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #23 = AHr16
  { 24,	3,	1,	10,	"AHv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #24 = AHv8i16
  { 25,	3,	1,	10,	"AIf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo14 },  // Inst #25 = AIf32
  { 26,	3,	1,	10,	"AIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #26 = AIr32
  { 27,	3,	1,	10,	"AIv4f32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #27 = AIv4f32
  { 28,	3,	1,	10,	"AIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #28 = AIv4i32
  { 29,	3,	1,	2,	"ANDBIr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #29 = ANDBIr8
  { 30,	3,	1,	2,	"ANDBIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #30 = ANDBIv16i8
  { 31,	3,	1,	10,	"ANDCr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #31 = ANDCr128
  { 32,	3,	1,	10,	"ANDCr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #32 = ANDCr16
  { 33,	3,	1,	10,	"ANDCr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #33 = ANDCr32
  { 34,	3,	1,	10,	"ANDCr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #34 = ANDCr64
  { 35,	3,	1,	10,	"ANDCr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #35 = ANDCr8
  { 36,	3,	1,	10,	"ANDCv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #36 = ANDCv16i8
  { 37,	3,	1,	10,	"ANDCv16i8_conv", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #37 = ANDCv16i8_conv
  { 38,	3,	1,	10,	"ANDCv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #38 = ANDCv2i64
  { 39,	3,	1,	10,	"ANDCv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #39 = ANDCv4i32
  { 40,	3,	1,	10,	"ANDCv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #40 = ANDCv8i16
  { 41,	3,	1,	2,	"ANDHIi8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #41 = ANDHIi8i16
  { 42,	3,	1,	2,	"ANDHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #42 = ANDHIr16
  { 43,	3,	1,	2,	"ANDHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #43 = ANDHIv8i16
  { 44,	3,	1,	10,	"ANDIi16i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #44 = ANDIi16i32
  { 45,	3,	1,	10,	"ANDIi8i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #45 = ANDIi8i32
  { 46,	3,	1,	10,	"ANDIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #46 = ANDIr32
  { 47,	3,	1,	10,	"ANDIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #47 = ANDIv4i32
  { 48,	3,	1,	10,	"ANDfabs32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #48 = ANDfabs32
  { 49,	3,	1,	10,	"ANDfabs64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #49 = ANDfabs64
  { 50,	3,	1,	10,	"ANDfabsvec", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #50 = ANDfabsvec
  { 51,	3,	1,	10,	"ANDi16i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #51 = ANDi16i32
  { 52,	3,	1,	10,	"ANDr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #52 = ANDr128
  { 53,	3,	1,	10,	"ANDr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #53 = ANDr16
  { 54,	3,	1,	10,	"ANDr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #54 = ANDr32
  { 55,	3,	1,	10,	"ANDr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #55 = ANDr64
  { 56,	3,	1,	10,	"ANDr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #56 = ANDr8
  { 57,	3,	1,	10,	"ANDv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #57 = ANDv16i8
  { 58,	3,	1,	10,	"ANDv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #58 = ANDv2i64
  { 59,	3,	1,	10,	"ANDv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #59 = ANDv4i32
  { 60,	3,	1,	10,	"ANDv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #60 = ANDv8i16
  { 61,	3,	1,	2,	"AVGB", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #61 = AVGB
  { 62,	3,	1,	10,	"Ar32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #62 = Ar32
  { 63,	3,	1,	10,	"Av16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #63 = Av16i8
  { 64,	3,	1,	10,	"Av4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #64 = Av4i32
  { 65,	4,	1,	10,	"BGXvec", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #65 = BGXvec
  { 66,	3,	1,	10,	"BGr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #66 = BGr32
  { 67,	3,	1,	10,	"BGr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #67 = BGr64
  { 68,	3,	1,	10,	"BGv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #68 = BGv2i64
  { 69,	3,	1,	10,	"BGv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #69 = BGv4i32
  { 70,	1,	0,	1,	"BI", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #70 = BI
  { 71,	1,	0,	1,	"BISL", 0|(1<<TID::Call)|(1<<TID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, NULL, OperandInfo27 },  // Inst #71 = BISL
  { 72,	1,	0,	1,	"BISLED_00", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList3, NULL, OperandInfo28 },  // Inst #72 = BISLED_00
  { 73,	1,	0,	1,	"BISLED_0D", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList3, NULL, OperandInfo28 },  // Inst #73 = BISLED_0D
  { 74,	1,	0,	1,	"BISLED_E0", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList3, NULL, OperandInfo28 },  // Inst #74 = BISLED_E0
  { 75,	1,	0,	1,	"BISLED_ED", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList3, NULL, OperandInfo28 },  // Inst #75 = BISLED_ED
  { 76,	1,	0,	1,	"BR", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #76 = BR
  { 77,	1,	0,	1,	"BRA", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #77 = BRA
  { 78,	1,	0,	1,	"BRASL", 0|(1<<TID::Call)|(1<<TID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, NULL, OperandInfo2 },  // Inst #78 = BRASL
  { 79,	2,	0,	1,	"BRHNZr16", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #79 = BRHNZr16
  { 80,	2,	0,	1,	"BRHNZv8i16", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #80 = BRHNZv8i16
  { 81,	2,	0,	1,	"BRHZr16", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #81 = BRHZr16
  { 82,	2,	0,	1,	"BRHZv8i16", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #82 = BRHZv8i16
  { 83,	2,	0,	1,	"BRNZr32", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #83 = BRNZr32
  { 84,	2,	0,	1,	"BRNZv4i32", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #84 = BRNZv4i32
  { 85,	1,	0,	1,	"BRSL", 0|(1<<TID::Call)|(1<<TID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, NULL, OperandInfo2 },  // Inst #85 = BRSL
  { 86,	2,	0,	1,	"BRZr32", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #86 = BRZr32
  { 87,	2,	0,	1,	"BRZv4i32", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #87 = BRZv4i32
  { 88,	3,	1,	17,	"CBD", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #88 = CBD
  { 89,	3,	1,	17,	"CBX", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #89 = CBX
  { 90,	3,	1,	17,	"CDD", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #90 = CDD
  { 91,	3,	1,	17,	"CDDf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #91 = CDDf64
  { 92,	3,	1,	17,	"CDX", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #92 = CDX
  { 93,	3,	1,	17,	"CDXf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #93 = CDXf64
  { 94,	3,	1,	2,	"CEQBIr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #94 = CEQBIr8
  { 95,	3,	1,	2,	"CEQBIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #95 = CEQBIv16i8
  { 96,	3,	1,	2,	"CEQBr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #96 = CEQBr8
  { 97,	3,	1,	2,	"CEQBv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #97 = CEQBv16i8
  { 98,	3,	1,	2,	"CEQHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #98 = CEQHIr16
  { 99,	3,	1,	2,	"CEQHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #99 = CEQHIv8i16
  { 100,	3,	1,	2,	"CEQHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #100 = CEQHr16
  { 101,	3,	1,	2,	"CEQHv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #101 = CEQHv8i16
  { 102,	3,	1,	2,	"CEQIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #102 = CEQIr32
  { 103,	3,	1,	2,	"CEQIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #103 = CEQIv4i32
  { 104,	3,	1,	2,	"CEQr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #104 = CEQr32
  { 105,	3,	1,	2,	"CEQv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #105 = CEQv4i32
  { 106,	2,	1,	15,	"CFSif32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #106 = CFSif32
  { 107,	2,	1,	15,	"CFSiv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #107 = CFSiv4f32
  { 108,	2,	1,	15,	"CFUif32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #108 = CFUif32
  { 109,	2,	1,	15,	"CFUiv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #109 = CFUiv4f32
  { 110,	3,	1,	2,	"CGTBIr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #110 = CGTBIr8
  { 111,	3,	1,	2,	"CGTBIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #111 = CGTBIv16i8
  { 112,	3,	1,	2,	"CGTBr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #112 = CGTBr8
  { 113,	3,	1,	2,	"CGTBv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #113 = CGTBv16i8
  { 114,	3,	1,	2,	"CGTHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #114 = CGTHIr16
  { 115,	3,	1,	2,	"CGTHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #115 = CGTHIv8i16
  { 116,	3,	1,	2,	"CGTHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #116 = CGTHr16
  { 117,	3,	1,	2,	"CGTHv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #117 = CGTHv8i16
  { 118,	3,	1,	2,	"CGTIf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo36 },  // Inst #118 = CGTIf32
  { 119,	3,	1,	2,	"CGTIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #119 = CGTIr32
  { 120,	3,	1,	2,	"CGTIv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #120 = CGTIv4f32
  { 121,	3,	1,	2,	"CGTIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #121 = CGTIv4i32
  { 122,	3,	1,	2,	"CGTr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #122 = CGTr32
  { 123,	3,	1,	2,	"CGTv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #123 = CGTv4i32
  { 124,	3,	1,	10,	"CGr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #124 = CGr32
  { 125,	3,	1,	10,	"CGr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #125 = CGr64
  { 126,	3,	1,	10,	"CGv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #126 = CGv2i64
  { 127,	3,	1,	10,	"CGv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #127 = CGv4i32
  { 128,	3,	1,	17,	"CHD", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #128 = CHD
  { 129,	3,	1,	17,	"CHX", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #129 = CHX
  { 130,	3,	1,	2,	"CLGTBIr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #130 = CLGTBIr8
  { 131,	3,	1,	2,	"CLGTBIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #131 = CLGTBIv16i8
  { 132,	3,	1,	2,	"CLGTBr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #132 = CLGTBr8
  { 133,	3,	1,	2,	"CLGTBv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #133 = CLGTBv16i8
  { 134,	3,	1,	2,	"CLGTHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #134 = CLGTHIr16
  { 135,	3,	1,	2,	"CLGTHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #135 = CLGTHIv8i16
  { 136,	3,	1,	2,	"CLGTHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #136 = CLGTHr16
  { 137,	3,	1,	2,	"CLGTHv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #137 = CLGTHv8i16
  { 138,	3,	1,	2,	"CLGTIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #138 = CLGTIr32
  { 139,	3,	1,	2,	"CLGTIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #139 = CLGTIv4i32
  { 140,	3,	1,	2,	"CLGTr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #140 = CLGTr32
  { 141,	3,	1,	2,	"CLGTv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #141 = CLGTv4i32
  { 142,	2,	1,	10,	"CLZr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #142 = CLZr32
  { 143,	2,	1,	10,	"CLZv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #143 = CLZv4i32
  { 144,	2,	1,	10,	"CNTBv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #144 = CNTBv16i8
  { 145,	2,	1,	10,	"CNTBv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #145 = CNTBv4i32
  { 146,	2,	1,	10,	"CNTBv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #146 = CNTBv8i16
  { 147,	2,	1,	15,	"CSiFf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #147 = CSiFf32
  { 148,	2,	1,	15,	"CSiFv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #148 = CSiFv4f32
  { 149,	2,	1,	15,	"CUiFf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #149 = CUiFf32
  { 150,	2,	1,	15,	"CUiFv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #150 = CUiFv4f32
  { 151,	3,	1,	17,	"CWD", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #151 = CWD
  { 152,	3,	1,	17,	"CWDf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #152 = CWDf32
  { 153,	3,	1,	17,	"CWX", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #153 = CWX
  { 154,	3,	1,	17,	"CWXf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #154 = CWXf32
  { 155,	3,	1,	10,	"CellSDKa", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #155 = CellSDKa
  { 156,	3,	1,	10,	"CellSDKaddx", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #156 = CellSDKaddx
  { 157,	3,	1,	10,	"CellSDKah", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #157 = CellSDKah
  { 158,	3,	1,	10,	"CellSDKahi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #158 = CellSDKahi
  { 159,	3,	1,	10,	"CellSDKai", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #159 = CellSDKai
  { 160,	3,	1,	10,	"CellSDKand", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #160 = CellSDKand
  { 161,	3,	1,	1,	"CellSDKandbi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #161 = CellSDKandbi
  { 162,	3,	1,	10,	"CellSDKandc", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #162 = CellSDKandc
  { 163,	3,	1,	1,	"CellSDKandhi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #163 = CellSDKandhi
  { 164,	3,	1,	1,	"CellSDKandi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #164 = CellSDKandi
  { 165,	3,	1,	10,	"CellSDKbg", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #165 = CellSDKbg
  { 166,	3,	1,	10,	"CellSDKbgx", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #166 = CellSDKbgx
  { 167,	3,	1,	1,	"CellSDKceq", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #167 = CellSDKceq
  { 168,	3,	1,	1,	"CellSDKceqb", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #168 = CellSDKceqb
  { 169,	3,	1,	1,	"CellSDKceqbi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #169 = CellSDKceqbi
  { 170,	3,	1,	1,	"CellSDKceqh", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #170 = CellSDKceqh
  { 171,	3,	1,	1,	"CellSDKceqhi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #171 = CellSDKceqhi
  { 172,	3,	1,	1,	"CellSDKceqi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #172 = CellSDKceqi
  { 173,	3,	1,	10,	"CellSDKcg", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #173 = CellSDKcg
  { 174,	3,	1,	1,	"CellSDKcgt", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #174 = CellSDKcgt
  { 175,	3,	1,	1,	"CellSDKcgtb", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #175 = CellSDKcgtb
  { 176,	3,	1,	1,	"CellSDKcgtbi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #176 = CellSDKcgtbi
  { 177,	3,	1,	1,	"CellSDKcgth", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #177 = CellSDKcgth
  { 178,	3,	1,	1,	"CellSDKcgthi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #178 = CellSDKcgthi
  { 179,	3,	1,	1,	"CellSDKcgti", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #179 = CellSDKcgti
  { 180,	3,	1,	10,	"CellSDKcgx", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #180 = CellSDKcgx
  { 181,	3,	1,	1,	"CellSDKclgt", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #181 = CellSDKclgt
  { 182,	3,	1,	1,	"CellSDKclgtb", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #182 = CellSDKclgtb
  { 183,	3,	1,	1,	"CellSDKclgtbi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #183 = CellSDKclgtbi
  { 184,	3,	1,	1,	"CellSDKclgth", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #184 = CellSDKclgth
  { 185,	3,	1,	1,	"CellSDKclgthi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #185 = CellSDKclgthi
  { 186,	3,	1,	1,	"CellSDKclgti", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #186 = CellSDKclgti
  { 187,	3,	1,	4,	"CellSDKdfa", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #187 = CellSDKdfa
  { 188,	3,	1,	4,	"CellSDKdfm", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #188 = CellSDKdfm
  { 189,	3,	1,	4,	"CellSDKdfma", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #189 = CellSDKdfma
  { 190,	3,	1,	4,	"CellSDKdfms", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #190 = CellSDKdfms
  { 191,	3,	1,	4,	"CellSDKdfnma", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #191 = CellSDKdfnma
  { 192,	3,	1,	4,	"CellSDKdfnms", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #192 = CellSDKdfnms
  { 193,	3,	1,	4,	"CellSDKdfs", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #193 = CellSDKdfs
  { 194,	3,	1,	15,	"CellSDKfa", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #194 = CellSDKfa
  { 195,	3,	1,	15,	"CellSDKfceq", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #195 = CellSDKfceq
  { 196,	3,	1,	15,	"CellSDKfcgt", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #196 = CellSDKfcgt
  { 197,	3,	1,	15,	"CellSDKfcmeq", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #197 = CellSDKfcmeq
  { 198,	3,	1,	15,	"CellSDKfcmgt", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #198 = CellSDKfcmgt
  { 199,	3,	1,	15,	"CellSDKfm", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #199 = CellSDKfm
  { 200,	4,	1,	15,	"CellSDKfma", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #200 = CellSDKfma
  { 201,	4,	1,	15,	"CellSDKfms", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #201 = CellSDKfms
  { 202,	4,	1,	15,	"CellSDKfnms", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #202 = CellSDKfnms
  { 203,	3,	1,	15,	"CellSDKfs", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #203 = CellSDKfs
  { 204,	3,	1,	9,	"CellSDKmpy", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #204 = CellSDKmpy
  { 205,	4,	1,	9,	"CellSDKmpya", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #205 = CellSDKmpya
  { 206,	3,	1,	9,	"CellSDKmpyh", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #206 = CellSDKmpyh
  { 207,	3,	1,	9,	"CellSDKmpyhh", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #207 = CellSDKmpyhh
  { 208,	3,	1,	9,	"CellSDKmpyhha", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #208 = CellSDKmpyhha
  { 209,	3,	1,	9,	"CellSDKmpyhhau", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #209 = CellSDKmpyhhau
  { 210,	3,	1,	9,	"CellSDKmpyhhu", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #210 = CellSDKmpyhhu
  { 211,	3,	1,	9,	"CellSDKmpyi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #211 = CellSDKmpyi
  { 212,	3,	1,	9,	"CellSDKmpys", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #212 = CellSDKmpys
  { 213,	3,	1,	9,	"CellSDKmpyu", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #213 = CellSDKmpyu
  { 214,	3,	1,	9,	"CellSDKmpyui", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #214 = CellSDKmpyui
  { 215,	3,	1,	10,	"CellSDKnand", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #215 = CellSDKnand
  { 216,	3,	1,	10,	"CellSDKnor", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #216 = CellSDKnor
  { 217,	3,	1,	10,	"CellSDKor", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #217 = CellSDKor
  { 218,	3,	1,	1,	"CellSDKorbi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #218 = CellSDKorbi
  { 219,	3,	1,	10,	"CellSDKorc", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #219 = CellSDKorc
  { 220,	3,	1,	1,	"CellSDKorhi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #220 = CellSDKorhi
  { 221,	3,	1,	1,	"CellSDKori", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #221 = CellSDKori
  { 222,	3,	1,	10,	"CellSDKsf", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #222 = CellSDKsf
  { 223,	3,	1,	10,	"CellSDKsfh", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #223 = CellSDKsfh
  { 224,	3,	1,	10,	"CellSDKsfhi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #224 = CellSDKsfhi
  { 225,	3,	1,	10,	"CellSDKsfi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #225 = CellSDKsfi
  { 226,	3,	1,	10,	"CellSDKsfx", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #226 = CellSDKsfx
  { 227,	3,	1,	10,	"CellSDKxor", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #227 = CellSDKxor
  { 228,	3,	1,	1,	"CellSDKxorbi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #228 = CellSDKxorbi
  { 229,	3,	1,	1,	"CellSDKxorhi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #229 = CellSDKxorhi
  { 230,	3,	1,	1,	"CellSDKxori", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #230 = CellSDKxori
  { 231,	4,	1,	4,	"DFNMSf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #231 = DFNMSf64
  { 232,	4,	1,	4,	"DFNMSv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #232 = DFNMSv2f64
  { 233,	0,	0,	5,	"ENOP", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #233 = ENOP
  { 234,	3,	1,	10,	"EQVr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #234 = EQVr128
  { 235,	3,	1,	10,	"EQVr128_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #235 = EQVr128_1
  { 236,	3,	1,	10,	"EQVr128_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #236 = EQVr128_2
  { 237,	3,	1,	10,	"EQVr128_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #237 = EQVr128_3
  { 238,	3,	1,	10,	"EQVr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #238 = EQVr16
  { 239,	3,	1,	10,	"EQVr16_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #239 = EQVr16_1
  { 240,	3,	1,	10,	"EQVr16_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #240 = EQVr16_2
  { 241,	3,	1,	10,	"EQVr16_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #241 = EQVr16_3
  { 242,	3,	1,	10,	"EQVr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #242 = EQVr32
  { 243,	3,	1,	10,	"EQVr32_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #243 = EQVr32_1
  { 244,	3,	1,	10,	"EQVr32_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #244 = EQVr32_2
  { 245,	3,	1,	10,	"EQVr32_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #245 = EQVr32_3
  { 246,	3,	1,	10,	"EQVr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #246 = EQVr64
  { 247,	3,	1,	10,	"EQVr64_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #247 = EQVr64_1
  { 248,	3,	1,	10,	"EQVr64_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #248 = EQVr64_2
  { 249,	3,	1,	10,	"EQVr64_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #249 = EQVr64_3
  { 250,	3,	1,	10,	"EQVr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #250 = EQVr8
  { 251,	3,	1,	10,	"EQVr8_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #251 = EQVr8_1
  { 252,	3,	1,	10,	"EQVr8_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #252 = EQVr8_2
  { 253,	3,	1,	10,	"EQVr8_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #253 = EQVr8_3
  { 254,	3,	1,	10,	"EQVv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #254 = EQVv16i8
  { 255,	3,	1,	10,	"EQVv16i8_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #255 = EQVv16i8_1
  { 256,	3,	1,	10,	"EQVv16i8_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #256 = EQVv16i8_2
  { 257,	3,	1,	10,	"EQVv16i8_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #257 = EQVv16i8_3
  { 258,	3,	1,	10,	"EQVv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #258 = EQVv2i64
  { 259,	3,	1,	10,	"EQVv2i64_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #259 = EQVv2i64_1
  { 260,	3,	1,	10,	"EQVv2i64_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #260 = EQVv2i64_2
  { 261,	3,	1,	10,	"EQVv2i64_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #261 = EQVv2i64_3
  { 262,	3,	1,	10,	"EQVv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #262 = EQVv4i32
  { 263,	3,	1,	10,	"EQVv4i32_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #263 = EQVv4i32_1
  { 264,	3,	1,	10,	"EQVv4i32_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #264 = EQVv4i32_2
  { 265,	3,	1,	10,	"EQVv4i32_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #265 = EQVv4i32_3
  { 266,	3,	1,	10,	"EQVv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #266 = EQVv8i16
  { 267,	3,	1,	10,	"EQVv8i16_1", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #267 = EQVv8i16_1
  { 268,	3,	1,	10,	"EQVv8i16_2", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #268 = EQVv8i16_2
  { 269,	3,	1,	10,	"EQVv8i16_3", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #269 = EQVv8i16_3
  { 270,	3,	1,	15,	"FAf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #270 = FAf32
  { 271,	3,	1,	4,	"FAf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #271 = FAf64
  { 272,	3,	1,	4,	"FAv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #272 = FAv2f64
  { 273,	3,	1,	15,	"FAv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #273 = FAv4f32
  { 274,	3,	1,	15,	"FCEQf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #274 = FCEQf32
  { 275,	3,	1,	15,	"FCGTf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #275 = FCGTf32
  { 276,	3,	1,	15,	"FCMEQf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #276 = FCMEQf32
  { 277,	3,	1,	15,	"FCMGTf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #277 = FCMGTf32
  { 278,	2,	1,	15,	"FESDf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #278 = FESDf32
  { 279,	2,	1,	15,	"FESDvec", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #279 = FESDvec
  { 280,	3,	1,	15,	"FIf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #280 = FIf32
  { 281,	3,	1,	15,	"FIv4f32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #281 = FIv4f32
  { 282,	4,	1,	15,	"FMAf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo46 },  // Inst #282 = FMAf32
  { 283,	4,	1,	4,	"FMAf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #283 = FMAf64
  { 284,	4,	1,	4,	"FMAv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #284 = FMAv2f64
  { 285,	4,	1,	15,	"FMAv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #285 = FMAv4f32
  { 286,	4,	1,	15,	"FMSf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo46 },  // Inst #286 = FMSf32
  { 287,	4,	1,	4,	"FMSf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #287 = FMSf64
  { 288,	4,	1,	4,	"FMSv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #288 = FMSv2f64
  { 289,	4,	1,	15,	"FMSv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #289 = FMSv4f32
  { 290,	3,	1,	15,	"FMf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #290 = FMf32
  { 291,	3,	1,	4,	"FMf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #291 = FMf64
  { 292,	3,	1,	4,	"FMv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #292 = FMv2f64
  { 293,	3,	1,	15,	"FMv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #293 = FMv4f32
  { 294,	4,	1,	4,	"FNMAf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #294 = FNMAf64
  { 295,	4,	1,	4,	"FNMAv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #295 = FNMAv2f64
  { 296,	4,	1,	15,	"FNMSf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo46 },  // Inst #296 = FNMSf32
  { 297,	4,	1,	15,	"FNMSv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #297 = FNMSv4f32
  { 298,	2,	1,	15,	"FRDSf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo47 },  // Inst #298 = FRDSf64
  { 299,	2,	1,	15,	"FRESTf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo48 },  // Inst #299 = FRESTf32
  { 300,	2,	1,	15,	"FRESTv4f32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #300 = FRESTv4f32
  { 301,	1,	1,	15,	"FSCRRf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo49 },  // Inst #301 = FSCRRf32
  { 302,	2,	1,	15,	"FSCRWf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo48 },  // Inst #302 = FSCRWf32
  { 303,	2,	1,	16,	"FSM64r16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo50 },  // Inst #303 = FSM64r16
  { 304,	2,	1,	16,	"FSM64r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #304 = FSM64r32
  { 305,	2,	1,	16,	"FSMBIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #305 = FSMBIv16i8
  { 306,	2,	1,	16,	"FSMBIv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #306 = FSMBIv2i64
  { 307,	2,	1,	16,	"FSMBIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #307 = FSMBIv4i32
  { 308,	2,	1,	16,	"FSMBIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #308 = FSMBIv8i16
  { 309,	2,	1,	16,	"FSMBv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #309 = FSMBv16i8
  { 310,	2,	1,	16,	"FSMBv16i8_r16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo50 },  // Inst #310 = FSMBv16i8_r16
  { 311,	2,	1,	16,	"FSMHv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #311 = FSMHv8i16
  { 312,	2,	1,	16,	"FSMHv8i16_r16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo50 },  // Inst #312 = FSMHv8i16_r16
  { 313,	2,	1,	16,	"FSMr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo50 },  // Inst #313 = FSMr16
  { 314,	2,	1,	16,	"FSMr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #314 = FSMr32
  { 315,	2,	1,	16,	"FSMv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #315 = FSMv4i32
  { 316,	3,	1,	15,	"FSf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #316 = FSf32
  { 317,	3,	1,	4,	"FSf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #317 = FSf64
  { 318,	3,	1,	4,	"FSv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #318 = FSv2f64
  { 319,	3,	1,	15,	"FSv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #319 = FSv4f32
  { 320,	2,	1,	7,	"GBBv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #320 = GBBv16i8
  { 321,	2,	1,	7,	"GBBv16i8_r16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #321 = GBBv16i8_r16
  { 322,	2,	1,	7,	"GBBv16i8_r32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #322 = GBBv16i8_r32
  { 323,	2,	1,	7,	"GBHv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #323 = GBHv8i16
  { 324,	2,	1,	7,	"GBHv8i16_r16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #324 = GBHv8i16_r16
  { 325,	2,	1,	7,	"GBHv8i16_r32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #325 = GBHv8i16_r32
  { 326,	2,	1,	7,	"GBv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #326 = GBv4i32
  { 327,	2,	1,	7,	"GBv4i32_r16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #327 = GBv4i32_r16
  { 328,	2,	1,	7,	"GBv4i32_r32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #328 = GBv4i32_r32
  { 329,	2,	0,	1,	"HEQIr32", 0|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #329 = HEQIr32
  { 330,	2,	0,	1,	"HEQr32", 0|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #330 = HEQr32
  { 331,	2,	0,	1,	"HGTIr32", 0|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #331 = HGTIr32
  { 332,	2,	0,	1,	"HGTr32", 0|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #332 = HGTr32
  { 333,	2,	0,	1,	"HLGTIr32", 0|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #333 = HLGTIr32
  { 334,	2,	0,	1,	"HLGTr32", 0|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #334 = HLGTr32
  { 335,	2,	1,	11,	"ILAf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #335 = ILAf32
  { 336,	2,	1,	11,	"ILAf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #336 = ILAf64
  { 337,	2,	1,	11,	"ILAhi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #337 = ILAhi
  { 338,	2,	1,	11,	"ILAlo", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #338 = ILAlo
  { 339,	2,	1,	11,	"ILAlsa", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #339 = ILAlsa
  { 340,	2,	1,	11,	"ILAr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #340 = ILAr32
  { 341,	2,	1,	11,	"ILAr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #341 = ILAr64
  { 342,	2,	1,	11,	"ILAv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #342 = ILAv2i64
  { 343,	2,	1,	11,	"ILAv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #343 = ILAv4i32
  { 344,	2,	1,	8,	"ILHUf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #344 = ILHUf32
  { 345,	2,	1,	8,	"ILHUhi", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #345 = ILHUhi
  { 346,	2,	1,	8,	"ILHUr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #346 = ILHUr32
  { 347,	2,	1,	8,	"ILHUr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #347 = ILHUr64
  { 348,	2,	1,	8,	"ILHUv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #348 = ILHUv2i64
  { 349,	2,	1,	8,	"ILHUv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #349 = ILHUv4i32
  { 350,	2,	1,	8,	"ILHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #350 = ILHr16
  { 351,	2,	1,	8,	"ILHr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #351 = ILHr8
  { 352,	2,	1,	8,	"ILHv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #352 = ILHv8i16
  { 353,	2,	1,	8,	"ILf32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #353 = ILf32
  { 354,	2,	1,	8,	"ILf64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #354 = ILf64
  { 355,	2,	1,	8,	"ILr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #355 = ILr32
  { 356,	2,	1,	8,	"ILr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #356 = ILr64
  { 357,	2,	1,	8,	"ILv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #357 = ILv2i64
  { 358,	2,	1,	8,	"ILv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #358 = ILv4i32
  { 359,	3,	1,	8,	"IOHLf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #359 = IOHLf32
  { 360,	3,	1,	8,	"IOHLlo", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo59 },  // Inst #360 = IOHLlo
  { 361,	3,	1,	8,	"IOHLr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo59 },  // Inst #361 = IOHLr32
  { 362,	3,	1,	8,	"IOHLv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo60 },  // Inst #362 = IOHLv2i64
  { 363,	3,	1,	8,	"IOHLv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo60 },  // Inst #363 = IOHLv4i32
  { 364,	0,	0,	11,	"LNOP", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #364 = LNOP
  { 365,	3,	1,	12,	"LQAf32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo61 },  // Inst #365 = LQAf32
  { 366,	3,	1,	12,	"LQAf64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo62 },  // Inst #366 = LQAf64
  { 367,	3,	1,	12,	"LQAr128", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #367 = LQAr128
  { 368,	3,	1,	12,	"LQAr16", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #368 = LQAr16
  { 369,	3,	1,	12,	"LQAr32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #369 = LQAr32
  { 370,	3,	1,	12,	"LQAr64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo66 },  // Inst #370 = LQAr64
  { 371,	3,	1,	12,	"LQAr8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo67 },  // Inst #371 = LQAr8
  { 372,	3,	1,	12,	"LQAv16i8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #372 = LQAv16i8
  { 373,	3,	1,	12,	"LQAv2f64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #373 = LQAv2f64
  { 374,	3,	1,	12,	"LQAv2i64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #374 = LQAv2i64
  { 375,	3,	1,	12,	"LQAv4f32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #375 = LQAv4f32
  { 376,	3,	1,	12,	"LQAv4i32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #376 = LQAv4i32
  { 377,	3,	1,	12,	"LQAv8i16", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #377 = LQAv8i16
  { 378,	3,	1,	12,	"LQDf32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo61 },  // Inst #378 = LQDf32
  { 379,	3,	1,	12,	"LQDf64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo62 },  // Inst #379 = LQDf64
  { 380,	3,	1,	12,	"LQDr128", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #380 = LQDr128
  { 381,	3,	1,	12,	"LQDr16", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #381 = LQDr16
  { 382,	3,	1,	12,	"LQDr32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #382 = LQDr32
  { 383,	3,	1,	12,	"LQDr64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo66 },  // Inst #383 = LQDr64
  { 384,	3,	1,	12,	"LQDr8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo67 },  // Inst #384 = LQDr8
  { 385,	3,	1,	12,	"LQDv16i8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #385 = LQDv16i8
  { 386,	3,	1,	12,	"LQDv2f64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #386 = LQDv2f64
  { 387,	3,	1,	12,	"LQDv2i64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #387 = LQDv2i64
  { 388,	3,	1,	12,	"LQDv4f32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #388 = LQDv4f32
  { 389,	3,	1,	12,	"LQDv4i32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #389 = LQDv4i32
  { 390,	3,	1,	12,	"LQDv8i16", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #390 = LQDv8i16
  { 391,	3,	1,	12,	"LQXf32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo68 },  // Inst #391 = LQXf32
  { 392,	3,	1,	12,	"LQXf64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo69 },  // Inst #392 = LQXf64
  { 393,	3,	1,	12,	"LQXr128", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo70 },  // Inst #393 = LQXr128
  { 394,	3,	1,	12,	"LQXr16", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo71 },  // Inst #394 = LQXr16
  { 395,	3,	1,	12,	"LQXr32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo72 },  // Inst #395 = LQXr32
  { 396,	3,	1,	12,	"LQXr64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo73 },  // Inst #396 = LQXr64
  { 397,	3,	1,	12,	"LQXr8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo74 },  // Inst #397 = LQXr8
  { 398,	3,	1,	12,	"LQXv16i8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #398 = LQXv16i8
  { 399,	3,	1,	12,	"LQXv2f64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #399 = LQXv2f64
  { 400,	3,	1,	12,	"LQXv2i64", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #400 = LQXv2i64
  { 401,	3,	1,	12,	"LQXv4f32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #401 = LQXv4f32
  { 402,	3,	1,	12,	"LQXv4i32", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #402 = LQXv4i32
  { 403,	3,	1,	12,	"LQXv8i16", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #403 = LQXv8i16
  { 404,	2,	1,	10,	"LRf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo48 },  // Inst #404 = LRf32
  { 405,	2,	1,	10,	"LRf64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo75 },  // Inst #405 = LRf64
  { 406,	2,	1,	10,	"LRr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo76 },  // Inst #406 = LRr128
  { 407,	2,	1,	10,	"LRr16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo77 },  // Inst #407 = LRr16
  { 408,	2,	1,	10,	"LRr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #408 = LRr32
  { 409,	2,	1,	10,	"LRr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #409 = LRr64
  { 410,	2,	1,	10,	"LRr8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo79 },  // Inst #410 = LRr8
  { 411,	2,	1,	10,	"LRv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #411 = LRv16i8
  { 412,	2,	1,	10,	"LRv2f64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #412 = LRv2f64
  { 413,	2,	1,	10,	"LRv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #413 = LRv2i64
  { 414,	2,	1,	10,	"LRv4f32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #414 = LRv4f32
  { 415,	2,	1,	10,	"LRv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #415 = LRv4i32
  { 416,	2,	1,	10,	"LRv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #416 = LRv8i16
  { 417,	4,	1,	9,	"MPYAr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo80 },  // Inst #417 = MPYAr32
  { 418,	4,	1,	9,	"MPYAr32_sext", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo80 },  // Inst #418 = MPYAr32_sext
  { 419,	4,	1,	9,	"MPYAr32_sextinreg", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo81 },  // Inst #419 = MPYAr32_sextinreg
  { 420,	4,	1,	9,	"MPYAv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #420 = MPYAv4i32
  { 421,	3,	1,	9,	"MPYHHAUr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #421 = MPYHHAUr32
  { 422,	3,	1,	9,	"MPYHHAUvec", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #422 = MPYHHAUvec
  { 423,	3,	1,	9,	"MPYHHAr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #423 = MPYHHAr32
  { 424,	3,	1,	9,	"MPYHHAvec", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #424 = MPYHHAvec
  { 425,	3,	1,	9,	"MPYHHUr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #425 = MPYHHUr32
  { 426,	3,	1,	9,	"MPYHHUv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #426 = MPYHHUv4i32
  { 427,	3,	1,	9,	"MPYHHr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #427 = MPYHHr32
  { 428,	3,	1,	9,	"MPYHHv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #428 = MPYHHv8i16
  { 429,	3,	1,	9,	"MPYHr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #429 = MPYHr32
  { 430,	3,	1,	9,	"MPYHv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #430 = MPYHv4i32
  { 431,	3,	1,	9,	"MPYIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #431 = MPYIr16
  { 432,	3,	1,	9,	"MPYIvec", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #432 = MPYIvec
  { 433,	3,	1,	9,	"MPYSr16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo82 },  // Inst #433 = MPYSr16
  { 434,	3,	1,	9,	"MPYSv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #434 = MPYSv4i32
  { 435,	3,	1,	9,	"MPYUIr16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #435 = MPYUIr16
  { 436,	3,	1,	9,	"MPYUIvec", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #436 = MPYUIvec
  { 437,	3,	1,	9,	"MPYUr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo82 },  // Inst #437 = MPYUr16
  { 438,	3,	1,	9,	"MPYUr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #438 = MPYUr32
  { 439,	3,	1,	9,	"MPYUv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #439 = MPYUv4i32
  { 440,	3,	1,	9,	"MPYr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #440 = MPYr16
  { 441,	3,	1,	9,	"MPYv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #441 = MPYv8i16
  { 442,	3,	1,	10,	"NANDr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #442 = NANDr128
  { 443,	3,	1,	10,	"NANDr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #443 = NANDr16
  { 444,	3,	1,	10,	"NANDr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #444 = NANDr32
  { 445,	3,	1,	10,	"NANDr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #445 = NANDr64
  { 446,	3,	1,	10,	"NANDr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #446 = NANDr8
  { 447,	3,	1,	10,	"NANDv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #447 = NANDv16i8
  { 448,	3,	1,	10,	"NANDv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #448 = NANDv2i64
  { 449,	3,	1,	10,	"NANDv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #449 = NANDv4i32
  { 450,	3,	1,	10,	"NANDv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #450 = NANDv8i16
  { 451,	3,	1,	10,	"NORr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #451 = NORr128
  { 452,	3,	1,	10,	"NORr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #452 = NORr16
  { 453,	3,	1,	10,	"NORr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #453 = NORr32
  { 454,	3,	1,	10,	"NORr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #454 = NORr64
  { 455,	3,	1,	10,	"NORr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #455 = NORr8
  { 456,	3,	1,	10,	"NORv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #456 = NORv16i8
  { 457,	3,	1,	10,	"NORv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #457 = NORv2i64
  { 458,	3,	1,	10,	"NORv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #458 = NORv4i32
  { 459,	3,	1,	10,	"NORv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #459 = NORv8i16
  { 460,	3,	1,	10,	"ORBIr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #460 = ORBIr8
  { 461,	3,	1,	10,	"ORBIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #461 = ORBIv16i8
  { 462,	3,	1,	10,	"ORCr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #462 = ORCr128
  { 463,	3,	1,	10,	"ORCr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #463 = ORCr16
  { 464,	3,	1,	10,	"ORCr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #464 = ORCr32
  { 465,	3,	1,	10,	"ORCr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #465 = ORCr64
  { 466,	3,	1,	10,	"ORCr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #466 = ORCr8
  { 467,	3,	1,	10,	"ORCv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #467 = ORCv16i8
  { 468,	3,	1,	10,	"ORCv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #468 = ORCv2i64
  { 469,	3,	1,	10,	"ORCv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #469 = ORCv4i32
  { 470,	3,	1,	10,	"ORCv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #470 = ORCv8i16
  { 471,	3,	1,	10,	"ORHIi8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #471 = ORHIi8i16
  { 472,	3,	1,	10,	"ORHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #472 = ORHIr16
  { 473,	3,	1,	10,	"ORHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #473 = ORHIv8i16
  { 474,	3,	1,	10,	"ORIi16i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #474 = ORIi16i32
  { 475,	3,	1,	10,	"ORIi8i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #475 = ORIi8i32
  { 476,	3,	1,	10,	"ORIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #476 = ORIr32
  { 477,	3,	1,	10,	"ORIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #477 = ORIv4i32
  { 478,	3,	1,	10,	"ORXv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #478 = ORXv4i32
  { 479,	3,	1,	10,	"ORf32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #479 = ORf32
  { 480,	2,	1,	10,	"ORf32_r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #480 = ORf32_r32
  { 481,	2,	1,	10,	"ORf32_v4f32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo83 },  // Inst #481 = ORf32_v4f32
  { 482,	3,	1,	10,	"ORf64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #482 = ORf64
  { 483,	2,	1,	10,	"ORf64_r64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo84 },  // Inst #483 = ORf64_r64
  { 484,	2,	1,	10,	"ORf64_v2f64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo85 },  // Inst #484 = ORf64_v2f64
  { 485,	2,	1,	10,	"ORi128_vec", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo86 },  // Inst #485 = ORi128_vec
  { 486,	2,	1,	10,	"ORi16_v8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #486 = ORi16_v8i16
  { 487,	2,	1,	10,	"ORi32_v4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #487 = ORi32_v4i32
  { 488,	2,	1,	10,	"ORi64_v2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo87 },  // Inst #488 = ORi64_v2i64
  { 489,	2,	1,	10,	"ORi8_v16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo88 },  // Inst #489 = ORi8_v16i8
  { 490,	3,	1,	10,	"ORr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #490 = ORr128
  { 491,	3,	1,	10,	"ORr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #491 = ORr16
  { 492,	3,	1,	10,	"ORr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #492 = ORr32
  { 493,	2,	1,	10,	"ORr32_f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #493 = ORr32_f32
  { 494,	2,	1,	10,	"ORr32_r64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #494 = ORr32_r64
  { 495,	3,	1,	10,	"ORr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #495 = ORr64
  { 496,	2,	1,	10,	"ORr64_f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #496 = ORr64_f64
  { 497,	2,	1,	10,	"ORr64_r32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo91 },  // Inst #497 = ORr64_r32
  { 498,	3,	1,	10,	"ORr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #498 = ORr8
  { 499,	3,	1,	10,	"ORv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #499 = ORv16i8
  { 500,	2,	1,	10,	"ORv16i8_i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #500 = ORv16i8_i8
  { 501,	3,	1,	10,	"ORv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #501 = ORv2f64
  { 502,	2,	1,	10,	"ORv2f64_f64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo93 },  // Inst #502 = ORv2f64_f64
  { 503,	3,	1,	10,	"ORv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #503 = ORv2i64
  { 504,	2,	1,	10,	"ORv2i64_i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo94 },  // Inst #504 = ORv2i64_i64
  { 505,	3,	1,	10,	"ORv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #505 = ORv4f32
  { 506,	2,	1,	10,	"ORv4f32_f32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo95 },  // Inst #506 = ORv4f32_f32
  { 507,	3,	1,	10,	"ORv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #507 = ORv4i32
  { 508,	2,	1,	10,	"ORv4i32_i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #508 = ORv4i32_i32
  { 509,	3,	1,	10,	"ORv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #509 = ORv8i16
  { 510,	2,	1,	10,	"ORv8i16_i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo50 },  // Inst #510 = ORv8i16_i16
  { 511,	2,	1,	10,	"ORvec_i128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo96 },  // Inst #511 = ORvec_i128
  { 512,	0,	0,	1,	"RET", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #512 = RET
  { 513,	3,	1,	14,	"ROTHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #513 = ROTHIr16
  { 514,	3,	1,	14,	"ROTHIr16_r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #514 = ROTHIr16_r32
  { 515,	3,	1,	14,	"ROTHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #515 = ROTHIv8i16
  { 516,	3,	1,	14,	"ROTHMIr16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #516 = ROTHMIr16
  { 517,	3,	1,	14,	"ROTHMIv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #517 = ROTHMIv8i16
  { 518,	3,	1,	14,	"ROTHMr16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo97 },  // Inst #518 = ROTHMr16
  { 519,	3,	1,	14,	"ROTHMv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #519 = ROTHMv8i16
  { 520,	3,	1,	14,	"ROTHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #520 = ROTHr16
  { 521,	3,	1,	14,	"ROTHr16_r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo97 },  // Inst #521 = ROTHr16_r32
  { 522,	3,	1,	14,	"ROTHv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #522 = ROTHv8i16
  { 523,	3,	1,	14,	"ROTIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #523 = ROTIr32
  { 524,	3,	1,	14,	"ROTIr32_i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #524 = ROTIr32_i16
  { 525,	3,	1,	14,	"ROTIr32_i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #525 = ROTIr32_i8
  { 526,	3,	1,	14,	"ROTIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #526 = ROTIv4i32
  { 527,	3,	1,	14,	"ROTIv4i32_i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #527 = ROTIv4i32_i16
  { 528,	3,	1,	14,	"ROTIv4i32_i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #528 = ROTIv4i32_i8
  { 529,	3,	1,	14,	"ROTMAHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #529 = ROTMAHIr16
  { 530,	3,	1,	14,	"ROTMAHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #530 = ROTMAHIv8i16
  { 531,	3,	1,	14,	"ROTMAHr16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo97 },  // Inst #531 = ROTMAHr16
  { 532,	3,	1,	14,	"ROTMAHv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #532 = ROTMAHv8i16
  { 533,	3,	1,	14,	"ROTMAIr32_i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #533 = ROTMAIr32_i32
  { 534,	3,	1,	14,	"ROTMAIr64_i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #534 = ROTMAIr64_i32
  { 535,	3,	1,	14,	"ROTMAIv2i64_i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #535 = ROTMAIv2i64_i32
  { 536,	3,	1,	14,	"ROTMAIv4i32_i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #536 = ROTMAIv4i32_i32
  { 537,	3,	1,	14,	"ROTMAr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #537 = ROTMAr32
  { 538,	3,	1,	14,	"ROTMAv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #538 = ROTMAv4i32
  { 539,	3,	1,	14,	"ROTMIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #539 = ROTMIr32
  { 540,	3,	1,	14,	"ROTMIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #540 = ROTMIv4i32
  { 541,	3,	1,	14,	"ROTMr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #541 = ROTMr32
  { 542,	3,	1,	14,	"ROTMv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #542 = ROTMv4i32
  { 543,	3,	1,	14,	"ROTQBIIr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo100 },  // Inst #543 = ROTQBIIr128
  { 544,	3,	1,	14,	"ROTQBIIr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #544 = ROTQBIIr64
  { 545,	3,	1,	14,	"ROTQBIIv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #545 = ROTQBIIv16i8
  { 546,	3,	1,	14,	"ROTQBIIv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #546 = ROTQBIIv2i64
  { 547,	3,	1,	14,	"ROTQBIIv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #547 = ROTQBIIv4i32
  { 548,	3,	1,	14,	"ROTQBIIv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #548 = ROTQBIIv8i16
  { 549,	3,	1,	14,	"ROTQBIr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #549 = ROTQBIr128
  { 550,	3,	1,	14,	"ROTQBIr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo102 },  // Inst #550 = ROTQBIr64
  { 551,	3,	1,	14,	"ROTQBIv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #551 = ROTQBIv16i8
  { 552,	3,	1,	14,	"ROTQBIv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #552 = ROTQBIv2i64
  { 553,	3,	1,	14,	"ROTQBIv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #553 = ROTQBIv4i32
  { 554,	3,	1,	14,	"ROTQBIv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #554 = ROTQBIv8i16
  { 555,	3,	1,	14,	"ROTQBYBIv16i8_r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #555 = ROTQBYBIv16i8_r32
  { 556,	3,	1,	14,	"ROTQBYBIv2i64_r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #556 = ROTQBYBIv2i64_r32
  { 557,	3,	1,	14,	"ROTQBYBIv4i32_r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #557 = ROTQBYBIv4i32_r32
  { 558,	3,	1,	14,	"ROTQBYBIv8i16_r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #558 = ROTQBYBIv8i16_r32
  { 559,	3,	1,	14,	"ROTQBYIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #559 = ROTQBYIv16i8
  { 560,	3,	1,	14,	"ROTQBYIv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #560 = ROTQBYIv2i64
  { 561,	3,	1,	14,	"ROTQBYIv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #561 = ROTQBYIv4f32
  { 562,	3,	1,	14,	"ROTQBYIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #562 = ROTQBYIv4i32
  { 563,	3,	1,	14,	"ROTQBYIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #563 = ROTQBYIv8i16
  { 564,	3,	1,	14,	"ROTQBYIvfi64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #564 = ROTQBYIvfi64
  { 565,	3,	1,	14,	"ROTQBYv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #565 = ROTQBYv16i8
  { 566,	3,	1,	14,	"ROTQBYv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #566 = ROTQBYv2f64
  { 567,	3,	1,	14,	"ROTQBYv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #567 = ROTQBYv2i64
  { 568,	3,	1,	14,	"ROTQBYv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #568 = ROTQBYv4f32
  { 569,	3,	1,	14,	"ROTQBYv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #569 = ROTQBYv4i32
  { 570,	3,	1,	14,	"ROTQBYv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #570 = ROTQBYv8i16
  { 571,	3,	1,	14,	"ROTQMBIIr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo100 },  // Inst #571 = ROTQMBIIr128
  { 572,	3,	1,	14,	"ROTQMBIIr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #572 = ROTQMBIIr64
  { 573,	3,	1,	14,	"ROTQMBIIv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #573 = ROTQMBIIv16i8
  { 574,	3,	1,	14,	"ROTQMBIIv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #574 = ROTQMBIIv2i64
  { 575,	3,	1,	14,	"ROTQMBIIv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #575 = ROTQMBIIv4i32
  { 576,	3,	1,	14,	"ROTQMBIIv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #576 = ROTQMBIIv8i16
  { 577,	3,	1,	14,	"ROTQMBIr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #577 = ROTQMBIr128
  { 578,	3,	1,	14,	"ROTQMBIr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo102 },  // Inst #578 = ROTQMBIr64
  { 579,	3,	1,	14,	"ROTQMBIv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #579 = ROTQMBIv16i8
  { 580,	3,	1,	14,	"ROTQMBIv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #580 = ROTQMBIv2i64
  { 581,	3,	1,	14,	"ROTQMBIv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #581 = ROTQMBIv4i32
  { 582,	3,	1,	14,	"ROTQMBIv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #582 = ROTQMBIv8i16
  { 583,	3,	1,	14,	"ROTQMBYBIv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #583 = ROTQMBYBIv16i8
  { 584,	3,	1,	14,	"ROTQMBYBIv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #584 = ROTQMBYBIv2i64
  { 585,	3,	1,	14,	"ROTQMBYBIv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #585 = ROTQMBYBIv4i32
  { 586,	3,	1,	14,	"ROTQMBYBIv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #586 = ROTQMBYBIv8i16
  { 587,	3,	1,	14,	"ROTQMBYIr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo100 },  // Inst #587 = ROTQMBYIr128
  { 588,	3,	1,	14,	"ROTQMBYIr128_zext_r16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo103 },  // Inst #588 = ROTQMBYIr128_zext_r16
  { 589,	3,	1,	14,	"ROTQMBYIr128_zext_r32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #589 = ROTQMBYIr128_zext_r32
  { 590,	3,	1,	14,	"ROTQMBYIr128_zext_r64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo105 },  // Inst #590 = ROTQMBYIr128_zext_r64
  { 591,	3,	1,	14,	"ROTQMBYIr128_zext_r8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #591 = ROTQMBYIr128_zext_r8
  { 592,	3,	1,	14,	"ROTQMBYIr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #592 = ROTQMBYIr64
  { 593,	3,	1,	14,	"ROTQMBYIv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #593 = ROTQMBYIv16i8
  { 594,	3,	1,	14,	"ROTQMBYIv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #594 = ROTQMBYIv2i64
  { 595,	3,	1,	14,	"ROTQMBYIv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #595 = ROTQMBYIv4i32
  { 596,	3,	1,	14,	"ROTQMBYIv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #596 = ROTQMBYIv8i16
  { 597,	3,	1,	14,	"ROTQMBYr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #597 = ROTQMBYr128
  { 598,	3,	1,	14,	"ROTQMBYr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo102 },  // Inst #598 = ROTQMBYr64
  { 599,	3,	1,	14,	"ROTQMBYv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #599 = ROTQMBYv16i8
  { 600,	3,	1,	14,	"ROTQMBYv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #600 = ROTQMBYv2i64
  { 601,	3,	1,	14,	"ROTQMBYv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #601 = ROTQMBYv4i32
  { 602,	3,	1,	14,	"ROTQMBYv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #602 = ROTQMBYv8i16
  { 603,	3,	1,	14,	"ROTr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #603 = ROTr32
  { 604,	3,	1,	14,	"ROTr32_r16_anyext", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #604 = ROTr32_r16_anyext
  { 605,	3,	1,	14,	"ROTr32_r8_anyext", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #605 = ROTr32_r8_anyext
  { 606,	3,	1,	14,	"ROTv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #606 = ROTv4i32
  { 607,	4,	1,	10,	"SELBf32_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #607 = SELBf32_cond
  { 608,	4,	1,	10,	"SELBf64_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #608 = SELBf64_cond
  { 609,	4,	1,	10,	"SELBr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo111 },  // Inst #609 = SELBr128
  { 610,	4,	1,	10,	"SELBr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo112 },  // Inst #610 = SELBr16
  { 611,	4,	1,	10,	"SELBr16_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo112 },  // Inst #611 = SELBr16_cond
  { 612,	4,	1,	10,	"SELBr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo81 },  // Inst #612 = SELBr32
  { 613,	4,	1,	10,	"SELBr32_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo81 },  // Inst #613 = SELBr32_cond
  { 614,	4,	1,	10,	"SELBr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo113 },  // Inst #614 = SELBr64
  { 615,	4,	1,	10,	"SELBr64_cond", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo114 },  // Inst #615 = SELBr64_cond
  { 616,	4,	1,	10,	"SELBr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo115 },  // Inst #616 = SELBr8
  { 617,	4,	1,	10,	"SELBr8_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo115 },  // Inst #617 = SELBr8_cond
  { 618,	4,	1,	10,	"SELBv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #618 = SELBv16i8
  { 619,	4,	1,	10,	"SELBv16i8_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #619 = SELBv16i8_cond
  { 620,	4,	1,	10,	"SELBv16i8_vcond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #620 = SELBv16i8_vcond
  { 621,	4,	1,	10,	"SELBv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #621 = SELBv2i64
  { 622,	4,	1,	10,	"SELBv2i64_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #622 = SELBv2i64_cond
  { 623,	4,	1,	10,	"SELBv2i64_vcond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #623 = SELBv2i64_vcond
  { 624,	4,	1,	10,	"SELBv4f32_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #624 = SELBv4f32_cond
  { 625,	4,	1,	10,	"SELBv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #625 = SELBv4i32
  { 626,	4,	1,	10,	"SELBv4i32_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #626 = SELBv4i32_cond
  { 627,	4,	1,	10,	"SELBv4i32_vcond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #627 = SELBv4i32_vcond
  { 628,	4,	1,	10,	"SELBv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #628 = SELBv8i16
  { 629,	4,	1,	10,	"SELBv8i16_cond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #629 = SELBv8i16_cond
  { 630,	4,	1,	10,	"SELBv8i16_vcond", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #630 = SELBv8i16_vcond
  { 631,	3,	1,	10,	"SFHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #631 = SFHIr16
  { 632,	3,	1,	10,	"SFHIvec", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #632 = SFHIvec
  { 633,	3,	1,	10,	"SFHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #633 = SFHr16
  { 634,	3,	1,	10,	"SFHvec", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #634 = SFHvec
  { 635,	3,	1,	10,	"SFIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #635 = SFIr32
  { 636,	3,	1,	10,	"SFIvec", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #636 = SFIvec
  { 637,	4,	1,	10,	"SFXr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #637 = SFXr32
  { 638,	4,	1,	10,	"SFXr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #638 = SFXr64
  { 639,	4,	1,	10,	"SFXv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #639 = SFXv2i64
  { 640,	4,	1,	10,	"SFXv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #640 = SFXv4i32
  { 641,	3,	1,	10,	"SFr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #641 = SFr32
  { 642,	3,	1,	10,	"SFvec", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #642 = SFvec
  { 643,	3,	1,	14,	"SHLHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #643 = SHLHIr16
  { 644,	3,	1,	14,	"SHLHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #644 = SHLHIv8i16
  { 645,	3,	1,	14,	"SHLHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #645 = SHLHr16
  { 646,	3,	1,	14,	"SHLHr16_r32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo97 },  // Inst #646 = SHLHr16_r32
  { 647,	3,	1,	14,	"SHLHv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo117 },  // Inst #647 = SHLHv8i16
  { 648,	3,	1,	14,	"SHLIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #648 = SHLIr32
  { 649,	3,	1,	14,	"SHLIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #649 = SHLIv4i32
  { 650,	3,	1,	14,	"SHLQBIIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #650 = SHLQBIIv16i8
  { 651,	3,	1,	14,	"SHLQBIIv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #651 = SHLQBIIv2f64
  { 652,	3,	1,	14,	"SHLQBIIv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #652 = SHLQBIIv2i64
  { 653,	3,	1,	14,	"SHLQBIIv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #653 = SHLQBIIv4f32
  { 654,	3,	1,	14,	"SHLQBIIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #654 = SHLQBIIv4i32
  { 655,	3,	1,	14,	"SHLQBIIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #655 = SHLQBIIv8i16
  { 656,	3,	1,	14,	"SHLQBIr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #656 = SHLQBIr128
  { 657,	3,	1,	14,	"SHLQBIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #657 = SHLQBIv16i8
  { 658,	3,	1,	14,	"SHLQBIv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #658 = SHLQBIv2f64
  { 659,	3,	1,	14,	"SHLQBIv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #659 = SHLQBIv2i64
  { 660,	3,	1,	14,	"SHLQBIv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #660 = SHLQBIv4f32
  { 661,	3,	1,	14,	"SHLQBIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #661 = SHLQBIv4i32
  { 662,	3,	1,	14,	"SHLQBIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #662 = SHLQBIv8i16
  { 663,	3,	1,	14,	"SHLQBYBIr128", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #663 = SHLQBYBIr128
  { 664,	3,	1,	14,	"SHLQBYBIv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #664 = SHLQBYBIv16i8
  { 665,	3,	1,	14,	"SHLQBYBIv2f64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #665 = SHLQBYBIv2f64
  { 666,	3,	1,	14,	"SHLQBYBIv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #666 = SHLQBYBIv2i64
  { 667,	3,	1,	14,	"SHLQBYBIv4f32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #667 = SHLQBYBIv4f32
  { 668,	3,	1,	14,	"SHLQBYBIv4i32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #668 = SHLQBYBIv4i32
  { 669,	3,	1,	14,	"SHLQBYBIv8i16", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #669 = SHLQBYBIv8i16
  { 670,	3,	1,	14,	"SHLQBYIr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo100 },  // Inst #670 = SHLQBYIr128
  { 671,	3,	1,	14,	"SHLQBYIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #671 = SHLQBYIv16i8
  { 672,	3,	1,	14,	"SHLQBYIv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #672 = SHLQBYIv2f64
  { 673,	3,	1,	14,	"SHLQBYIv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #673 = SHLQBYIv2i64
  { 674,	3,	1,	14,	"SHLQBYIv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #674 = SHLQBYIv4f32
  { 675,	3,	1,	14,	"SHLQBYIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #675 = SHLQBYIv4i32
  { 676,	3,	1,	14,	"SHLQBYIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #676 = SHLQBYIv8i16
  { 677,	3,	1,	14,	"SHLQBYr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #677 = SHLQBYr128
  { 678,	3,	1,	14,	"SHLQBYv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #678 = SHLQBYv16i8
  { 679,	3,	1,	14,	"SHLQBYv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #679 = SHLQBYv2f64
  { 680,	3,	1,	14,	"SHLQBYv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #680 = SHLQBYv2i64
  { 681,	3,	1,	14,	"SHLQBYv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #681 = SHLQBYv4f32
  { 682,	3,	1,	14,	"SHLQBYv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #682 = SHLQBYv4i32
  { 683,	3,	1,	14,	"SHLQBYv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #683 = SHLQBYv8i16
  { 684,	3,	1,	14,	"SHLr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #684 = SHLr32
  { 685,	3,	1,	14,	"SHLv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo117 },  // Inst #685 = SHLv4i32
  { 686,	4,	1,	10,	"SHUFBgprc", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo118 },  // Inst #686 = SHUFBgprc
  { 687,	4,	1,	10,	"SHUFBv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #687 = SHUFBv16i8
  { 688,	4,	1,	10,	"SHUFBv16i8_m32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #688 = SHUFBv16i8_m32
  { 689,	4,	1,	10,	"SHUFBv2f64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #689 = SHUFBv2f64
  { 690,	4,	1,	10,	"SHUFBv2f64_m32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #690 = SHUFBv2f64_m32
  { 691,	4,	1,	10,	"SHUFBv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #691 = SHUFBv2i64
  { 692,	4,	1,	10,	"SHUFBv2i64_m32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #692 = SHUFBv2i64_m32
  { 693,	4,	1,	10,	"SHUFBv4f32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #693 = SHUFBv4f32
  { 694,	4,	1,	10,	"SHUFBv4f32_m32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #694 = SHUFBv4f32_m32
  { 695,	4,	1,	10,	"SHUFBv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #695 = SHUFBv4i32
  { 696,	4,	1,	10,	"SHUFBv4i32_m32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #696 = SHUFBv4i32_m32
  { 697,	4,	1,	10,	"SHUFBv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #697 = SHUFBv8i16
  { 698,	4,	1,	10,	"SHUFBv8i16_m32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #698 = SHUFBv8i16_m32
  { 699,	3,	0,	12,	"STQAf32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo61 },  // Inst #699 = STQAf32
  { 700,	3,	0,	12,	"STQAf64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo62 },  // Inst #700 = STQAf64
  { 701,	3,	0,	12,	"STQAr128", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #701 = STQAr128
  { 702,	3,	0,	12,	"STQAr16", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #702 = STQAr16
  { 703,	3,	0,	12,	"STQAr32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #703 = STQAr32
  { 704,	3,	0,	12,	"STQAr64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo66 },  // Inst #704 = STQAr64
  { 705,	3,	0,	12,	"STQAr8", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo67 },  // Inst #705 = STQAr8
  { 706,	3,	0,	12,	"STQAv16i8", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #706 = STQAv16i8
  { 707,	3,	0,	12,	"STQAv2f64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #707 = STQAv2f64
  { 708,	3,	0,	12,	"STQAv2i64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #708 = STQAv2i64
  { 709,	3,	0,	12,	"STQAv4f32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #709 = STQAv4f32
  { 710,	3,	0,	12,	"STQAv4i32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #710 = STQAv4i32
  { 711,	3,	0,	12,	"STQAv8i16", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #711 = STQAv8i16
  { 712,	3,	0,	12,	"STQDf32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo61 },  // Inst #712 = STQDf32
  { 713,	3,	0,	12,	"STQDf64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo62 },  // Inst #713 = STQDf64
  { 714,	3,	0,	12,	"STQDr128", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #714 = STQDr128
  { 715,	3,	0,	12,	"STQDr16", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #715 = STQDr16
  { 716,	3,	0,	12,	"STQDr32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #716 = STQDr32
  { 717,	3,	0,	12,	"STQDr64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo66 },  // Inst #717 = STQDr64
  { 718,	3,	0,	12,	"STQDr8", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo67 },  // Inst #718 = STQDr8
  { 719,	3,	0,	12,	"STQDv16i8", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #719 = STQDv16i8
  { 720,	3,	0,	12,	"STQDv2f64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #720 = STQDv2f64
  { 721,	3,	0,	12,	"STQDv2i64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #721 = STQDv2i64
  { 722,	3,	0,	12,	"STQDv4f32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #722 = STQDv4f32
  { 723,	3,	0,	12,	"STQDv4i32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #723 = STQDv4i32
  { 724,	3,	0,	12,	"STQDv8i16", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #724 = STQDv8i16
  { 725,	3,	0,	12,	"STQXf32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo68 },  // Inst #725 = STQXf32
  { 726,	3,	0,	12,	"STQXf64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo69 },  // Inst #726 = STQXf64
  { 727,	3,	0,	12,	"STQXr128", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo70 },  // Inst #727 = STQXr128
  { 728,	3,	0,	12,	"STQXr16", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo71 },  // Inst #728 = STQXr16
  { 729,	3,	0,	12,	"STQXr32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo72 },  // Inst #729 = STQXr32
  { 730,	3,	0,	12,	"STQXr64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo73 },  // Inst #730 = STQXr64
  { 731,	3,	0,	12,	"STQXr8", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo74 },  // Inst #731 = STQXr8
  { 732,	3,	0,	12,	"STQXv16i8", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #732 = STQXv16i8
  { 733,	3,	0,	12,	"STQXv2f64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #733 = STQXv2f64
  { 734,	3,	0,	12,	"STQXv2i64", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #734 = STQXv2i64
  { 735,	3,	0,	12,	"STQXv4f32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #735 = STQXv4f32
  { 736,	3,	0,	12,	"STQXv4i32", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #736 = STQXv4i32
  { 737,	3,	0,	12,	"STQXv8i16", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #737 = STQXv8i16
  { 738,	3,	1,	2,	"SUMB", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #738 = SUMB
  { 739,	3,	1,	10,	"XORBIr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #739 = XORBIr8
  { 740,	3,	1,	10,	"XORBIv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #740 = XORBIv16i8
  { 741,	3,	1,	10,	"XORHIr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #741 = XORHIr16
  { 742,	3,	1,	10,	"XORHIv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #742 = XORHIv8i16
  { 743,	3,	1,	10,	"XORIr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #743 = XORIr32
  { 744,	3,	1,	10,	"XORIv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #744 = XORIv4i32
  { 745,	3,	1,	10,	"XORfneg32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #745 = XORfneg32
  { 746,	3,	1,	10,	"XORfneg64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #746 = XORfneg64
  { 747,	3,	1,	10,	"XORfnegvec", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #747 = XORfnegvec
  { 748,	3,	1,	10,	"XORr128", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #748 = XORr128
  { 749,	3,	1,	10,	"XORr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #749 = XORr16
  { 750,	3,	1,	10,	"XORr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #750 = XORr32
  { 751,	3,	1,	10,	"XORr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #751 = XORr64
  { 752,	3,	1,	10,	"XORr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #752 = XORr8
  { 753,	3,	1,	10,	"XORv16i8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #753 = XORv16i8
  { 754,	3,	1,	10,	"XORv2i64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #754 = XORv2i64
  { 755,	3,	1,	10,	"XORv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #755 = XORv4i32
  { 756,	3,	1,	10,	"XORv8i16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #756 = XORv8i16
  { 757,	2,	1,	10,	"XSBHr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo77 },  // Inst #757 = XSBHr16
  { 758,	2,	1,	10,	"XSBHr32", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #758 = XSBHr32
  { 759,	2,	1,	10,	"XSBHr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #759 = XSBHr64
  { 760,	2,	1,	10,	"XSBHr8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo119 },  // Inst #760 = XSBHr8
  { 761,	2,	1,	10,	"XSBHv16i8", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #761 = XSBHv16i8
  { 762,	2,	1,	10,	"XSHWr16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo120 },  // Inst #762 = XSHWr16
  { 763,	2,	1,	10,	"XSHWr32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #763 = XSHWr32
  { 764,	2,	1,	10,	"XSHWr64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #764 = XSHWr64
  { 765,	2,	1,	10,	"XSHWv4i32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #765 = XSHWv4i32
  { 766,	2,	1,	10,	"XSWDr64", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo91 },  // Inst #766 = XSWDr64
  { 767,	2,	1,	10,	"XSWDr64_inreg", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #767 = XSWDr64_inreg
  { 768,	2,	1,	10,	"XSWDv2i64", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #768 = XSWDv2i64
};
} // End llvm namespace 
