
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,4,rT,rD,0}                         Premise(F2)
	S3= GPR[rT]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={17,4,rT,rD,0}                                IMem-Read(S9,S7,S2)
	S11= IMem.Out=>IR.In                                        Premise(F6)
	S12= IR.In={17,4,rT,rD,0}                                   Path(S10,S11)
	S13= CtrlPC=0                                               Premise(F7)
	S14= CtrlPCInc=1                                            Premise(F8)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= PC[CIA]=addr                                           PC-Inc(S1,S13,S14)
	S17= CtrlIMem=0                                             Premise(F9)
	S18= IMem[{pid,addr}]={17,4,rT,rD,0}                        IMem-Hold(S2,S17)
	S19= CtrlASIDIn=0                                           Premise(F10)
	S20= CtrlCP0=0                                              Premise(F11)
	S21= CP0[ASID]=pid                                          CP0-Hold(S0,S20)
	S22= CtrlEPCIn=0                                            Premise(F12)
	S23= CtrlExCodeIn=0                                         Premise(F13)
	S24= CtrlIR=1                                               Premise(F14)
	S25= [IR]={17,4,rT,rD,0}                                    IR-Write(S12,S24)
	S26= CtrlGPR=0                                              Premise(F15)
	S27= GPR[rT]=a                                              GPR-Hold(S3,S26)
	S28= CtrlA=0                                                Premise(F16)
	S29= CtrlCP1=0                                              Premise(F17)

ID	S30= PC.Out=addr+4                                          PC-Out(S15)
	S31= PC.CIA=addr                                            PC-Out(S16)
	S32= PC.CIA31_28=addr[31:28]                                PC-Out(S16)
	S33= CP0.ASID=pid                                           CP0-Read-ASID(S21)
	S34= IR.Out={17,4,rT,rD,0}                                  IR-Out(S25)
	S35= IR.Out31_26=17                                         IR-Out(S25)
	S36= IR.Out25_21=4                                          IR-Out(S25)
	S37= IR.Out20_16=rT                                         IR-Out(S25)
	S38= IR.Out15_11=rD                                         IR-Out(S25)
	S39= IR.Out10_0=0                                           IR-Out(S25)
	S40= IR.Out31_26=>CU.Op                                     Premise(F18)
	S41= CU.Op=17                                               Path(S35,S40)
	S42= IR.Out25_21=>CU.IRFunc2                                Premise(F19)
	S43= CU.IRFunc2=4                                           Path(S36,S42)
	S44= IR.Out20_16=>GPR.RReg1                                 Premise(F20)
	S45= GPR.RReg1=rT                                           Path(S37,S44)
	S46= GPR.Rdata1=a                                           GPR-Read(S45,S27)
	S47= GPR.Rdata1=>A.In                                       Premise(F21)
	S48= A.In=a                                                 Path(S46,S47)
	S49= CtrlPC=0                                               Premise(F22)
	S50= CtrlPCInc=0                                            Premise(F23)
	S51= PC[CIA]=addr                                           PC-Hold(S16,S50)
	S52= PC[Out]=addr+4                                         PC-Hold(S15,S49,S50)
	S53= CtrlIMem=0                                             Premise(F24)
	S54= IMem[{pid,addr}]={17,4,rT,rD,0}                        IMem-Hold(S18,S53)
	S55= CtrlASIDIn=0                                           Premise(F25)
	S56= CtrlCP0=0                                              Premise(F26)
	S57= CP0[ASID]=pid                                          CP0-Hold(S21,S56)
	S58= CtrlEPCIn=0                                            Premise(F27)
	S59= CtrlExCodeIn=0                                         Premise(F28)
	S60= CtrlIR=0                                               Premise(F29)
	S61= [IR]={17,4,rT,rD,0}                                    IR-Hold(S25,S60)
	S62= CtrlGPR=0                                              Premise(F30)
	S63= GPR[rT]=a                                              GPR-Hold(S27,S62)
	S64= CtrlA=1                                                Premise(F31)
	S65= [A]=a                                                  A-Write(S48,S64)
	S66= CtrlCP1=0                                              Premise(F32)

EX	S67= PC.CIA=addr                                            PC-Out(S51)
	S68= PC.CIA31_28=addr[31:28]                                PC-Out(S51)
	S69= PC.Out=addr+4                                          PC-Out(S52)
	S70= CP0.ASID=pid                                           CP0-Read-ASID(S57)
	S71= IR.Out={17,4,rT,rD,0}                                  IR-Out(S61)
	S72= IR.Out31_26=17                                         IR-Out(S61)
	S73= IR.Out25_21=4                                          IR-Out(S61)
	S74= IR.Out20_16=rT                                         IR-Out(S61)
	S75= IR.Out15_11=rD                                         IR-Out(S61)
	S76= IR.Out10_0=0                                           IR-Out(S61)
	S77= A.Out=a                                                A-Out(S65)
	S78= A.Out1_0={a}[1:0]                                      A-Out(S65)
	S79= A.Out4_0={a}[4:0]                                      A-Out(S65)
	S80= IR.Out15_11=>CP1.WReg                                  Premise(F33)
	S81= CP1.WReg=rD                                            Path(S75,S80)
	S82= A.Out=>CP1.Wdata                                       Premise(F34)
	S83= CP1.Wdata=a                                            Path(S77,S82)
	S84= CtrlPC=0                                               Premise(F35)
	S85= CtrlPCInc=0                                            Premise(F36)
	S86= PC[CIA]=addr                                           PC-Hold(S51,S85)
	S87= PC[Out]=addr+4                                         PC-Hold(S52,S84,S85)
	S88= CtrlIMem=0                                             Premise(F37)
	S89= IMem[{pid,addr}]={17,4,rT,rD,0}                        IMem-Hold(S54,S88)
	S90= CtrlASIDIn=0                                           Premise(F38)
	S91= CtrlCP0=0                                              Premise(F39)
	S92= CP0[ASID]=pid                                          CP0-Hold(S57,S91)
	S93= CtrlEPCIn=0                                            Premise(F40)
	S94= CtrlExCodeIn=0                                         Premise(F41)
	S95= CtrlIR=0                                               Premise(F42)
	S96= [IR]={17,4,rT,rD,0}                                    IR-Hold(S61,S95)
	S97= CtrlGPR=0                                              Premise(F43)
	S98= GPR[rT]=a                                              GPR-Hold(S63,S97)
	S99= CtrlA=0                                                Premise(F44)
	S100= [A]=a                                                 A-Hold(S65,S99)
	S101= CtrlCP1=1                                             Premise(F45)
	S102= CP1[rD]=a                                             CP1-Write(S81,S83,S101)

MEM	S103= PC.CIA=addr                                           PC-Out(S86)
	S104= PC.CIA31_28=addr[31:28]                               PC-Out(S86)
	S105= PC.Out=addr+4                                         PC-Out(S87)
	S106= CP0.ASID=pid                                          CP0-Read-ASID(S92)
	S107= IR.Out={17,4,rT,rD,0}                                 IR-Out(S96)
	S108= IR.Out31_26=17                                        IR-Out(S96)
	S109= IR.Out25_21=4                                         IR-Out(S96)
	S110= IR.Out20_16=rT                                        IR-Out(S96)
	S111= IR.Out15_11=rD                                        IR-Out(S96)
	S112= IR.Out10_0=0                                          IR-Out(S96)
	S113= A.Out=a                                               A-Out(S100)
	S114= A.Out1_0={a}[1:0]                                     A-Out(S100)
	S115= A.Out4_0={a}[4:0]                                     A-Out(S100)
	S116= CtrlPC=0                                              Premise(F46)
	S117= CtrlPCInc=0                                           Premise(F47)
	S118= PC[CIA]=addr                                          PC-Hold(S86,S117)
	S119= PC[Out]=addr+4                                        PC-Hold(S87,S116,S117)
	S120= CtrlIMem=0                                            Premise(F48)
	S121= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S89,S120)
	S122= CtrlASIDIn=0                                          Premise(F49)
	S123= CtrlCP0=0                                             Premise(F50)
	S124= CP0[ASID]=pid                                         CP0-Hold(S92,S123)
	S125= CtrlEPCIn=0                                           Premise(F51)
	S126= CtrlExCodeIn=0                                        Premise(F52)
	S127= CtrlIR=0                                              Premise(F53)
	S128= [IR]={17,4,rT,rD,0}                                   IR-Hold(S96,S127)
	S129= CtrlGPR=0                                             Premise(F54)
	S130= GPR[rT]=a                                             GPR-Hold(S98,S129)
	S131= CtrlA=0                                               Premise(F55)
	S132= [A]=a                                                 A-Hold(S100,S131)
	S133= CtrlCP1=0                                             Premise(F56)
	S134= CP1[rD]=a                                             CP1-Hold(S102,S133)

WB	S135= PC.CIA=addr                                           PC-Out(S118)
	S136= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S137= PC.Out=addr+4                                         PC-Out(S119)
	S138= CP0.ASID=pid                                          CP0-Read-ASID(S124)
	S139= IR.Out={17,4,rT,rD,0}                                 IR-Out(S128)
	S140= IR.Out31_26=17                                        IR-Out(S128)
	S141= IR.Out25_21=4                                         IR-Out(S128)
	S142= IR.Out20_16=rT                                        IR-Out(S128)
	S143= IR.Out15_11=rD                                        IR-Out(S128)
	S144= IR.Out10_0=0                                          IR-Out(S128)
	S145= A.Out=a                                               A-Out(S132)
	S146= A.Out1_0={a}[1:0]                                     A-Out(S132)
	S147= A.Out4_0={a}[4:0]                                     A-Out(S132)
	S148= CtrlPC=0                                              Premise(F57)
	S149= CtrlPCInc=0                                           Premise(F58)
	S150= PC[CIA]=addr                                          PC-Hold(S118,S149)
	S151= PC[Out]=addr+4                                        PC-Hold(S119,S148,S149)
	S152= CtrlIMem=0                                            Premise(F59)
	S153= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S121,S152)
	S154= CtrlASIDIn=0                                          Premise(F60)
	S155= CtrlCP0=0                                             Premise(F61)
	S156= CP0[ASID]=pid                                         CP0-Hold(S124,S155)
	S157= CtrlEPCIn=0                                           Premise(F62)
	S158= CtrlExCodeIn=0                                        Premise(F63)
	S159= CtrlIR=0                                              Premise(F64)
	S160= [IR]={17,4,rT,rD,0}                                   IR-Hold(S128,S159)
	S161= CtrlGPR=0                                             Premise(F65)
	S162= GPR[rT]=a                                             GPR-Hold(S130,S161)
	S163= CtrlA=0                                               Premise(F66)
	S164= [A]=a                                                 A-Hold(S132,S163)
	S165= CtrlCP1=0                                             Premise(F67)
	S166= CP1[rD]=a                                             CP1-Hold(S134,S165)

POST	S150= PC[CIA]=addr                                          PC-Hold(S118,S149)
	S151= PC[Out]=addr+4                                        PC-Hold(S119,S148,S149)
	S153= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S121,S152)
	S156= CP0[ASID]=pid                                         CP0-Hold(S124,S155)
	S160= [IR]={17,4,rT,rD,0}                                   IR-Hold(S128,S159)
	S162= GPR[rT]=a                                             GPR-Hold(S130,S161)
	S164= [A]=a                                                 A-Hold(S132,S163)
	S166= CP1[rD]=a                                             CP1-Hold(S134,S165)

