// Seed: 3109079107
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3
    , id_9,
    input wire id_4,
    input supply0 id_5,
    output uwire id_6,
    output uwire id_7
);
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output supply0 id_2,
    input wand id_3,
    output tri0 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input wire id_12,
    output wire id_13,
    input tri id_14,
    input supply1 id_15,
    input wand id_16,
    input wor id_17,
    input wire id_18,
    output logic id_19,
    input supply0 id_20,
    output uwire id_21,
    input wor id_22,
    output wire id_23,
    input wor id_24
);
  initial begin : LABEL_0
    id_19 <= -1'd0;
  end
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_9,
      id_22,
      id_18,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = -1;
endmodule
