// Seed: 18669427
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    input wor id_5,
    inout supply1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri id_13,
    inout wor id_14,
    output wor id_15,
    input uwire id_16,
    input wire id_17,
    input wor id_18,
    input tri0 id_19,
    output wire id_20,
    output wire id_21
);
  generate
    if (1 != 1) begin : id_23
      wire id_24;
    end else begin : id_25
      wire id_26 = 1, id_27;
    end
  endgenerate
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input logic id_3,
    input wor id_4,
    input supply0 id_5,
    input wire id_6,
    input wor id_7,
    input wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    output wor id_14,
    input supply1 id_15,
    inout supply0 id_16,
    output logic id_17
);
  wire id_19;
  always @(1) begin
    id_17 <= id_3;
  end
  module_0(
      id_4,
      id_10,
      id_1,
      id_5,
      id_0,
      id_6,
      id_16,
      id_11,
      id_2,
      id_2,
      id_8,
      id_15,
      id_13,
      id_6,
      id_16,
      id_9,
      id_16,
      id_7,
      id_11,
      id_8,
      id_14,
      id_16
  );
endmodule
