vhdl xil_defaultlib  \
"../../../bd/system/ip/system_rst_processing_system7_0_50M_0/sim/system_rst_processing_system7_0_50M_0.vhd" \
"../../../bd/system/ip/system_v_tc_0_0/sim/system_v_tc_0_0.vhd" \
"../../../bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/d277/IPSRC/TMDSEncoder.vhd" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/d277/IPSRC/SerializerN_1.vhd" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/d277/IPSRC/DVITransmitter.vhd" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/d277/IPSRC/hdmi_tx.vhd" \
"../../../bd/system/ip/system_HDMI_FPGA_ML_0_0/sim/system_HDMI_FPGA_ML_0_0.vhd" \

nosort
