{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666620493293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666620493294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 11:08:13 2022 " "Processing started: Mon Oct 24 11:08:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666620493294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620493294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620493294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666620493949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666620493949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_JK.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_JK.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_JK " "Found entity 1: FF_JK" {  } { { "FF_JK.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/FF_JK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_basico_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_basico_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_basico_2x1 " "Found entity 1: MUX_basico_2x1" {  } { { "MUX_basico_2x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_basico_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorBin2DecD7S.v 1 1 " "Found 1 design units, including 1 entities, in source file DecodificadorBin2DecD7S.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBin2DecD7S " "Found entity 1: DecodificadorBin2DecD7S" {  } { { "DecodificadorBin2DecD7S.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/DecodificadorBin2DecD7S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_basico_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_basico_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_basico_4x1 " "Found entity 1: MUX_basico_4x1" {  } { { "MUX_basico_4x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_basico_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_quadruplo_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_quadruplo_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_quadruplo_4x1 " "Found entity 1: MUX_quadruplo_4x1" {  } { { "MUX_quadruplo_4x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_quadruplo_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_7b_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_7b_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_7b_4x1 " "Found entity 1: MUX_7b_4x1" {  } { { "MUX_7b_4x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_7b_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_duplo_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_duplo_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_duplo_2x1 " "Found entity 1: MUX_duplo_2x1" {  } { { "MUX_duplo_2x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_duplo_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_quadruplo_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_quadruplo_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_quadruplo_2x1 " "Found entity 1: MUX_quadruplo_2x1" {  } { { "MUX_quadruplo_2x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_quadruplo_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorCompleto.v 1 1 " "Found 1 design units, including 1 entities, in source file SomadorCompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorCompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Somador4b.v 1 1 " "Found 1 design units, including 1 entities, in source file Somador4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador4b " "Found entity 1: Somador4b" {  } { { "Somador4b.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Somador4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorVagas.v 1 1 " "Found 1 design units, including 1 entities, in source file SomadorVagas.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorVagas " "Found entity 1: SomadorVagas" {  } { { "SomadorVagas.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia " "Found entity 1: DivisorFrequencia" {  } { { "DivisorFrequencia.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/DivisorFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file Sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inversor8b.v 1 1 " "Found 1 design units, including 1 entities, in source file Inversor8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inversor8b " "Found entity 1: Inversor8b" {  } { { "Inversor8b.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Inversor8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620498973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620498973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sistema " "Elaborating entity \"Sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666620499193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inversor8b Inversor8b:InversorVagas " "Elaborating entity \"Inversor8b\" for hierarchy \"Inversor8b:InversorVagas\"" {  } { { "Sistema.v" "InversorVagas" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrequencia DivisorFrequencia:DivisorFreq " "Elaborating entity \"DivisorFrequencia\" for hierarchy \"DivisorFrequencia:DivisorFreq\"" {  } { { "Sistema.v" "DivisorFreq" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_JK DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1 " "Elaborating entity \"FF_JK\" for hierarchy \"DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\"" {  } { { "DivisorFrequencia.v" "FF_JK1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/DivisorFrequencia.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorVagas SomadorVagas:SomadorVagasOcupadas " "Elaborating entity \"SomadorVagas\" for hierarchy \"SomadorVagas:SomadorVagasOcupadas\"" {  } { { "Sistema.v" "SomadorVagasOcupadas" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador4b SomadorVagas:SomadorVagasOcupadas\|Somador4b:somador1 " "Elaborating entity \"Somador4b\" for hierarchy \"SomadorVagas:SomadorVagasOcupadas\|Somador4b:somador1\"" {  } { { "SomadorVagas.v" "somador1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SomadorVagas:SomadorVagasOcupadas\|Somador4b:somador1\|SomadorCompleto:s1b1 " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SomadorVagas:SomadorVagasOcupadas\|Somador4b:somador1\|SomadorCompleto:s1b1\"" {  } { { "Somador4b.v" "s1b1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Somador4b.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBin2DecD7S DecodificadorBin2DecD7S:DecodificadorVagasOcupadas " "Elaborating entity \"DecodificadorBin2DecD7S\" for hierarchy \"DecodificadorBin2DecD7S:DecodificadorVagasOcupadas\"" {  } { { "Sistema.v" "DecodificadorVagasOcupadas" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_quadruplo_4x1 MUX_quadruplo_4x1:MuxDigitoD7S " "Elaborating entity \"MUX_quadruplo_4x1\" for hierarchy \"MUX_quadruplo_4x1:MuxDigitoD7S\"" {  } { { "Sistema.v" "MuxDigitoD7S" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_basico_4x1 MUX_quadruplo_4x1:MuxDigitoD7S\|MUX_basico_4x1:MUX_basico_4x1_0 " "Elaborating entity \"MUX_basico_4x1\" for hierarchy \"MUX_quadruplo_4x1:MuxDigitoD7S\|MUX_basico_4x1:MUX_basico_4x1_0\"" {  } { { "MUX_quadruplo_4x1.v" "MUX_basico_4x1_0" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_quadruplo_4x1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_basico_2x1 MUX_quadruplo_4x1:MuxDigitoD7S\|MUX_basico_4x1:MUX_basico_4x1_0\|MUX_basico_2x1:MUX_basico1 " "Elaborating entity \"MUX_basico_2x1\" for hierarchy \"MUX_quadruplo_4x1:MuxDigitoD7S\|MUX_basico_4x1:MUX_basico_4x1_0\|MUX_basico_2x1:MUX_basico1\"" {  } { { "MUX_basico_4x1.v" "MUX_basico1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_basico_4x1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_7b_4x1 MUX_7b_4x1:MuxNumeroDecodificadoD7S " "Elaborating entity \"MUX_7b_4x1\" for hierarchy \"MUX_7b_4x1:MuxNumeroDecodificadoD7S\"" {  } { { "Sistema.v" "MuxNumeroDecodificadoD7S" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_duplo_2x1 MUX_duplo_2x1:MuxColunaMatrizLEDS " "Elaborating entity \"MUX_duplo_2x1\" for hierarchy \"MUX_duplo_2x1:MuxColunaMatrizLEDS\"" {  } { { "Sistema.v" "MuxColunaMatrizLEDS" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_quadruplo_2x1 MUX_quadruplo_2x1:MuxLinhaMatrizLEDS " "Elaborating entity \"MUX_quadruplo_2x1\" for hierarchy \"MUX_quadruplo_2x1:MuxLinhaMatrizLEDS\"" {  } { { "Sistema.v" "MuxLinhaMatrizLEDS" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620499483 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador7 1 4 " "Port \"A\" on the entity instantiation of \"somador7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador7" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620500015 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador6 1 4 " "Port \"A\" on the entity instantiation of \"somador6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador6" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620500016 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador5 1 4 " "Port \"A\" on the entity instantiation of \"somador5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador5" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620500016 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador4 1 4 " "Port \"A\" on the entity instantiation of \"somador4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador4" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620500016 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador3 1 4 " "Port \"A\" on the entity instantiation of \"somador3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador3" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620500016 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador2 1 4 " "Port \"A\" on the entity instantiation of \"somador2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador2" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620500016 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador1 1 4 " "Port \"A\" on the entity instantiation of \"somador1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620500016 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B somador1 1 4 " "Port \"B\" on the entity instantiation of \"somador1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620500016 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin somador1 32 1 " "Port \"Cin\" on the entity instantiation of \"somador1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "SomadorVagas.v" "somador1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1666620500016 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "26 " "26 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666620501683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pontoD7S VCC " "Pin \"pontoD7S\" is stuck at VCC" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666620502253 "|Sistema|pontoD7S"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhaMatrizLEDSOff\[0\] VCC " "Pin \"linhaMatrizLEDSOff\[0\]\" is stuck at VCC" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666620502253 "|Sistema|linhaMatrizLEDSOff[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhaMatrizLEDSOff\[1\] VCC " "Pin \"linhaMatrizLEDSOff\[1\]\" is stuck at VCC" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666620502253 "|Sistema|linhaMatrizLEDSOff[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhaMatrizLEDSOff\[2\] VCC " "Pin \"linhaMatrizLEDSOff\[2\]\" is stuck at VCC" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666620502253 "|Sistema|linhaMatrizLEDSOff[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666620502253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666620502673 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666620502673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666620502673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666620502673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666620503833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 11:08:23 2022 " "Processing ended: Mon Oct 24 11:08:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666620503833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666620503833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666620503833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620503833 ""}
