#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 29 20:08:48 2019
# Process ID: 1964
# Current directory: D:/competition
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12452 D:\competition\competition.xpr
# Log file: D:/competition/vivado.log
# Journal file: D:/competition\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/competition/competition.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/anzhuang/VIVADO/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 776.070 ; gain = 148.555
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CE {true}] [get_ips Shift_RAM_3X3_8bit]
generate_target all [get_files  D:/competition/competition.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Shift_RAM_3X3_8bit'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Shift_RAM_3X3_8bit'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Shift_RAM_3X3_8bit'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Shift_RAM_3X3_8bit'...
catch { config_ip_cache -export [get_ips -all Shift_RAM_3X3_8bit] }
export_ip_user_files -of_objects [get_files D:/competition/competition.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit.xci] -no_script -sync -force -quiet
reset_run Shift_RAM_3X3_8bit_synth_1
launch_runs -jobs 4 Shift_RAM_3X3_8bit_synth_1
[Tue Oct 29 20:19:52 2019] Launched Shift_RAM_3X3_8bit_synth_1...
Run output will be captured here: D:/competition/competition.runs/Shift_RAM_3X3_8bit_synth_1/runme.log
export_simulation -of_objects [get_files D:/competition/competition.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit.xci] -directory D:/competition/competition.ip_user_files/sim_scripts -ip_user_files_dir D:/competition/competition.ip_user_files -ipstatic_source_dir D:/competition/competition.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/competition/competition.cache/compile_simlib/modelsim} {questa=D:/competition/competition.cache/compile_simlib/questa} {riviera=D:/competition/competition.cache/compile_simlib/riviera} {activehdl=D:/competition/competition.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Oct 29 20:43:22 2019] Launched synth_1...
Run output will be captured here: D:/competition/competition.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Oct 29 20:48:15 2019] Launched impl_1...
Run output will be captured here: D:/competition/competition.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1700.762 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1700.762 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1810.164 ; gain = 897.008
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property is_loc_fixed true [get_ports [list  {data[4]} {data[3]} {data[2]} {data[1]} {data[0]} clk]]
set_property top picture_show [current_fileset]
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/competition/competition.srcs/sources_1/ip/vga_rom/vga_rom.xci' is already up-to-date
[Tue Oct 29 20:56:21 2019] Launched synth_1...
Run output will be captured here: D:/competition/competition.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/competition/competition.srcs/sources_1/ip/vga_rom/vga_rom.xci' is already up-to-date
[Tue Oct 29 20:59:11 2019] Launched impl_1...
Run output will be captured here: D:/competition/competition.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1942.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1942.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports rst P15
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2227.301 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/competition/competition.srcs/sources_1/ip/vga_rom/vga_rom.xci' is already up-to-date
[Tue Oct 29 21:09:51 2019] Launched impl_1...
Run output will be captured here: D:/competition/competition.runs/impl_1/runme.log
