

================================================================
== Vitis HLS Report for 'two_complement_adder_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Mon Apr  1 07:18:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        two_complement_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       84|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|      129|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_93_p2     |         +|   0|  0|  12|           4|           1|
    |and_ln17_fu_141_p2    |       and|   0|  0|   8|           8|           8|
    |icmp_ln16_fu_87_p2    |      icmp|   0|  0|  12|           4|           5|
    |or_ln17_fu_147_p2     |        or|   0|  0|   8|           8|           8|
    |shl_ln17_1_fu_129_p2  |       shl|   0|  0|  17|           8|           8|
    |shl_ln17_fu_119_p2    |       shl|   0|  0|  17|           1|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_fu_135_p2    |       xor|   0|  0|   8|           8|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  84|          42|          42|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |empty_fu_44              |   9|          2|    8|         16|
    |i_1_fu_40                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |empty_fu_44              |  8|   0|    8|          0|
    |i_1_fu_40                |  4|   0|    4|          0|
    |trunc_ln17_reg_185       |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_16_2|  return value|
|s_load             |   in|    8|     ap_none|                                         s_load|        scalar|
|temp_sum_address0  |  out|    4|   ap_memory|                                       temp_sum|         array|
|temp_sum_ce0       |  out|    1|   ap_memory|                                       temp_sum|         array|
|temp_sum_q0        |   in|    1|   ap_memory|                                       temp_sum|         array|
|p_out              |  out|    8|      ap_vld|                                          p_out|       pointer|
|p_out_ap_vld       |  out|    1|      ap_vld|                                          p_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+

