Warning (10268): Verilog HDL information at timing_generator.sv(123): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/20.1/lab_2_0/lab_2_0/source/timing_generator.sv Line: 123
