###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        52966   # Number of WRITE/WRITEP commands
num_reads_done                 =       853557   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       666357   # Number of read row buffer hits
num_read_cmds                  =       853558   # Number of READ/READP commands
num_writes_done                =        52977   # Number of read requests issued
num_write_row_hits             =        32060   # Number of write row buffer hits
num_act_cmds                   =       209046   # Number of ACT commands
num_pre_cmds                   =       209016   # Number of PRE commands
num_ondemand_pres              =       186951   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9275672   # Cyles of rank active rank.0
rank_active_cycles.1           =      8990868   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       724328   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1009132   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       845014   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16084   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8675   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6554   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2911   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2667   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4055   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2872   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          498   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          334   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16934   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           32   # Write cmd latency (cycles)
write_latency[80-99]           =           59   # Write cmd latency (cycles)
write_latency[100-119]         =          103   # Write cmd latency (cycles)
write_latency[120-139]         =          203   # Write cmd latency (cycles)
write_latency[140-159]         =          271   # Write cmd latency (cycles)
write_latency[160-179]         =          418   # Write cmd latency (cycles)
write_latency[180-199]         =          601   # Write cmd latency (cycles)
write_latency[200-]            =        51257   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       287248   # Read request latency (cycles)
read_latency[40-59]            =        98162   # Read request latency (cycles)
read_latency[60-79]            =       102937   # Read request latency (cycles)
read_latency[80-99]            =        53199   # Read request latency (cycles)
read_latency[100-119]          =        42019   # Read request latency (cycles)
read_latency[120-139]          =        38344   # Read request latency (cycles)
read_latency[140-159]          =        28356   # Read request latency (cycles)
read_latency[160-179]          =        23324   # Read request latency (cycles)
read_latency[180-199]          =        19824   # Read request latency (cycles)
read_latency[200-]             =       160139   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.64406e+08   # Write energy
read_energy                    =  3.44155e+09   # Read energy
act_energy                     =   5.7195e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.47677e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.84383e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78802e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6103e+09   # Active standby energy rank.1
average_read_latency           =       141.04   # Average read request latency (cycles)
average_interarrival           =      11.0302   # Average request interarrival latency (cycles)
total_energy                   =  1.72129e+10   # Total energy (pJ)
average_power                  =      1721.29   # Average power (mW)
average_bandwidth              =      7.73576   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        53226   # Number of WRITE/WRITEP commands
num_reads_done                 =       897109   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       683723   # Number of read row buffer hits
num_read_cmds                  =       897112   # Number of READ/READP commands
num_writes_done                =        53234   # Number of read requests issued
num_write_row_hits             =        31863   # Number of write row buffer hits
num_act_cmds                   =       235792   # Number of ACT commands
num_pre_cmds                   =       235768   # Number of PRE commands
num_ondemand_pres              =       212994   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9115974   # Cyles of rank active rank.0
rank_active_cycles.1           =      9112206   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       884026   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       887794   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       889193   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16490   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8586   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6321   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2708   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2546   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3976   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2886   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          526   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          319   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16865   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           11   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           34   # Write cmd latency (cycles)
write_latency[80-99]           =           74   # Write cmd latency (cycles)
write_latency[100-119]         =          107   # Write cmd latency (cycles)
write_latency[120-139]         =          181   # Write cmd latency (cycles)
write_latency[140-159]         =          244   # Write cmd latency (cycles)
write_latency[160-179]         =          438   # Write cmd latency (cycles)
write_latency[180-199]         =          597   # Write cmd latency (cycles)
write_latency[200-]            =        51528   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       270328   # Read request latency (cycles)
read_latency[40-59]            =       100376   # Read request latency (cycles)
read_latency[60-79]            =       117123   # Read request latency (cycles)
read_latency[80-99]            =        60170   # Read request latency (cycles)
read_latency[100-119]          =        48580   # Read request latency (cycles)
read_latency[120-139]          =        43735   # Read request latency (cycles)
read_latency[140-159]          =        31134   # Read request latency (cycles)
read_latency[160-179]          =        25034   # Read request latency (cycles)
read_latency[180-199]          =        20755   # Read request latency (cycles)
read_latency[200-]             =       179871   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.65704e+08   # Write energy
read_energy                    =  3.61716e+09   # Read energy
act_energy                     =  6.45127e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.24332e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.26141e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68837e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68602e+09   # Active standby energy rank.1
average_read_latency           =      157.989   # Average read request latency (cycles)
average_interarrival           =      10.5217   # Average request interarrival latency (cycles)
total_energy                   =  1.74575e+10   # Total energy (pJ)
average_power                  =      1745.75   # Average power (mW)
average_bandwidth              =      8.10959   # Average bandwidth
