<profile>

<section name = "Vivado HLS Report for 'stream_out_data_3'" level="0">
<item name = "Date">Tue May 10 21:16:16 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">ultra_core</item>
<item name = "Solution">ultracore_125</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.471 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 16900, 4.000 ns, 67.600 us, 1, 16900, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">16898, 16898, 4, 1, 1, 16896, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 252, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">0, -, 169, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ultra_net_mac_mulcyx_U535">ultra_net_mac_mulcyx, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln65_fu_198_p2">+, 0, 0, 22, 15, 1</column>
<column name="cycle_fu_330_p2">+, 0, 0, 17, 1, 10</column>
<column name="infoldIdx_V_fu_316_p2">+, 0, 0, 15, 1, 8</column>
<column name="ret_V_2_fu_257_p2">+, 0, 0, 18, 11, 11</column>
<column name="ret_V_fu_186_p2">+, 0, 0, 18, 11, 2</column>
<column name="rowBufferIdx_V_fu_232_p2">+, 0, 0, 9, 2, 2</column>
<column name="w_V_fu_294_p2">+, 0, 0, 15, 1, 8</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln65_fu_192_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="icmp_ln66_fu_204_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln879_fu_288_p2">icmp, 0, 0, 11, 8, 6</column>
<column name="icmp_ln891_fu_270_p2">icmp, 0, 0, 13, 11, 4</column>
<column name="icmp_ln96_fu_282_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="or_ln83_fu_276_p2">or, 0, 0, 2, 1, 1</column>
<column name="infoldIdx_V_2_fu_322_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln66_fu_210_p3">select, 0, 0, 9, 1, 1</column>
<column name="select_ln96_fu_308_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln98_fu_300_p3">select, 0, 0, 8, 1, 8</column>
<column name="v1_V_fu_354_p3">select, 0, 0, 16, 1, 1</column>
<column name="v2_V_fu_361_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="cycle_0_reg_171">9, 2, 10, 20</column>
<column name="indvar_flatten_reg_138">9, 2, 15, 30</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_2_reg_149">9, 2, 8, 16</column>
<column name="t_V_reg_160">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln321_reg_406">11, 0, 11, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="cycle_0_reg_171">10, 0, 10, 0</column>
<column name="icmp_ln65_reg_397">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_138">15, 0, 15, 0</column>
<column name="or_ln83_reg_411">1, 0, 1, 0</column>
<column name="or_ln83_reg_411_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ret_V_reg_392">11, 0, 11, 0</column>
<column name="t_V_2_reg_149">8, 0, 8, 0</column>
<column name="t_V_reg_160">8, 0, 8, 0</column>
<column name="v1_V_reg_437">16, 0, 16, 0</column>
<column name="v2_V_reg_442">16, 0, 16, 0</column>
<column name="icmp_ln65_reg_397">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stream_out_data.3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stream_out_data.3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stream_out_data.3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stream_out_data.3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stream_out_data.3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stream_out_data.3, return value</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="row_buffer_V_address0">out, 10, ap_memory, row_buffer_V, array</column>
<column name="row_buffer_V_ce0">out, 1, ap_memory, row_buffer_V, array</column>
<column name="row_buffer_V_q0">in, 32, ap_memory, row_buffer_V, array</column>
<column name="skip_flag">in, 1, ap_none, skip_flag, scalar</column>
<column name="outRowIdx_V">in, 10, ap_none, outRowIdx_V, scalar</column>
<column name="startRowBufferIdx_V">in, 2, ap_none, startRowBufferIdx_V, scalar</column>
</table>
</item>
</section>
</profile>
