

================================================================
== Vivado HLS Report for 'Rotate'
================================================================
* Date:           Wed Dec  5 15:35:17 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.641|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   39|  8590262308|   39|  8590262308|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+
        |             |      Latency     |  Iteration |  Initiation Interval  |    Trip   |          |
        |  Loop Name  | min |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+
        |- Loop 1     |    7|  8590262272| 7 ~ 131077 |          -|          -| 1 ~ 65536 |    no    |
        | + Loop 1.1  |    4|      131074|           5|          2|          2| 1 ~ 65536 |    yes   |
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!exitcond6)
18 --> 
	23  / (exitcond)
	19  / (!exitcond)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	18  / true
23 --> 
	17  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 24 [1/1] (2.26ns)   --->   "%theta_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %theta)"   --->   Operation 24 'read' 'theta_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_rows)" [./imgproc.h:443]   --->   Operation 25 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_cols)" [./imgproc.h:444]   --->   Operation 26 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [2/2] (7.30ns)   --->   "%tmp_i = fmul float %theta_read, 0x400921FB40000000" [./imgproc.h:447]   --->   Operation 27 'fmul' 'tmp_i' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [1/2] (7.30ns)   --->   "%tmp_i = fmul float %theta_read, 0x400921FB40000000" [./imgproc.h:447]   --->   Operation 28 'fmul' 'tmp_i' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.34>
ST_4 : Operation 29 [7/7] (8.34ns)   --->   "%angle = fdiv float %tmp_i, 1.800000e+02" [./imgproc.h:447]   --->   Operation 29 'fdiv' 'angle' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.34>
ST_5 : Operation 30 [6/7] (8.34ns)   --->   "%angle = fdiv float %tmp_i, 1.800000e+02" [./imgproc.h:447]   --->   Operation 30 'fdiv' 'angle' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.34>
ST_6 : Operation 31 [5/7] (8.34ns)   --->   "%angle = fdiv float %tmp_i, 1.800000e+02" [./imgproc.h:447]   --->   Operation 31 'fdiv' 'angle' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.34>
ST_7 : Operation 32 [4/7] (8.34ns)   --->   "%angle = fdiv float %tmp_i, 1.800000e+02" [./imgproc.h:447]   --->   Operation 32 'fdiv' 'angle' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.34>
ST_8 : Operation 33 [3/7] (8.34ns)   --->   "%angle = fdiv float %tmp_i, 1.800000e+02" [./imgproc.h:447]   --->   Operation 33 'fdiv' 'angle' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.34>
ST_9 : Operation 34 [2/7] (8.34ns)   --->   "%angle = fdiv float %tmp_i, 1.800000e+02" [./imgproc.h:447]   --->   Operation 34 'fdiv' 'angle' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.34>
ST_10 : Operation 35 [1/7] (8.34ns)   --->   "%angle = fdiv float %tmp_i, 1.800000e+02" [./imgproc.h:447]   --->   Operation 35 'fdiv' 'angle' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.61>
ST_11 : Operation 36 [2/2] (2.61ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./imgproc.h:448]   --->   Operation 36 'call' 'v_assign' <Predicate = true> <Delay = 2.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 37 [2/2] (2.61ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./imgproc.h:449]   --->   Operation 37 'call' 'v_assign_1' <Predicate = true> <Delay = 2.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.46>
ST_12 : Operation 38 [1/2] (1.47ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./imgproc.h:448]   --->   Operation 38 'call' 'v_assign' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 39 [1/1] (2.65ns)   --->   "%d_assign_3 = fpext float %v_assign to double" [./imgproc.h:448]   --->   Operation 39 'fpext' 'd_assign_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_3 to i64" [./imgproc.h:448]   --->   Operation 40 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i64 %ireg_V to i63" [./imgproc.h:448]   --->   Operation 41 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./imgproc.h:448]   --->   Operation 42 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./imgproc.h:448]   --->   Operation 43 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %ireg_V to i52" [./imgproc.h:448]   --->   Operation 44 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (1.33ns)   --->   "%tmp_45_i = icmp eq i63 %tmp_28, 0" [./imgproc.h:448]   --->   Operation 45 'icmp' 'tmp_45_i' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 46 [1/2] (1.47ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./imgproc.h:449]   --->   Operation 46 'call' 'v_assign_1' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 47 [1/1] (2.65ns)   --->   "%d_assign = fpext float %v_assign_1 to double" [./imgproc.h:449]   --->   Operation 47 'fpext' 'd_assign' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign to i64" [./imgproc.h:449]   --->   Operation 48 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i64 %ireg_V_1 to i63" [./imgproc.h:449]   --->   Operation 49 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [./imgproc.h:449]   --->   Operation 50 'bitselect' 'isneg_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [./imgproc.h:449]   --->   Operation 51 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i64 %ireg_V_1 to i52" [./imgproc.h:449]   --->   Operation 52 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (1.33ns)   --->   "%tmp_61_i = icmp eq i63 %tmp_42, 0" [./imgproc.h:449]   --->   Operation 53 'icmp' 'tmp_61_i' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.64>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_i_137 = zext i11 %exp_tmp_V to i12" [./imgproc.h:448]   --->   Operation 54 'zext' 'tmp_i_137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_36_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_34)" [./imgproc.h:448]   --->   Operation 55 'bitconcatenate' 'tmp_36_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_46 = zext i53 %tmp_36_i to i54" [./imgproc.h:448]   --->   Operation 56 'zext' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (1.67ns)   --->   "%man_V_1 = sub i54 0, %p_Result_46" [./imgproc.h:448]   --->   Operation 57 'sub' 'man_V_1' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 58 [1/1] (0.53ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_46" [./imgproc.h:448]   --->   Operation 58 'select' 'man_V_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 59 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_i_137" [./imgproc.h:448]   --->   Operation 59 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [1/1] (1.11ns)   --->   "%tmp_47_i = icmp sgt i12 %F2, 16" [./imgproc.h:448]   --->   Operation 60 'icmp' 'tmp_47_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 61 [1/1] (1.26ns)   --->   "%tmp_48_i = add i12 -16, %F2" [./imgproc.h:448]   --->   Operation 61 'add' 'tmp_48_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [1/1] (1.26ns)   --->   "%tmp_49_i = sub i12 16, %F2" [./imgproc.h:448]   --->   Operation 62 'sub' 'tmp_49_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_47_i, i12 %tmp_48_i, i12 %tmp_49_i" [./imgproc.h:448]   --->   Operation 63 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%sh_amt_cast_i = sext i12 %sh_amt to i32" [./imgproc.h:448]   --->   Operation 64 'sext' 'sh_amt_cast_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (1.11ns)   --->   "%tmp_50_i = icmp eq i12 %F2, 16" [./imgproc.h:448]   --->   Operation 65 'icmp' 'tmp_50_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i54 %man_V_2 to i32" [./imgproc.h:448]   --->   Operation 66 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (1.11ns)   --->   "%tmp_52_i = icmp ult i12 %sh_amt, 54" [./imgproc.h:448]   --->   Operation 67 'icmp' 'tmp_52_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_40 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./imgproc.h:448]   --->   Operation 68 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_40, 0" [./imgproc.h:448]   --->   Operation 69 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_55_i = zext i32 %sh_amt_cast_i to i54" [./imgproc.h:448]   --->   Operation 70 'zext' 'tmp_55_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_56_i = ashr i54 %man_V_2, %tmp_55_i" [./imgproc.h:448]   --->   Operation 71 'ashr' 'tmp_56_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_41 = trunc i54 %tmp_56_i to i32" [./imgproc.h:448]   --->   Operation 72 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%p_0162_i = select i1 %isneg, i32 -1, i32 0" [./imgproc.h:448]   --->   Operation 73 'select' 'p_0162_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node cos_t_V)   --->   "%tmp_58_i = shl i32 %tmp_39, %sh_amt_cast_i" [./imgproc.h:448]   --->   Operation 74 'shl' 'tmp_58_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp1 = xor i1 %tmp_45_i, true" [./imgproc.h:448]   --->   Operation 75 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp2 = and i1 %tmp_50_i, %sel_tmp1" [./imgproc.h:448]   --->   Operation 76 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_39, i32 0" [./imgproc.h:448]   --->   Operation 77 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 78 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_45_i, %tmp_50_i" [./imgproc.h:448]   --->   Operation 78 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./imgproc.h:448]   --->   Operation 79 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_47_i, %sel_tmp6" [./imgproc.h:448]   --->   Operation 80 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp8 = xor i1 %tmp_52_i, true" [./imgproc.h:448]   --->   Operation 81 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./imgproc.h:448]   --->   Operation 82 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 83 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp = select i1 %sel_tmp9, i32 %p_0162_i, i32 %sel_tmp3" [./imgproc.h:448]   --->   Operation 83 'select' 'sel_tmp' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = and i1 %sel_tmp7, %tmp_52_i" [./imgproc.h:448]   --->   Operation 84 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (2.17ns) (out node of the LUT)   --->   "%sel_tmp5 = select i1 %sel_tmp4, i32 %tmp_41, i32 %sel_tmp" [./imgproc.h:448]   --->   Operation 85 'select' 'sel_tmp5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_47_i" [./imgproc.h:448]   --->   Operation 86 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %sel_tmp21_demorgan, true" [./imgproc.h:448]   --->   Operation 87 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %icmp, %sel_tmp10" [./imgproc.h:448]   --->   Operation 88 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [1/1] (1.79ns) (out node of the LUT)   --->   "%cos_t_V = select i1 %sel_tmp11, i32 %tmp_58_i, i32 %sel_tmp5" [./imgproc.h:448]   --->   Operation 89 'select' 'cos_t_V' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_59_i = zext i11 %exp_tmp_V_1 to i12" [./imgproc.h:449]   --->   Operation 90 'zext' 'tmp_59_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_37_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_44)" [./imgproc.h:449]   --->   Operation 91 'bitconcatenate' 'tmp_37_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_47 = zext i53 %tmp_37_i to i54" [./imgproc.h:449]   --->   Operation 92 'zext' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (1.67ns)   --->   "%man_V_4 = sub i54 0, %p_Result_47" [./imgproc.h:449]   --->   Operation 93 'sub' 'man_V_4' <Predicate = (isneg_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.53ns)   --->   "%man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_47" [./imgproc.h:449]   --->   Operation 94 'select' 'man_V_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (1.26ns)   --->   "%F2_1 = sub i12 1075, %tmp_59_i" [./imgproc.h:449]   --->   Operation 95 'sub' 'F2_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (1.11ns)   --->   "%tmp_63_i = icmp sgt i12 %F2_1, 16" [./imgproc.h:449]   --->   Operation 96 'icmp' 'tmp_63_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (1.26ns)   --->   "%tmp_64_i = add i12 -16, %F2_1" [./imgproc.h:449]   --->   Operation 97 'add' 'tmp_64_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (1.26ns)   --->   "%tmp_65_i = sub i12 16, %F2_1" [./imgproc.h:449]   --->   Operation 98 'sub' 'tmp_65_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.55ns)   --->   "%sh_amt_1 = select i1 %tmp_63_i, i12 %tmp_64_i, i12 %tmp_65_i" [./imgproc.h:449]   --->   Operation 99 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%sh_amt_1_cast_i = sext i12 %sh_amt_1 to i32" [./imgproc.h:449]   --->   Operation 100 'sext' 'sh_amt_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (1.11ns)   --->   "%tmp_66_i = icmp eq i12 %F2_1, 16" [./imgproc.h:449]   --->   Operation 101 'icmp' 'tmp_66_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i54 %man_V_5 to i32" [./imgproc.h:449]   --->   Operation 102 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.11ns)   --->   "%tmp_68_i = icmp ult i12 %sh_amt_1, 54" [./imgproc.h:449]   --->   Operation 103 'icmp' 'tmp_68_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_46 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [./imgproc.h:449]   --->   Operation 104 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.94ns)   --->   "%icmp1 = icmp eq i7 %tmp_46, 0" [./imgproc.h:449]   --->   Operation 105 'icmp' 'icmp1' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%tmp_71_i = zext i32 %sh_amt_1_cast_i to i54" [./imgproc.h:449]   --->   Operation 106 'zext' 'tmp_71_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%tmp_72_i = ashr i54 %man_V_5, %tmp_71_i" [./imgproc.h:449]   --->   Operation 107 'ashr' 'tmp_72_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%tmp_47 = trunc i54 %tmp_72_i to i32" [./imgproc.h:449]   --->   Operation 108 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%p_0171_i = select i1 %isneg_1, i32 -1, i32 0" [./imgproc.h:449]   --->   Operation 109 'select' 'p_0171_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sin_t_V)   --->   "%tmp_74_i = shl i32 %tmp_45, %sh_amt_1_cast_i" [./imgproc.h:449]   --->   Operation 110 'shl' 'tmp_74_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp12 = xor i1 %tmp_61_i, true" [./imgproc.h:449]   --->   Operation 111 'xor' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp13 = and i1 %tmp_66_i, %sel_tmp12" [./imgproc.h:449]   --->   Operation 112 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp14 = select i1 %sel_tmp13, i32 %tmp_45, i32 0" [./imgproc.h:449]   --->   Operation 113 'select' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.46ns)   --->   "%sel_tmp30_demorgan = or i1 %tmp_61_i, %tmp_66_i" [./imgproc.h:449]   --->   Operation 114 'or' 'sel_tmp30_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%sel_tmp15 = xor i1 %sel_tmp30_demorgan, true" [./imgproc.h:449]   --->   Operation 115 'xor' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp_63_i, %sel_tmp15" [./imgproc.h:449]   --->   Operation 116 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp17 = xor i1 %tmp_68_i, true" [./imgproc.h:449]   --->   Operation 117 'xor' 'sel_tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = and i1 %sel_tmp16, %sel_tmp17" [./imgproc.h:449]   --->   Operation 118 'and' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp19 = select i1 %sel_tmp18, i32 %p_0171_i, i32 %sel_tmp14" [./imgproc.h:449]   --->   Operation 119 'select' 'sel_tmp19' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp20 = and i1 %sel_tmp16, %tmp_68_i" [./imgproc.h:449]   --->   Operation 120 'and' 'sel_tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (2.17ns) (out node of the LUT)   --->   "%sel_tmp21 = select i1 %sel_tmp20, i32 %tmp_47, i32 %sel_tmp19" [./imgproc.h:449]   --->   Operation 121 'select' 'sel_tmp21' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp45_demorgan = or i1 %sel_tmp30_demorgan, %tmp_63_i" [./imgproc.h:449]   --->   Operation 122 'or' 'sel_tmp45_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp22 = xor i1 %sel_tmp45_demorgan, true" [./imgproc.h:449]   --->   Operation 123 'xor' 'sel_tmp22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp23 = and i1 %icmp1, %sel_tmp22" [./imgproc.h:449]   --->   Operation 124 'and' 'sel_tmp23' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.79ns) (out node of the LUT)   --->   "%sin_t_V = select i1 %sel_tmp23, i32 %tmp_74_i, i32 %sel_tmp21" [./imgproc.h:449]   --->   Operation 125 'select' 'sin_t_V' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.59>
ST_14 : Operation 126 [1/1] (1.57ns)   --->   "%i_op_assign = add nsw i32 -1, %cols" [./imgproc.h:452]   --->   Operation 126 'add' 'i_op_assign' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (5.02ns)   --->   "%p_Val2_i = mul i32 %i_op_assign, %cos_t_V" [./imgproc.h:456]   --->   Operation 127 'mul' 'p_Val2_i' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (5.02ns)   --->   "%p_Val2_2_i = mul i32 %i_op_assign, %sin_t_V" [./imgproc.h:457]   --->   Operation 128 'mul' 'p_Val2_2_i' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (1.57ns)   --->   "%i_op_assign_1 = sub i32 1, %rows" [./imgproc.h:454]   --->   Operation 129 'sub' 'i_op_assign_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (5.02ns)   --->   "%p_Val2_3_i = mul i32 %i_op_assign_1, %sin_t_V" [./imgproc.h:454]   --->   Operation 130 'mul' 'p_Val2_3_i' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (1.57ns)   --->   "%i_op_assign_2 = add nsw i32 -1, %rows" [./imgproc.h:455]   --->   Operation 131 'add' 'i_op_assign_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (5.02ns)   --->   "%p_Val2_5_i = mul i32 %i_op_assign_2, %cos_t_V" [./imgproc.h:457]   --->   Operation 132 'mul' 'p_Val2_5_i' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (5.02ns)   --->   "%p_Val2_10_i = mul i32 %i_op_assign_2, %sin_t_V" [./imgproc.h:456]   --->   Operation 133 'mul' 'p_Val2_10_i' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.58>
ST_15 : Operation 134 [1/1] (1.57ns)   --->   "%p_Val2_27 = add i32 32768, %p_Val2_i" [./imgproc.h:452]   --->   Operation 134 'add' 'p_Val2_27' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i32 %p_Val2_27 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:452]   --->   Operation 135 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.25ns)   --->   "%tmp_i_i1 = icmp eq i16 %tmp_48, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:452]   --->   Operation 136 'icmp' 'tmp_i_i1' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_27, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:452]   --->   Operation 137 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.45ns)   --->   "%p_Val2_28 = select i1 %tmp_i_i1, i32 %p_Val2_27, i32 %p_Result_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:452]   --->   Operation 138 'select' 'p_Val2_28' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_28, i32 16, i32 31)" [./imgproc.h:452]   --->   Operation 139 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_1_i)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_28, i32 31)" [./imgproc.h:452]   --->   Operation 140 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i32 %p_Val2_28 to i16" [./imgproc.h:452]   --->   Operation 141 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (1.25ns)   --->   "%tmp_75_i = icmp eq i16 %tmp_50, 0" [./imgproc.h:452]   --->   Operation 142 'icmp' 'tmp_75_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (1.24ns)   --->   "%ret_V_6 = add i16 1, %ret_V" [./imgproc.h:452]   --->   Operation 143 'add' 'ret_V_6' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_1_i)   --->   "%p_i = select i1 %tmp_75_i, i16 %ret_V, i16 %ret_V_6" [./imgproc.h:452]   --->   Operation 144 'select' 'p_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_1_i = select i1 %tmp_49, i16 %p_i, i16 %ret_V" [./imgproc.h:452]   --->   Operation 145 'select' 'p_1_i' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i16 %p_1_i to i15" [./imgproc.h:452]   --->   Operation 146 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (1.57ns)   --->   "%p_Val2_29 = add i32 32768, %p_Val2_2_i" [./imgproc.h:453]   --->   Operation 147 'add' 'p_Val2_29' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %p_Val2_29 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:453]   --->   Operation 148 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (1.25ns)   --->   "%tmp_i_i2 = icmp eq i16 %tmp_52, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:453]   --->   Operation 149 'icmp' 'tmp_i_i2' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_41 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_29, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:453]   --->   Operation 150 'partset' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.45ns)   --->   "%p_Val2_30 = select i1 %tmp_i_i2, i32 %p_Val2_29, i32 %p_Result_41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:453]   --->   Operation 151 'select' 'p_Val2_30' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%ret_V_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_30, i32 16, i32 31)" [./imgproc.h:453]   --->   Operation 152 'partselect' 'ret_V_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_30, i32 31)" [./imgproc.h:453]   --->   Operation 153 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i32 %p_Val2_30 to i16" [./imgproc.h:453]   --->   Operation 154 'trunc' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (1.25ns)   --->   "%tmp_76_i = icmp eq i16 %tmp_54, 0" [./imgproc.h:453]   --->   Operation 155 'icmp' 'tmp_76_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (1.24ns)   --->   "%ret_V_8 = add i16 1, %ret_V_7" [./imgproc.h:453]   --->   Operation 156 'add' 'ret_V_8' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%p_3_i = select i1 %tmp_76_i, i16 %ret_V_7, i16 %ret_V_8" [./imgproc.h:453]   --->   Operation 157 'select' 'p_3_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_2_i = select i1 %tmp_53, i16 %p_3_i, i16 %ret_V_7" [./imgproc.h:453]   --->   Operation 158 'select' 'p_2_i' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i16 %p_2_i to i15" [./imgproc.h:453]   --->   Operation 159 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (1.57ns)   --->   "%p_Val2_31 = add i32 32768, %p_Val2_3_i" [./imgproc.h:454]   --->   Operation 160 'add' 'p_Val2_31' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %p_Val2_31 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:454]   --->   Operation 161 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (1.25ns)   --->   "%tmp_i_i3 = icmp eq i16 %tmp_56, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:454]   --->   Operation 162 'icmp' 'tmp_i_i3' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_42 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_31, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:454]   --->   Operation 163 'partset' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.45ns)   --->   "%p_Val2_32 = select i1 %tmp_i_i3, i32 %p_Val2_31, i32 %p_Result_42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:454]   --->   Operation 164 'select' 'p_Val2_32' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%ret_V_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_32, i32 16, i32 31)" [./imgproc.h:454]   --->   Operation 165 'partselect' 'ret_V_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_11_i)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_32, i32 31)" [./imgproc.h:454]   --->   Operation 166 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i32 %p_Val2_32 to i16" [./imgproc.h:454]   --->   Operation 167 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (1.25ns)   --->   "%tmp_77_i = icmp eq i16 %tmp_58, 0" [./imgproc.h:454]   --->   Operation 168 'icmp' 'tmp_77_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (1.24ns)   --->   "%ret_V_10 = add i16 1, %ret_V_9" [./imgproc.h:454]   --->   Operation 169 'add' 'ret_V_10' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_11_i)   --->   "%p_4_i = select i1 %tmp_77_i, i16 %ret_V_9, i16 %ret_V_10" [./imgproc.h:454]   --->   Operation 170 'select' 'p_4_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_11_i = select i1 %tmp_57, i16 %p_4_i, i16 %ret_V_9" [./imgproc.h:454]   --->   Operation 171 'select' 'p_11_i' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (1.57ns)   --->   "%p_Val2_33 = add i32 32768, %p_Val2_5_i" [./imgproc.h:455]   --->   Operation 172 'add' 'p_Val2_33' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %p_Val2_33 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:455]   --->   Operation 173 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.25ns)   --->   "%tmp_i_i4 = icmp eq i16 %tmp_59, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:455]   --->   Operation 174 'icmp' 'tmp_i_i4' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_43 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_33, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:455]   --->   Operation 175 'partset' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.45ns)   --->   "%p_Val2_34 = select i1 %tmp_i_i4, i32 %p_Val2_33, i32 %p_Result_43" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:455]   --->   Operation 176 'select' 'p_Val2_34' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%ret_V_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_34, i32 16, i32 31)" [./imgproc.h:455]   --->   Operation 177 'partselect' 'ret_V_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_12_i)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_34, i32 31)" [./imgproc.h:455]   --->   Operation 178 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %p_Val2_34 to i16" [./imgproc.h:455]   --->   Operation 179 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (1.25ns)   --->   "%tmp_78_i = icmp eq i16 %tmp_61, 0" [./imgproc.h:455]   --->   Operation 180 'icmp' 'tmp_78_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (1.24ns)   --->   "%ret_V_12 = add i16 1, %ret_V_11" [./imgproc.h:455]   --->   Operation 181 'add' 'ret_V_12' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_12_i)   --->   "%p_5_i = select i1 %tmp_78_i, i16 %ret_V_11, i16 %ret_V_12" [./imgproc.h:455]   --->   Operation 182 'select' 'p_5_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_12_i = select i1 %tmp_60, i16 %p_5_i, i16 %ret_V_11" [./imgproc.h:455]   --->   Operation 183 'select' 'p_12_i' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_11_i = sub i32 %p_Val2_i, %p_Val2_10_i" [./imgproc.h:456]   --->   Operation 184 'sub' 'p_Val2_11_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 185 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%p_Val2_35 = add i32 32768, %p_Val2_11_i" [./imgproc.h:456]   --->   Operation 185 'add' 'p_Val2_35' <Predicate = true> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i32 %p_Val2_35 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:456]   --->   Operation 186 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (1.25ns)   --->   "%tmp_i_i5 = icmp eq i16 %tmp_62, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:456]   --->   Operation 187 'icmp' 'tmp_i_i5' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_44 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_35, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:456]   --->   Operation 188 'partset' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.45ns)   --->   "%p_Val2_36 = select i1 %tmp_i_i5, i32 %p_Val2_35, i32 %p_Result_44" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:456]   --->   Operation 189 'select' 'p_Val2_36' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%ret_V_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_36, i32 16, i32 31)" [./imgproc.h:456]   --->   Operation 190 'partselect' 'ret_V_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_13_i)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_36, i32 31)" [./imgproc.h:456]   --->   Operation 191 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %p_Val2_36 to i16" [./imgproc.h:456]   --->   Operation 192 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (1.25ns)   --->   "%tmp_79_i = icmp eq i16 %tmp_64, 0" [./imgproc.h:456]   --->   Operation 193 'icmp' 'tmp_79_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (1.24ns)   --->   "%ret_V_14 = add i16 1, %ret_V_13" [./imgproc.h:456]   --->   Operation 194 'add' 'ret_V_14' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_13_i)   --->   "%p_6_i = select i1 %tmp_79_i, i16 %ret_V_13, i16 %ret_V_14" [./imgproc.h:456]   --->   Operation 195 'select' 'p_6_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_13_i = select i1 %tmp_63, i16 %p_6_i, i16 %ret_V_13" [./imgproc.h:456]   --->   Operation 196 'select' 'p_13_i' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (1.57ns)   --->   "%p_Val2_37 = add i32 %p_Val2_2_i, %p_Val2_33" [./imgproc.h:457]   --->   Operation 197 'add' 'p_Val2_37' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %p_Val2_37 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:457]   --->   Operation 198 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (1.25ns)   --->   "%tmp_i_i6 = icmp eq i16 %tmp_65, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:457]   --->   Operation 199 'icmp' 'tmp_i_i6' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_45 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_37, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:457]   --->   Operation 200 'partset' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.45ns)   --->   "%p_Val2_38 = select i1 %tmp_i_i6, i32 %p_Val2_37, i32 %p_Result_45" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:457]   --->   Operation 201 'select' 'p_Val2_38' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%ret_V_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_38, i32 16, i32 31)" [./imgproc.h:457]   --->   Operation 202 'partselect' 'ret_V_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_14_i)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_38, i32 31)" [./imgproc.h:457]   --->   Operation 203 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %p_Val2_38 to i16" [./imgproc.h:457]   --->   Operation 204 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (1.25ns)   --->   "%tmp_80_i = icmp eq i16 %tmp_67, 0" [./imgproc.h:457]   --->   Operation 205 'icmp' 'tmp_80_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (1.24ns)   --->   "%ret_V_16 = add i16 1, %ret_V_15" [./imgproc.h:457]   --->   Operation 206 'add' 'ret_V_16' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node p_14_i)   --->   "%p_7_i = select i1 %tmp_80_i, i16 %ret_V_15, i16 %ret_V_16" [./imgproc.h:457]   --->   Operation 207 'select' 'p_7_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 208 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_14_i = select i1 %tmp_66, i16 %p_7_i, i16 %ret_V_15" [./imgproc.h:457]   --->   Operation 208 'select' 'p_14_i' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_1_i, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 209 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.52ns)   --->   "%x_assign_3 = select i1 %tmp_68, i15 0, i15 %tmp_51" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 210 'select' 'x_assign_3' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_2_i, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 211 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.52ns)   --->   "%x_assign_4 = select i1 %tmp_70, i15 0, i15 %tmp_55" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 212 'select' 'x_assign_4' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.59>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %theta, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 214 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (1.25ns)   --->   "%tmp_i_i = icmp sgt i16 %p_1_i, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:458]   --->   Operation 216 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.47ns)   --->   "%x_assign_1 = select i1 %tmp_i_i, i16 0, i16 %p_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:458]   --->   Operation 217 'select' 'x_assign_1' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (1.25ns)   --->   "%tmp_i68_i = icmp slt i16 %p_11_i, %p_13_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:458]   --->   Operation 218 'icmp' 'tmp_i68_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.47ns)   --->   "%y_assign = select i1 %tmp_i68_i, i16 %p_11_i, i16 %p_13_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:458]   --->   Operation 219 'select' 'y_assign' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (1.25ns)   --->   "%tmp_i70_i = icmp slt i16 %x_assign_1, %y_assign" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:458]   --->   Operation 220 'icmp' 'tmp_i70_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.47ns)   --->   "%x_min = select i1 %tmp_i70_i, i16 %x_assign_1, i16 %y_assign" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:458]   --->   Operation 221 'select' 'x_min' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_i71_cast_i = sext i16 %x_min to i17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:458]   --->   Operation 222 'sext' 'tmp_i71_cast_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (1.25ns)   --->   "%tmp_i72_i = icmp sgt i16 %p_2_i, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:459]   --->   Operation 223 'icmp' 'tmp_i72_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.47ns)   --->   "%x_assign_2 = select i1 %tmp_i72_i, i16 0, i16 %p_2_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:459]   --->   Operation 224 'select' 'x_assign_2' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (1.25ns)   --->   "%tmp_i74_i = icmp slt i16 %p_12_i, %p_14_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:459]   --->   Operation 225 'icmp' 'tmp_i74_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (0.47ns)   --->   "%y_assign_1 = select i1 %tmp_i74_i, i16 %p_12_i, i16 %p_14_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:459]   --->   Operation 226 'select' 'y_assign_1' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 227 [1/1] (1.25ns)   --->   "%tmp_i76_i = icmp slt i16 %x_assign_2, %y_assign_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:459]   --->   Operation 227 'icmp' 'tmp_i76_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.47ns)   --->   "%y_min = select i1 %tmp_i76_i, i16 %x_assign_2, i16 %y_assign_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:459]   --->   Operation 228 'select' 'y_min' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_i77_cast_i = sext i16 %y_min to i17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./imgproc.h:459]   --->   Operation 229 'sext' 'tmp_i77_cast_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_i79_cast_i = zext i15 %x_assign_3 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 230 'zext' 'tmp_i79_cast_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (1.25ns)   --->   "%tmp_i80_i = icmp sgt i16 %p_11_i, %p_13_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 231 'icmp' 'tmp_i80_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.47ns)   --->   "%y_assign_2 = select i1 %tmp_i80_i, i16 %p_11_i, i16 %p_13_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 232 'select' 'y_assign_2' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i16 %y_assign_2 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 233 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (1.25ns)   --->   "%tmp_i82_i = icmp sgt i16 %tmp_i79_cast_i, %y_assign_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 234 'icmp' 'tmp_i82_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.52ns)   --->   "%x_max = select i1 %tmp_i82_i, i15 %x_assign_3, i15 %tmp_69" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 235 'select' 'x_max' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_i83_cast_i = zext i15 %x_max to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:460]   --->   Operation 236 'zext' 'tmp_i83_cast_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_i85_cast_i = zext i15 %x_assign_4 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 237 'zext' 'tmp_i85_cast_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (1.25ns)   --->   "%tmp_i86_i = icmp sgt i16 %p_12_i, %p_14_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 238 'icmp' 'tmp_i86_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (0.47ns)   --->   "%y_assign_3 = select i1 %tmp_i86_i, i16 %p_12_i, i16 %p_14_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 239 'select' 'y_assign_3' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i16 %y_assign_3 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 240 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (1.25ns)   --->   "%tmp_i88_i = icmp sgt i16 %tmp_i85_cast_i, %y_assign_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 241 'icmp' 'tmp_i88_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.52ns)   --->   "%y_max = select i1 %tmp_i88_i, i15 %x_assign_4, i15 %tmp_71" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 242 'select' 'y_max' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_i89_cast_i = zext i15 %y_max to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./imgproc.h:461]   --->   Operation 243 'zext' 'tmp_i89_cast_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (1.24ns)   --->   "%tmp_89_i = sub i16 %tmp_i83_cast_i, %x_min" [./imgproc.h:462]   --->   Operation 244 'sub' 'tmp_89_i' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_89_cast_i = zext i16 %tmp_89_i to i17" [./imgproc.h:462]   --->   Operation 245 'zext' 'tmp_89_cast_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (1.24ns)   --->   "%p_rows = add i17 1, %tmp_89_cast_i" [./imgproc.h:462]   --->   Operation 246 'add' 'p_rows' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (1.24ns)   --->   "%tmp_90_i = sub i16 %tmp_i89_cast_i, %y_min" [./imgproc.h:463]   --->   Operation 247 'sub' 'tmp_90_i' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_90_cast_i = zext i16 %tmp_90_i to i17" [./imgproc.h:463]   --->   Operation 248 'zext' 'tmp_90_cast_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (1.24ns)   --->   "%p_cols = add i17 1, %tmp_90_cast_i" [./imgproc.h:463]   --->   Operation 249 'add' 'p_cols' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.51ns)   --->   "%tmp = xor i16 %p_12_i, -1" [./imgproc.h:499]   --->   Operation 250 'xor' 'tmp' <Predicate = true> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (0.51ns)   --->   "%tmp_1 = xor i16 %p_14_i, -1" [./imgproc.h:499]   --->   Operation 251 'xor' 'tmp_1' <Predicate = true> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (1.25ns)   --->   "%tmp_2 = icmp sgt i16 %tmp, %tmp_1" [./imgproc.h:499]   --->   Operation 252 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [1/1] (0.47ns)   --->   "%smax = select i1 %tmp_2, i16 %tmp, i16 %tmp_1" [./imgproc.h:499]   --->   Operation 253 'select' 'smax' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.51ns)   --->   "%tmp_3 = xor i16 %p_2_i, -1" [./imgproc.h:499]   --->   Operation 254 'xor' 'tmp_3' <Predicate = true> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [1/1] (1.25ns)   --->   "%tmp_4 = icmp sgt i16 %smax, %tmp_3" [./imgproc.h:499]   --->   Operation 255 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (0.47ns)   --->   "%smax1 = select i1 %tmp_4, i16 %smax, i16 %tmp_3" [./imgproc.h:499]   --->   Operation 256 'select' 'smax1' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %smax1, i32 15)" [./imgproc.h:499]   --->   Operation 257 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.47ns)   --->   "%smax2 = select i1 %tmp_72, i16 -1, i16 %smax1" [./imgproc.h:499]   --->   Operation 258 'select' 'smax2' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i16 1, %tmp_i89_cast_i" [./imgproc.h:499]   --->   Operation 259 'add' 'tmp15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 260 [1/1] (1.91ns) (root node of TernaryAdder)   --->   "%tmp_8 = add i16 %smax2, %tmp15" [./imgproc.h:499]   --->   Operation 260 'add' 'tmp_8' <Predicate = true> <Delay = 1.91> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_9 = zext i16 %tmp_8 to i17" [./imgproc.h:499]   --->   Operation 261 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (1.24ns)   --->   "%tmp_10 = add i17 1, %tmp_9" [./imgproc.h:499]   --->   Operation 262 'add' 'tmp_10' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.51ns)   --->   "%tmp_11 = xor i16 %p_11_i, -1" [./imgproc.h:499]   --->   Operation 263 'xor' 'tmp_11' <Predicate = true> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/1] (0.51ns)   --->   "%tmp_12 = xor i16 %p_13_i, -1" [./imgproc.h:499]   --->   Operation 264 'xor' 'tmp_12' <Predicate = true> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/1] (1.25ns)   --->   "%tmp_13 = icmp sgt i16 %tmp_11, %tmp_12" [./imgproc.h:499]   --->   Operation 265 'icmp' 'tmp_13' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.47ns)   --->   "%smax3 = select i1 %tmp_13, i16 %tmp_11, i16 %tmp_12" [./imgproc.h:499]   --->   Operation 266 'select' 'smax3' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.51ns)   --->   "%tmp_14 = xor i16 %p_1_i, -1" [./imgproc.h:499]   --->   Operation 267 'xor' 'tmp_14' <Predicate = true> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (1.25ns)   --->   "%tmp_15 = icmp sgt i16 %smax3, %tmp_14" [./imgproc.h:499]   --->   Operation 268 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/1] (0.47ns)   --->   "%smax4 = select i1 %tmp_15, i16 %smax3, i16 %tmp_14" [./imgproc.h:499]   --->   Operation 269 'select' 'smax4' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %smax4, i32 15)" [./imgproc.h:499]   --->   Operation 270 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.47ns)   --->   "%smax5 = select i1 %tmp_73, i16 -1, i16 %smax4" [./imgproc.h:499]   --->   Operation 271 'select' 'smax5' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i16 1, %tmp_i83_cast_i" [./imgproc.h:499]   --->   Operation 272 'add' 'tmp16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 273 [1/1] (1.91ns) (root node of TernaryAdder)   --->   "%tmp_s = add i16 %smax5, %tmp16" [./imgproc.h:499]   --->   Operation 273 'add' 'tmp_s' <Predicate = true> <Delay = 1.91> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_16 = zext i16 %tmp_s to i17" [./imgproc.h:499]   --->   Operation 274 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (1.24ns)   --->   "%tmp_17 = add i17 1, %tmp_16" [./imgproc.h:499]   --->   Operation 275 'add' 'tmp_17' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/1] (0.97ns)   --->   "br label %.preheader1096.i" [./imgproc.h:499]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.97>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%i4_i = phi i17 [ 0, %entry_ifconv ], [ %i, %.preheader1096.i.loopexit ]"   --->   Operation 277 'phi' 'i4_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 65536, i64 0)"   --->   Operation 278 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (1.25ns)   --->   "%exitcond6 = icmp eq i17 %i4_i, %tmp_17" [./imgproc.h:499]   --->   Operation 279 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (1.26ns)   --->   "%i = add i17 %i4_i, 1" [./imgproc.h:499]   --->   Operation 280 'add' 'i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.exit, label %.preheader1095.preheader.i" [./imgproc.h:499]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (1.26ns)   --->   "%y = add i17 %tmp_i77_cast_i, %i4_i" [./imgproc.h:503]   --->   Operation 282 'add' 'y' <Predicate = (!exitcond6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%y_cast_i = sext i17 %y to i32" [./imgproc.h:503]   --->   Operation 283 'sext' 'y_cast_i' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (5.02ns)   --->   "%p_Val2_22_i = mul i32 %y_cast_i, %cos_t_V" [./imgproc.h:505]   --->   Operation 284 'mul' 'p_Val2_22_i' <Predicate = (!exitcond6)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (5.02ns)   --->   "%p_Val2_6_i = mul i32 %y_cast_i, %sin_t_V" [./imgproc.h:506]   --->   Operation 285 'mul' 'p_Val2_6_i' <Predicate = (!exitcond6)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i17 %i4_i to i10" [./imgproc.h:499]   --->   Operation 286 'trunc' 'tmp_74' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_20_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_74, i8 0)" [./imgproc.h:500]   --->   Operation 287 'bitconcatenate' 'tmp_20_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.97ns)   --->   "br label %.preheader1095.i" [./imgproc.h:500]   --->   Operation 288 'br' <Predicate = (!exitcond6)> <Delay = 0.97>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %dst_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 289 'specinterface' <Predicate = (exitcond6)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i17P(i17* %dst_rows_out, i17 %p_rows)" [./imgproc.h:462]   --->   Operation 290 'write' <Predicate = (exitcond6)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %dst_rows_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 291 'specinterface' <Predicate = (exitcond6)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i17P(i17* %dst_rows_out1, i17 %p_rows)" [./imgproc.h:462]   --->   Operation 292 'write' <Predicate = (exitcond6)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %dst_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 293 'specinterface' <Predicate = (exitcond6)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i17P(i17* %dst_cols_out, i17 %p_cols)" [./imgproc.h:463]   --->   Operation 294 'write' <Predicate = (exitcond6)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %dst_cols_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 295 'specinterface' <Predicate = (exitcond6)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i17P(i17* %dst_cols_out2, i17 %p_cols)" [./imgproc.h:463]   --->   Operation 296 'write' <Predicate = (exitcond6)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 297 'ret' <Predicate = (exitcond6)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.86>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%j5_i = phi i17 [ %j, %1 ], [ 0, %.preheader1095.preheader.i ]"   --->   Operation 298 'phi' 'j5_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 65536, i64 0)"   --->   Operation 299 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (1.25ns)   --->   "%exitcond = icmp eq i17 %j5_i, %tmp_10" [./imgproc.h:500]   --->   Operation 300 'icmp' 'exitcond' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (1.26ns)   --->   "%j = add i17 %j5_i, 1" [./imgproc.h:500]   --->   Operation 301 'add' 'j' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1096.i.loopexit, label %_ifconv" [./imgproc.h:500]   --->   Operation 302 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [./imgproc.h:500]   --->   Operation 303 'specregionbegin' 'tmp_38_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (1.26ns)   --->   "%x = add i17 %tmp_i71_cast_i, %j5_i" [./imgproc.h:504]   --->   Operation 304 'add' 'x' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%x_cast_i = sext i17 %x to i32" [./imgproc.h:504]   --->   Operation 305 'sext' 'x_cast_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (5.02ns)   --->   "%p_Val2_7_i = mul i32 %x_cast_i, %sin_t_V" [./imgproc.h:505]   --->   Operation 306 'mul' 'p_Val2_7_i' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (1.57ns)   --->   "%p_Val2_39 = sub i32 %p_Val2_22_i, %p_Val2_7_i" [./imgproc.h:505]   --->   Operation 307 'sub' 'p_Val2_39' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (5.02ns)   --->   "%p_Val2_8_i = mul i32 %x_cast_i, %cos_t_V" [./imgproc.h:506]   --->   Operation 308 'mul' 'p_Val2_8_i' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [1/1] (1.57ns)   --->   "%p_Val2_3 = add i32 %p_Val2_6_i, %p_Val2_8_i" [./imgproc.h:506]   --->   Operation 309 'add' 'p_Val2_3' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%ret_V_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_39, i32 16, i32 31)" [./imgproc.h:507]   --->   Operation 310 'partselect' 'ret_V_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i32 %p_Val2_39 to i16" [./imgproc.h:507]   --->   Operation 311 'trunc' 'tmp_76' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%ret_V_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_3, i32 16, i32 31)" [./imgproc.h:508]   --->   Operation 312 'partselect' 'ret_V_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i32 %p_Val2_3 to i16" [./imgproc.h:508]   --->   Operation 313 'trunc' 'tmp_78' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_38_i)" [./imgproc.h:538]   --->   Operation 314 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader1095.i" [./imgproc.h:500]   --->   Operation 315 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.32>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./imgproc.h:502]   --->   Operation 316 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node p_15_i)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_39, i32 31)" [./imgproc.h:507]   --->   Operation 317 'bitselect' 'tmp_75' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (1.25ns)   --->   "%tmp_94_i = icmp eq i16 %tmp_76, 0" [./imgproc.h:507]   --->   Operation 318 'icmp' 'tmp_94_i' <Predicate = (!exitcond)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (1.24ns)   --->   "%ret_V_18 = add i16 1, %ret_V_17" [./imgproc.h:507]   --->   Operation 319 'add' 'ret_V_18' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_15_i)   --->   "%p_8_i = select i1 %tmp_94_i, i16 %ret_V_17, i16 %ret_V_18" [./imgproc.h:507]   --->   Operation 320 'select' 'p_8_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 321 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_15_i = select i1 %tmp_75, i16 %p_8_i, i16 %ret_V_17" [./imgproc.h:507]   --->   Operation 321 'select' 'p_15_i' <Predicate = (!exitcond)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%r0 = sext i16 %p_15_i to i32" [./imgproc.h:507]   --->   Operation 322 'sext' 'r0' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%r0_cast_i = sext i16 %p_15_i to i17" [./imgproc.h:507]   --->   Operation 323 'sext' 'r0_cast_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node p_16_i)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_3, i32 31)" [./imgproc.h:508]   --->   Operation 324 'bitselect' 'tmp_77' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (1.25ns)   --->   "%tmp_95_i = icmp eq i16 %tmp_78, 0" [./imgproc.h:508]   --->   Operation 325 'icmp' 'tmp_95_i' <Predicate = (!exitcond)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/1] (1.24ns)   --->   "%ret_V_20 = add i16 1, %ret_V_19" [./imgproc.h:508]   --->   Operation 326 'add' 'ret_V_20' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node p_16_i)   --->   "%p_9_i = select i1 %tmp_95_i, i16 %ret_V_19, i16 %ret_V_20" [./imgproc.h:508]   --->   Operation 327 'select' 'p_9_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 328 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_16_i = select i1 %tmp_77, i16 %p_9_i, i16 %ret_V_19" [./imgproc.h:508]   --->   Operation 328 'select' 'p_16_i' <Predicate = (!exitcond)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%c0 = sext i16 %p_16_i to i32" [./imgproc.h:508]   --->   Operation 329 'sext' 'c0' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%c0_cast_i = sext i16 %p_16_i to i17" [./imgproc.h:508]   --->   Operation 330 'sext' 'c0_cast_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (1.31ns)   --->   "%slt = icmp slt i32 %r0, %rows" [./imgproc.h:509]   --->   Operation 331 'icmp' 'slt' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [1/1] (0.46ns)   --->   "%rev = xor i1 %slt, true" [./imgproc.h:509]   --->   Operation 332 'xor' 'rev' <Predicate = (!exitcond)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%tmp_18 = or i16 %p_15_i, %p_16_i" [./imgproc.h:509]   --->   Operation 333 'or' 'tmp_18' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_18, i32 15)" [./imgproc.h:509]   --->   Operation 334 'bitselect' 'tmp_79' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%or_cond_i = or i1 %tmp_79, %rev" [./imgproc.h:509]   --->   Operation 335 'or' 'or_cond_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%or_cond1091_not_i = xor i1 %or_cond_i, true" [./imgproc.h:509]   --->   Operation 336 'xor' 'or_cond1091_not_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [1/1] (1.31ns)   --->   "%tmp_97_i = icmp slt i32 %c0, %cols" [./imgproc.h:509]   --->   Operation 337 'icmp' 'tmp_97_i' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 338 [1/1] (0.51ns) (out node of the LUT)   --->   "%or_cond1_i = and i1 %tmp_97_i, %or_cond1091_not_i" [./imgproc.h:509]   --->   Operation 338 'and' 'or_cond1_i' <Predicate = (!exitcond)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %or_cond1_i, label %.preheader.preheader.0.i_ifconv, label %0" [./imgproc.h:509]   --->   Operation 339 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_111_i_cast = zext i17 %j5_i to i18" [./imgproc.h:510]   --->   Operation 340 'zext' 'tmp_111_i_cast' <Predicate = (!exitcond & !or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (1.28ns)   --->   "%tmp_29 = add i18 %tmp_20_cast, %tmp_111_i_cast" [./imgproc.h:510]   --->   Operation 341 'add' 'tmp_29' <Predicate = (!exitcond & !or_cond1_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i18 %tmp_29 to i64" [./imgproc.h:510]   --->   Operation 342 'zext' 'tmp_38_cast' <Predicate = (!exitcond & !or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%dst_val_addr = getelementptr [65536 x i8]* %dst_val, i64 0, i64 %tmp_38_cast" [./imgproc.h:510]   --->   Operation 343 'getelementptr' 'dst_val_addr' <Predicate = (!exitcond & !or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (1.99ns)   --->   "store i8 0, i8* %dst_val_addr, align 1" [./imgproc.h:510]   --->   Operation 344 'store' <Predicate = (!exitcond & !or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "br label %1" [./imgproc.h:511]   --->   Operation 345 'br' <Predicate = (!exitcond & !or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_99_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_15_i, i16 0)" [./imgproc.h:513]   --->   Operation 346 'bitconcatenate' 'tmp_99_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (1.57ns)   --->   "%p_Val2_41 = sub i32 %p_Val2_39, %tmp_99_i" [./imgproc.h:513]   --->   Operation 347 'sub' 'p_Val2_41' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_101_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_16_i, i16 0)" [./imgproc.h:515]   --->   Operation 348 'bitconcatenate' 'tmp_101_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (1.57ns)   --->   "%p_Val2_43 = sub i32 %p_Val2_3, %tmp_101_i" [./imgproc.h:515]   --->   Operation 349 'sub' 'p_Val2_43' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%OP2_V_4_cast_i = sext i32 %p_Val2_43 to i48" [./imgproc.h:518]   --->   Operation 350 'sext' 'OP2_V_4_cast_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%OP1_V_5_cast_i = sext i32 %p_Val2_41 to i48" [./imgproc.h:519]   --->   Operation 351 'sext' 'OP1_V_5_cast_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (5.02ns)   --->   "%p_Val2_47 = mul i48 %OP2_V_4_cast_i, %OP1_V_5_cast_i" [./imgproc.h:520]   --->   Operation 352 'mul' 'p_Val2_47' <Predicate = (!exitcond & or_cond1_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_109_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_47, i32 16, i32 47)" [./imgproc.h:520]   --->   Operation 353 'partselect' 'tmp_109_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i32 %rows to i10" [./imgproc.h:443]   --->   Operation 354 'trunc' 'tmp_80' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i16 %p_15_i to i10" [./imgproc.h:507]   --->   Operation 355 'trunc' 'tmp_81' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.48ns)   --->   "%tmp_82 = select i1 %rev, i10 %tmp_80, i10 %tmp_81" [./imgproc.h:526]   --->   Operation 356 'select' 'tmp_82' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_25_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_82, i8 0)" [./imgproc.h:528]   --->   Operation 357 'bitconcatenate' 'tmp_25_cast' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_186_0_i_cast = sext i16 %p_16_i to i18" [./imgproc.h:528]   --->   Operation 358 'sext' 'tmp_186_0_i_cast' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (1.28ns)   --->   "%tmp_19 = add i18 %tmp_186_0_i_cast, %tmp_25_cast" [./imgproc.h:528]   --->   Operation 359 'add' 'tmp_19' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i18 %tmp_19 to i64" [./imgproc.h:528]   --->   Operation 360 'sext' 'tmp_26_cast' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%src_val_addr = getelementptr [65536 x i8]* %src_val, i64 0, i64 %tmp_26_cast" [./imgproc.h:528]   --->   Operation 361 'getelementptr' 'src_val_addr' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 362 [2/2] (1.99ns)   --->   "%src_val_load = load i8* %src_val_addr, align 1" [./imgproc.h:528]   --->   Operation 362 'load' 'src_val_load' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_19 : Operation 363 [1/1] (1.24ns)   --->   "%c1_0_1_i = add i17 1, %c0_cast_i" [./imgproc.h:525]   --->   Operation 363 'add' 'c1_0_1_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%c1_0_1_cast_i = sext i17 %c1_0_1_i to i32" [./imgproc.h:525]   --->   Operation 364 'sext' 'c1_0_1_cast_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (1.31ns)   --->   "%tmp_184_0_1_i = icmp slt i32 %c1_0_1_cast_i, %cols" [./imgproc.h:527]   --->   Operation 365 'icmp' 'tmp_184_0_1_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_83 = sext i17 %c1_0_1_i to i18" [./imgproc.h:528]   --->   Operation 366 'sext' 'tmp_83' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i32 %i_op_assign to i18" [./imgproc.h:528]   --->   Operation 367 'trunc' 'tmp_84' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.56ns)   --->   "%tmp_85 = select i1 %tmp_184_0_1_i, i18 %tmp_83, i18 %tmp_84" [./imgproc.h:527]   --->   Operation 368 'select' 'tmp_85' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 369 [1/1] (1.28ns)   --->   "%tmp_20 = add i18 %tmp_85, %tmp_25_cast" [./imgproc.h:528]   --->   Operation 369 'add' 'tmp_20' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i18 %tmp_20 to i64" [./imgproc.h:528]   --->   Operation 370 'sext' 'tmp_27_cast' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%src_val_addr_1 = getelementptr [65536 x i8]* %src_val, i64 0, i64 %tmp_27_cast" [./imgproc.h:528]   --->   Operation 371 'getelementptr' 'src_val_addr_1' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 372 [2/2] (1.99ns)   --->   "%src_val_load_1 = load i8* %src_val_addr_1, align 1" [./imgproc.h:528]   --->   Operation 372 'load' 'src_val_load_1' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_19 : Operation 373 [1/1] (1.24ns)   --->   "%r1_i = add i17 1, %r0_cast_i" [./imgproc.h:524]   --->   Operation 373 'add' 'r1_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%r1_cast_i = sext i17 %r1_i to i32" [./imgproc.h:524]   --->   Operation 374 'sext' 'r1_cast_i' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (1.31ns)   --->   "%slt1 = icmp slt i32 %r1_cast_i, %rows" [./imgproc.h:526]   --->   Operation 375 'icmp' 'slt1' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%rev1 = xor i1 %slt1, true" [./imgproc.h:526]   --->   Operation 376 'xor' 'rev1' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%tmp_86 = trunc i17 %r1_i to i10" [./imgproc.h:524]   --->   Operation 377 'trunc' 'tmp_86' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_87 = select i1 %rev1, i10 %tmp_80, i10 %tmp_86" [./imgproc.h:526]   --->   Operation 378 'select' 'tmp_87' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_34_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_87, i8 0)" [./imgproc.h:528]   --->   Operation 379 'bitconcatenate' 'tmp_34_cast' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (1.28ns)   --->   "%tmp_21 = add i18 %tmp_186_0_i_cast, %tmp_34_cast" [./imgproc.h:528]   --->   Operation 380 'add' 'tmp_21' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 381 [1/1] (1.28ns)   --->   "%tmp_22 = add i18 %tmp_85, %tmp_34_cast" [./imgproc.h:528]   --->   Operation 381 'add' 'tmp_22' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_114_i_cast = zext i17 %j5_i to i18" [./imgproc.h:532]   --->   Operation 382 'zext' 'tmp_114_i_cast' <Predicate = (!exitcond & or_cond1_i)> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (1.28ns)   --->   "%tmp_27 = add i18 %tmp_114_i_cast, %tmp_20_cast" [./imgproc.h:532]   --->   Operation 383 'add' 'tmp_27' <Predicate = (!exitcond & or_cond1_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.59>
ST_20 : Operation 384 [1/1] (1.57ns)   --->   "%p_Val2_26_i = sub i32 65536, %p_Val2_41" [./imgproc.h:514]   --->   Operation 384 'sub' 'p_Val2_26_i' <Predicate = (or_cond1_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 385 [1/1] (1.57ns)   --->   "%p_Val2_29_i = sub i32 65536, %p_Val2_43" [./imgproc.h:516]   --->   Operation 385 'sub' 'p_Val2_29_i' <Predicate = (or_cond1_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%OP1_V_cast_i = sext i32 %p_Val2_26_i to i48" [./imgproc.h:517]   --->   Operation 386 'sext' 'OP1_V_cast_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 387 [1/1] (0.00ns)   --->   "%OP2_V_cast_i = sext i32 %p_Val2_29_i to i48" [./imgproc.h:517]   --->   Operation 387 'sext' 'OP2_V_cast_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 388 [1/1] (5.02ns)   --->   "%p_Val2_44 = mul i48 %OP2_V_cast_i, %OP1_V_cast_i" [./imgproc.h:517]   --->   Operation 388 'mul' 'p_Val2_44' <Predicate = (or_cond1_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_103_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_44, i32 16, i32 47)" [./imgproc.h:517]   --->   Operation 389 'partselect' 'tmp_103_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 390 [1/1] (5.02ns)   --->   "%p_Val2_45 = mul i48 %OP2_V_4_cast_i, %OP1_V_cast_i" [./imgproc.h:518]   --->   Operation 390 'mul' 'p_Val2_45' <Predicate = (or_cond1_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_105_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_45, i32 16, i32 47)" [./imgproc.h:518]   --->   Operation 391 'partselect' 'tmp_105_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 392 [1/1] (5.02ns)   --->   "%p_Val2_46 = mul i48 %OP2_V_cast_i, %OP1_V_5_cast_i" [./imgproc.h:519]   --->   Operation 392 'mul' 'p_Val2_46' <Predicate = (or_cond1_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_107_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_46, i32 16, i32 47)" [./imgproc.h:519]   --->   Operation 393 'partselect' 'tmp_107_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 394 [1/2] (1.99ns)   --->   "%src_val_load = load i8* %src_val_addr, align 1" [./imgproc.h:528]   --->   Operation 394 'load' 'src_val_load' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_20 : Operation 395 [1/2] (1.99ns)   --->   "%src_val_load_1 = load i8* %src_val_addr_1, align 1" [./imgproc.h:528]   --->   Operation 395 'load' 'src_val_load_1' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_20 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i18 %tmp_21 to i64" [./imgproc.h:528]   --->   Operation 396 'sext' 'tmp_35_cast' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%src_val_addr_2 = getelementptr [65536 x i8]* %src_val, i64 0, i64 %tmp_35_cast" [./imgproc.h:528]   --->   Operation 397 'getelementptr' 'src_val_addr_2' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i18 %tmp_22 to i64" [./imgproc.h:528]   --->   Operation 398 'sext' 'tmp_36_cast' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%src_val_addr_3 = getelementptr [65536 x i8]* %src_val, i64 0, i64 %tmp_36_cast" [./imgproc.h:528]   --->   Operation 399 'getelementptr' 'src_val_addr_3' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_20 : Operation 400 [2/2] (1.99ns)   --->   "%src_val_load_2 = load i8* %src_val_addr_2, align 1" [./imgproc.h:528]   --->   Operation 400 'load' 'src_val_load_2' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_20 : Operation 401 [2/2] (1.99ns)   --->   "%src_val_load_3 = load i8* %src_val_addr_3, align 1" [./imgproc.h:528]   --->   Operation 401 'load' 'src_val_load_3' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>

State 21 <SV = 20> <Delay = 8.59>
ST_21 : Operation 402 [1/1] (0.00ns)   --->   "%OP2_V_7_0_i = zext i8 %src_val_load to i32" [./imgproc.h:528]   --->   Operation 402 'zext' 'OP2_V_7_0_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_21 : Operation 403 [1/1] (5.02ns)   --->   "%p_Val2_63_0_i = mul i32 %tmp_103_i, %OP2_V_7_0_i" [./imgproc.h:528]   --->   Operation 403 'mul' 'p_Val2_63_0_i' <Predicate = (or_cond1_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [1/1] (0.00ns)   --->   "%OP2_V_7_0_1_i = zext i8 %src_val_load_1 to i32" [./imgproc.h:528]   --->   Operation 404 'zext' 'OP2_V_7_0_1_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_21 : Operation 405 [1/1] (5.02ns)   --->   "%p_Val2_63_0_1_i = mul i32 %tmp_105_i, %OP2_V_7_0_1_i" [./imgproc.h:528]   --->   Operation 405 'mul' 'p_Val2_63_0_1_i' <Predicate = (or_cond1_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 406 [1/2] (1.99ns)   --->   "%src_val_load_2 = load i8* %src_val_addr_2, align 1" [./imgproc.h:528]   --->   Operation 406 'load' 'src_val_load_2' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%OP2_V_7_1_i = zext i8 %src_val_load_2 to i32" [./imgproc.h:528]   --->   Operation 407 'zext' 'OP2_V_7_1_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (5.02ns)   --->   "%p_Val2_63_1_i = mul i32 %tmp_107_i, %OP2_V_7_1_i" [./imgproc.h:528]   --->   Operation 408 'mul' 'p_Val2_63_1_i' <Predicate = (or_cond1_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 409 [1/2] (1.99ns)   --->   "%src_val_load_3 = load i8* %src_val_addr_3, align 1" [./imgproc.h:528]   --->   Operation 409 'load' 'src_val_load_3' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_21 : Operation 410 [1/1] (0.00ns)   --->   "%OP2_V_7_1_1_i = zext i8 %src_val_load_3 to i32" [./imgproc.h:528]   --->   Operation 410 'zext' 'OP2_V_7_1_1_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (5.02ns)   --->   "%p_Val2_63_1_1_i = mul i32 %tmp_109_i, %OP2_V_7_1_1_i" [./imgproc.h:528]   --->   Operation 411 'mul' 'p_Val2_63_1_1_i' <Predicate = (or_cond1_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 412 [1/1] (1.57ns)   --->   "%tmp28 = add i32 %p_Val2_63_1_i, %p_Val2_63_1_1_i" [./imgproc.h:528]   --->   Operation 412 'add' 'tmp28' <Predicate = (or_cond1_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.32>
ST_22 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i32 %p_Val2_63_0_i, %p_Val2_63_0_1_i" [./imgproc.h:528]   --->   Operation 413 'add' 'tmp27' <Predicate = (or_cond1_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 414 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%p_Val2_64_1_1_i = add i32 %tmp28, %tmp27" [./imgproc.h:528]   --->   Operation 414 'add' 'p_Val2_64_1_1_i' <Predicate = (or_cond1_i)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_110_i = sext i32 %p_Val2_64_1_1_i to i33" [./imgproc.h:532]   --->   Operation 415 'sext' 'tmp_110_i' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_22 : Operation 416 [1/1] (1.57ns)   --->   "%r_V = add nsw i33 32768, %tmp_110_i" [./imgproc.h:532]   --->   Operation 416 'add' 'r_V' <Predicate = (or_cond1_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V, i32 32)" [./imgproc.h:532]   --->   Operation 417 'bitselect' 'tmp_88' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_22 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i33 %r_V to i16" [./imgproc.h:532]   --->   Operation 418 'trunc' 'tmp_89' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_22 : Operation 419 [1/1] (1.25ns)   --->   "%tmp_112_i = icmp eq i16 %tmp_89, 0" [./imgproc.h:532]   --->   Operation 419 'icmp' 'tmp_112_i' <Predicate = (or_cond1_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i33.i32.i32(i33 %r_V, i32 16, i32 23)" [./imgproc.h:532]   --->   Operation 420 'partselect' 'tmp_23' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (1.28ns)   --->   "%tmp_24 = add i8 1, %tmp_23" [./imgproc.h:532]   --->   Operation 421 'add' 'tmp_24' <Predicate = (or_cond1_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_25 = select i1 %tmp_112_i, i8 %tmp_23, i8 %tmp_24" [./imgproc.h:532]   --->   Operation 422 'select' 'tmp_25' <Predicate = (or_cond1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 423 [1/1] (0.35ns) (out node of the LUT)   --->   "%tmp_26 = select i1 %tmp_88, i8 %tmp_25, i8 %tmp_23" [./imgproc.h:532]   --->   Operation 423 'select' 'tmp_26' <Predicate = (or_cond1_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i18 %tmp_27 to i64" [./imgproc.h:532]   --->   Operation 424 'zext' 'tmp_37_cast' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_22 : Operation 425 [1/1] (0.00ns)   --->   "%dst_val_addr_1 = getelementptr [65536 x i8]* %dst_val, i64 0, i64 %tmp_37_cast" [./imgproc.h:532]   --->   Operation 425 'getelementptr' 'dst_val_addr_1' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_22 : Operation 426 [1/1] (1.99ns)   --->   "store i8 %tmp_26, i8* %dst_val_addr_1, align 1" [./imgproc.h:532]   --->   Operation 426 'store' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 427 'br' <Predicate = (or_cond1_i)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (0.00ns)   --->   "br label %.preheader1096.i"   --->   Operation 428 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.26ns
The critical path consists of the following:
	fifo read on port 'theta' [17]  (2.26 ns)

 <State 2>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', ./imgproc.h:447) [20]  (7.31 ns)

 <State 3>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', ./imgproc.h:447) [20]  (7.31 ns)

 <State 4>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('angle', ./imgproc.h:447) [21]  (8.35 ns)

 <State 5>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('angle', ./imgproc.h:447) [21]  (8.35 ns)

 <State 6>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('angle', ./imgproc.h:447) [21]  (8.35 ns)

 <State 7>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('angle', ./imgproc.h:447) [21]  (8.35 ns)

 <State 8>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('angle', ./imgproc.h:447) [21]  (8.35 ns)

 <State 9>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('angle', ./imgproc.h:447) [21]  (8.35 ns)

 <State 10>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('angle', ./imgproc.h:447) [21]  (8.35 ns)

 <State 11>: 2.62ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./imgproc.h:448) to 'sin_or_cos<float>' [22]  (2.62 ns)

 <State 12>: 5.47ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./imgproc.h:448) to 'sin_or_cos<float>' [22]  (1.47 ns)
	'fpext' operation ('d', ./imgproc.h:448) [23]  (2.66 ns)
	'icmp' operation ('tmp_45_i', ./imgproc.h:448) [34]  (1.34 ns)

 <State 13>: 8.64ns
The critical path consists of the following:
	'sub' operation ('F2', ./imgproc.h:448) [35]  (1.27 ns)
	'add' operation ('tmp_48_i', ./imgproc.h:448) [37]  (1.27 ns)
	'select' operation ('sh_amt', ./imgproc.h:448) [39]  (0.557 ns)
	'icmp' operation ('tmp_52_i', ./imgproc.h:448) [43]  (1.12 ns)
	'xor' operation ('sel_tmp8', ./imgproc.h:448) [57]  (0 ns)
	'and' operation ('sel_tmp9', ./imgproc.h:448) [58]  (0 ns)
	'select' operation ('sel_tmp', ./imgproc.h:448) [59]  (0.472 ns)
	'select' operation ('sel_tmp5', ./imgproc.h:448) [61]  (2.17 ns)
	'select' operation ('cos_t.V', ./imgproc.h:448) [65]  (1.79 ns)

 <State 14>: 6.6ns
The critical path consists of the following:
	'add' operation ('i_op', ./imgproc.h:452) [110]  (1.58 ns)
	'mul' operation ('p_Val2_i', ./imgproc.h:456) [111]  (5.02 ns)

 <State 15>: 6.59ns
The critical path consists of the following:
	'add' operation ('__Val2__', ./imgproc.h:455) [155]  (1.58 ns)
	'add' operation ('__Val2__', ./imgproc.h:457) [181]  (1.58 ns)
	'icmp' operation ('tmp_i_i6', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:457) [183]  (1.25 ns)
	'select' operation ('__Val2__', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./imgproc.h:457) [185]  (0.457 ns)
	'icmp' operation ('tmp_80_i', ./imgproc.h:457) [189]  (1.25 ns)
	'select' operation ('p_7_i', ./imgproc.h:457) [191]  (0 ns)
	'select' operation ('p_14_i', ./imgproc.h:457) [192]  (0.473 ns)

 <State 16>: 7.59ns
The critical path consists of the following:
	'xor' operation ('tmp', ./imgproc.h:499) [231]  (0.511 ns)
	'icmp' operation ('tmp_2', ./imgproc.h:499) [233]  (1.25 ns)
	'select' operation ('smax', ./imgproc.h:499) [234]  (0.473 ns)
	'icmp' operation ('tmp_4', ./imgproc.h:499) [236]  (1.25 ns)
	'select' operation ('smax1', ./imgproc.h:499) [237]  (0.473 ns)
	'select' operation ('smax2', ./imgproc.h:499) [239]  (0.473 ns)
	'add' operation ('tmp_8', ./imgproc.h:499) [241]  (1.92 ns)
	'add' operation ('tmp_10', ./imgproc.h:499) [243]  (1.25 ns)

 <State 17>: 6.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./imgproc.h:499) [259]  (0 ns)
	'add' operation ('y', ./imgproc.h:503) [265]  (1.27 ns)
	'mul' operation ('p_Val2_6_i', ./imgproc.h:506) [268]  (5.02 ns)

 <State 18>: 7.87ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./imgproc.h:500) [273]  (0 ns)
	'add' operation ('x', ./imgproc.h:504) [281]  (1.27 ns)
	'mul' operation ('p_Val2_7_i', ./imgproc.h:505) [283]  (5.02 ns)
	'sub' operation ('__Val2__', ./imgproc.h:505) [284]  (1.58 ns)

 <State 19>: 8.32ns
The critical path consists of the following:
	'icmp' operation ('tmp_94_i', ./imgproc.h:507) [290]  (1.25 ns)
	'select' operation ('p_8_i', ./imgproc.h:507) [292]  (0 ns)
	'select' operation ('p_15_i', ./imgproc.h:507) [293]  (0.473 ns)
	'sub' operation ('__Val2__', ./imgproc.h:513) [323]  (1.58 ns)
	'mul' operation ('__Val2__', ./imgproc.h:520) [338]  (5.02 ns)

 <State 20>: 6.6ns
The critical path consists of the following:
	'sub' operation ('p_Val2_26_i', ./imgproc.h:514) [324]  (1.58 ns)
	'mul' operation ('__Val2__', ./imgproc.h:518) [333]  (5.02 ns)

 <State 21>: 8.6ns
The critical path consists of the following:
	'load' operation ('src_val_load_2', ./imgproc.h:528) on array 'src_val' [376]  (2 ns)
	'mul' operation ('p_Val2_63_1_i', ./imgproc.h:528) [378]  (5.02 ns)
	'add' operation ('tmp28', ./imgproc.h:528) [383]  (1.58 ns)

 <State 22>: 7.33ns
The critical path consists of the following:
	'add' operation ('tmp27', ./imgproc.h:528) [382]  (0 ns)
	'add' operation ('p_Val2_64_1_1_i', ./imgproc.h:528) [384]  (2.11 ns)
	'add' operation ('r.V', ./imgproc.h:532) [386]  (1.58 ns)
	'add' operation ('tmp_24', ./imgproc.h:532) [391]  (1.28 ns)
	'select' operation ('tmp_25', ./imgproc.h:532) [392]  (0 ns)
	'select' operation ('tmp_26', ./imgproc.h:532) [393]  (0.355 ns)
	'store' operation (./imgproc.h:532) of variable 'tmp_26', ./imgproc.h:532 on array 'dst_val' [398]  (2 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
