	component MebX_Qsys_Project_Burst is
		port (
			clk100_clk                       : in  std_logic := 'X'; -- clk
			clk200_clk                       : in  std_logic := 'X'; -- clk
			clk50_clk                        : in  std_logic := 'X'; -- clk
			comm_a_conduit_end_spw_si_signal : in  std_logic := 'X'; -- spw_si_signal
			comm_a_conduit_end_spw_di_signal : in  std_logic := 'X'; -- spw_di_signal
			comm_a_conduit_end_spw_do_signal : out std_logic;        -- spw_do_signal
			comm_a_conduit_end_spw_so_signal : out std_logic;        -- spw_so_signal
			rst_reset_n                      : in  std_logic := 'X'; -- reset_n
			timer_1ms_external_port_export   : out std_logic;        -- export
			timer_1us_external_port_export   : out std_logic         -- export
		);
	end component MebX_Qsys_Project_Burst;

