git clone --depth 1 --no-tags https://github.com/Shashi18/UP-Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121864276
git clone --depth 1 --no-tags https://github.com/jdocampom/LM32-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124299628
git clone --depth 1 --no-tags https://github.com/Ali-Raza-Syed/MicroProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116582739
git clone --depth 1 --no-tags https://github.com/fengmaoqiao/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116658952
git clone --depth 1 --no-tags https://github.com/nipunpruthi/verilog_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116563702
git clone --depth 1 --no-tags https://github.com/Time-Dev/VerilogDump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116862652
git clone --depth 1 --no-tags https://github.com/ntwong0/CMPE127-Toolkit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117026779
git clone --depth 1 --no-tags https://github.com/PinYuan/2017DSD_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117185623
git clone --depth 1 --no-tags https://github.com/anuphassan/Reaction-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117303777
git clone --depth 1 --no-tags https://github.com/jackedelen/ee209lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119131564
git clone --depth 1 --no-tags https://github.com/shayramos/Memorycontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118912742
git clone --depth 1 --no-tags https://github.com/homidian/Tower_problem2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118206210
git clone --depth 1 --no-tags https://github.com/ChrisGeorgakidis/Quadratic-Equation-MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118928497
git clone --depth 1 --no-tags https://github.com/MartBarc/SerialLinkCRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119868066
git clone --depth 1 --no-tags https://github.com/yavuzserdol/CSE-331---Computer-Organization-HELLO-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119387855
git clone --depth 1 --no-tags https://github.com/RahulGala/autocompile-HDL-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119788964
git clone --depth 1 --no-tags https://github.com/WilliamGu98/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123060171
git clone --depth 1 --no-tags https://github.com/jupulidoplaz/EE460M.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123364771
git clone --depth 1 --no-tags https://github.com/Panizka/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124932599
git clone --depth 1 --no-tags https://github.com/mjdvr23/Sparc-Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125537749
git clone --depth 1 --no-tags https://github.com/Gvst/micro2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125396759
git clone --depth 1 --no-tags https://github.com/suyuee/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124646486
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-BoothAlgorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124817290
git clone --depth 1 --no-tags https://github.com/sadiwali/UTT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125286516
git clone --depth 1 --no-tags https://github.com/ShawnLiu012/VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123339859
git clone --depth 1 --no-tags https://github.com/nia-bahador/mips-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117948059
git clone --depth 1 --no-tags https://github.com/MaryBennett/uart-testing-chip-hack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117968076
git clone --depth 1 --no-tags https://github.com/luis-vf/DCA_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118823174
git clone --depth 1 --no-tags https://github.com/vasudhaboddukuri/Designing_Self-Checking_FPGAs_through_Error_Detection_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118113559
git clone --depth 1 --no-tags https://github.com/FullofQuarks/CS4341-TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118829111
git clone --depth 1 --no-tags https://github.com/anuphassan/Digital-Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117303303
git clone --depth 1 --no-tags https://github.com/myko81/CECS301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119934528
git clone --depth 1 --no-tags https://github.com/Kamalavasan/RTL_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120658495
git clone --depth 1 --no-tags https://github.com/163119/CSCI330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120686563
git clone --depth 1 --no-tags https://github.com/silicondosa/FrontPanelWrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120539939
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/FPGA-Christmas-Card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121124700
git clone --depth 1 --no-tags https://github.com/pablomorales88/verilog_monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120797621
git clone --depth 1 --no-tags https://github.com/kristacapps1/MIPS-32bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118544338
git clone --depth 1 --no-tags https://github.com/kokjo/millcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118581372
git clone --depth 1 --no-tags https://github.com/coder-1000/Booth-Multipler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118375345
git clone --depth 1 --no-tags https://github.com/bwyogatama/Booth-Algorithm-Implementation-Radix-2-and-Radix-4-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118709134
git clone --depth 1 --no-tags https://github.com/masiro97/FPGA_quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118238357
git clone --depth 1 --no-tags https://github.com/abhishekroushan/ee180lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121917292
git clone --depth 1 --no-tags https://github.com/nmosier/3SAT-solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121963122
git clone --depth 1 --no-tags https://github.com/VinayakTripathi/FPGAWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122050587
git clone --depth 1 --no-tags https://github.com/DUWTLAB/Git_nios_small_pio_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124736023
git clone --depth 1 --no-tags https://github.com/wang2590/ECE-337-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124949873
git clone --depth 1 --no-tags https://github.com/wanghran/Physics_234.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123189091
git clone --depth 1 --no-tags https://github.com/gdmanarang/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123218339
git clone --depth 1 --no-tags https://github.com/silviafeiwang/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123556096
git clone --depth 1 --no-tags https://github.com/Edgineer/CSM152A-Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123855756
git clone --depth 1 --no-tags https://github.com/umangkk5/5_Stage_RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122932742
git clone --depth 1 --no-tags https://github.com/travisaubrey76/Verilog-MIPS-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121442044
git clone --depth 1 --no-tags https://github.com/Callum-Duff/SISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121532769
git clone --depth 1 --no-tags https://github.com/edlin0249/NTU-DSDL2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125365610
git clone --depth 1 --no-tags https://github.com/oopsidoodles/CSCB58_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125102552
git clone --depth 1 --no-tags https://github.com/gitmatsuda/fpga3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122796667
git clone --depth 1 --no-tags https://github.com/laboox/trax-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122924576
git clone --depth 1 --no-tags https://github.com/msafari18/logic-design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122679539
git clone --depth 1 --no-tags https://github.com/josephadisaputro/EECS2021-LABL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122671932
git clone --depth 1 --no-tags https://github.com/yanycarl/E-Lock-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123989400
git clone --depth 1 --no-tags https://github.com/sara/CS352.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119296219
git clone --depth 1 --no-tags https://github.com/cbble86/Notes-of-EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119697218
git clone --depth 1 --no-tags https://github.com/yousefmaw/PCI-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120507525
git clone --depth 1 --no-tags https://github.com/rajatsarkari/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120596971
git clone --depth 1 --no-tags https://github.com/scharles1/EE_180_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120818174
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/RyanGrayFrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120857692
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/ColeLewisFreqCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120854808
git clone --depth 1 --no-tags https://github.com/Wutever/FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120975289
git clone --depth 1 --no-tags https://github.com/npiscitello/RoboChess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120916322
git clone --depth 1 --no-tags https://github.com/d0n601/CSUS-CSC137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121324920
git clone --depth 1 --no-tags https://github.com/dickensc/pipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117750921
git clone --depth 1 --no-tags https://github.com/lemotw/ALU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117938464
git clone --depth 1 --no-tags https://github.com/bufuak/Bil331ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116554691
git clone --depth 1 --no-tags https://github.com/UsedToBe97/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116978539
git clone --depth 1 --no-tags https://github.com/Silipwn/Learning-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116949895
git clone --depth 1 --no-tags https://github.com/luis-vf/DCA_0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117591062
git clone --depth 1 --no-tags https://github.com/GrahamYan/2017-System-Fall-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117070928
git clone --depth 1 --no-tags https://github.com/shsjxzh/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116957968
git clone --depth 1 --no-tags https://github.com/mahshiv/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117270195
git clone --depth 1 --no-tags https://github.com/hyshum/computerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117328089
git clone --depth 1 --no-tags https://github.com/Laknath1996/Image-Downsampling-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118313192
git clone --depth 1 --no-tags https://github.com/vrnambur/ece533labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118072555
git clone --depth 1 --no-tags https://github.com/nicknagi/BattleShip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118081957
git clone --depth 1 --no-tags https://github.com/farzinlize/FPGA-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118153238
git clone --depth 1 --no-tags https://github.com/benton-gray/SPI_MASTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121579170
git clone --depth 1 --no-tags https://github.com/gandhiishere/CAN_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121607934
git clone --depth 1 --no-tags https://github.com/Aosilujia/2017-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123258763
git clone --depth 1 --no-tags https://github.com/Shreyas-pandith/DDS-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123428101
git clone --depth 1 --no-tags https://github.com/angryoperator/wishboneTesting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123037401
git clone --depth 1 --no-tags https://github.com/andrewpeck/alct_sctest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123499293
git clone --depth 1 --no-tags https://github.com/bsh-git/bsh_hdl_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117719796
git clone --depth 1 --no-tags https://github.com/Suikaba/SIPS4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124366862
git clone --depth 1 --no-tags https://github.com/2329408386/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124617290
git clone --depth 1 --no-tags https://github.com/pixiake/ElectronicsDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124724068
git clone --depth 1 --no-tags https://github.com/ggannann/Platform-independent-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122151273
git clone --depth 1 --no-tags https://github.com/Davbs94/Proyecto1_Arqui2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125129909
git clone --depth 1 --no-tags https://github.com/TylerHaze/AssemblyCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123729712
