#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Sep  2 10:34:32 2025
# Process ID: 8200
# Current directory: C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1
# Command line: vivado.exe -log Mercury_ZX5_ST1.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Mercury_ZX5_ST1.tcl -notrace
# Log file: C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1.vdi
# Journal file: C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1\vivado.jou
# Running On        :LOCARNO
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-9600K CPU @ 3.70GHz
# CPU Frequency     :3696 MHz
# CPU Physical cores:6
# CPU Logical cores :6
# Host memory       :34199 MB
# Swap memory       :5100 MB
# Total Virtual     :39300 MB
# Available Virtual :23079 MB
#-----------------------------------------------------------
source Mercury_ZX5_ST1.tcl -notrace
source C:/Users/tgomes/git/2024_1/reference_design/scripts/settings.tcl
INFO: settings.tcl file loaded.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 496.090 ; gain = 201.047
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top Mercury_ZX5_ST1 -part xc7z015clg485-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Device 21-9227] Part: xc7z015clg485-2 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_axi_bram_ctrl_0_0/Mercury_ZX5_axi_bram_ctrl_0_0.dcp' for cell 'Mercury_ZX5_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_blk_mem_gen_0_0/Mercury_ZX5_blk_mem_gen_0_0.dcp' for cell 'Mercury_ZX5_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_blk_mem_gen_0_1/Mercury_ZX5_blk_mem_gen_0_1.dcp' for cell 'Mercury_ZX5_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_processing_system7_0/Mercury_ZX5_processing_system7_0.dcp' for cell 'Mercury_ZX5_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_rst_0/Mercury_ZX5_ps_sys_rst_0.dcp' for cell 'Mercury_ZX5_i/ps_sys_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/Mercury_ZX5_smartconnect_00_0.dcp' for cell 'Mercury_ZX5_i/smartconnect_00'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_xadc_wiz_0/Mercury_ZX5_xadc_wiz_0.dcp' for cell 'Mercury_ZX5_i/xadc_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.478 . Memory (MB): peak = 1014.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_processing_system7_0/Mercury_ZX5_processing_system7_0.xdc] for cell 'Mercury_ZX5_i/processing_system7/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_processing_system7_0/Mercury_ZX5_processing_system7_0.xdc] for cell 'Mercury_ZX5_i/processing_system7/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_rst_0/Mercury_ZX5_ps_sys_rst_0_board.xdc] for cell 'Mercury_ZX5_i/ps_sys_rst/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_rst_0/Mercury_ZX5_ps_sys_rst_0_board.xdc] for cell 'Mercury_ZX5_i/ps_sys_rst/U0'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_rst_0/Mercury_ZX5_ps_sys_rst_0.xdc] for cell 'Mercury_ZX5_i/ps_sys_rst/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_rst_0/Mercury_ZX5_ps_sys_rst_0.xdc] for cell 'Mercury_ZX5_i/ps_sys_rst/U0'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_xadc_wiz_0/Mercury_ZX5_xadc_wiz_0.xdc] for cell 'Mercury_ZX5_i/xadc_wiz/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_xadc_wiz_0/Mercury_ZX5_xadc_wiz_0.xdc] for cell 'Mercury_ZX5_i/xadc_wiz/U0'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_1/bd_c4d9_psr_aclk_0_board.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_1/bd_c4d9_psr_aclk_0_board.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_1/bd_c4d9_psr_aclk_0.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_1/bd_c4d9_psr_aclk_0.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc:184]
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_11/bd_c4d9_sarn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc:184]
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_12/bd_c4d9_srn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:70]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:94]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc:94]
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_13/bd_c4d9_sawn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_14/bd_c4d9_swn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_14/bd_c4d9_swn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_15/bd_c4d9_sbn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_15/bd_c4d9_sbn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_17/bd_c4d9_m00arn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_17/bd_c4d9_m00arn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_18/bd_c4d9_m00rn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_18/bd_c4d9_m00rn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_19/bd_c4d9_m00awn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_19/bd_c4d9_m00awn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_20/bd_c4d9_m00wn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_20/bd_c4d9_m00wn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_21/bd_c4d9_m00bn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_21/bd_c4d9_m00bn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_24/bd_c4d9_m01arn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_24/bd_c4d9_m01arn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_25/bd_c4d9_m01rn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_25/bd_c4d9_m01rn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_26/bd_c4d9_m01awn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_26/bd_c4d9_m01awn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_27/bd_c4d9_m01wn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_27/bd_c4d9_m01wn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_28/bd_c4d9_m01bn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/bd_0/ip/ip_28/bd_c4d9_m01bn_0_clocks.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/smartconnect.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_00_0/smartconnect.xdc] for cell 'Mercury_ZX5_i/smartconnect_00/inst'
Sourcing Tcl File [C:/Users/tgomes/git/2024_1/reference_design/src/Mercury_ZX5_ST1.tcl]
Finished Sourcing Tcl File [C:/Users/tgomes/git/2024_1/reference_design/src/Mercury_ZX5_ST1.tcl]
Sourcing Tcl File [C:/Users/tgomes/git/2024_1/reference_design/src/Mercury_ZX5_timing.tcl]
Finished Sourcing Tcl File [C:/Users/tgomes/git/2024_1/reference_design/src/Mercury_ZX5_timing.tcl]
INFO: [Project 1-1714] 53 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Mercury_ZX5_ST1'...
INFO: [Project 1-1687] 693 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1763.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 102 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1763.902 ; gain = 1226.969
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1763.902 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23a3d54ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1763.902 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 23a3d54ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2114.082 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 23a3d54ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2114.082 ; gain = 0.000
Phase 1 Initialization | Checksum: 23a3d54ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2114.082 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 23a3d54ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 2114.082 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 23a3d54ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2114.082 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 23a3d54ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 2114.082 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 42 pins
INFO: [Opt 31-138] Pushed 22 inverter(s) to 148 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2e121378f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.519 . Memory (MB): peak = 2114.082 ; gain = 0.000
Retarget | Checksum: 2e121378f
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Retarget, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 23b21569e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 2114.082 ; gain = 0.000
Constant propagation | Checksum: 23b21569e
INFO: [Opt 31-389] Phase Constant propagation created 151 cells and removed 410 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2598a5135

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 0.000
Sweep | Checksum: 2598a5135
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1376 cells
INFO: [Opt 31-1021] In phase Sweep, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2598a5135

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 0.000
BUFG optimization | Checksum: 2598a5135
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2598a5135

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 0.000
Shift Register Optimization | Checksum: 2598a5135
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23cb9b0a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 0.000
Post Processing Netlist | Checksum: 23cb9b0a6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1640baa1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2114.082 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1640baa1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 0.000
Phase 9 Finalization | Checksum: 1640baa1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |              86  |                                             61  |
|  Constant propagation         |             151  |             410  |                                             60  |
|  Sweep                        |               0  |            1376  |                                             75  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1640baa1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1640baa1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2267.266 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1640baa1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2267.266 ; gain = 153.184

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1640baa1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2267.266 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2267.266 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1640baa1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.266 ; gain = 503.363
INFO: [Vivado 12-24828] Executing command : report_drc -file Mercury_ZX5_ST1_drc_opted.rpt -pb Mercury_ZX5_ST1_drc_opted.pb -rpx Mercury_ZX5_ST1_drc_opted.rpx
Command: report_drc -file Mercury_ZX5_ST1_drc_opted.rpt -pb Mercury_ZX5_ST1_drc_opted.pb -rpx Mercury_ZX5_ST1_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.266 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2267.266 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dce73770

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2267.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2027b79d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2081721f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2081721f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2081721f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2968fcddb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26e0886b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26e0886b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 26b9d0777

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 356 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 136 nets or LUTs. Breaked 0 LUT, combined 136 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2267.266 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            136  |                   136  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            136  |                   136  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 259b0db34

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f1b3f768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f1b3f768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec74769b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 131fa7967

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10bee6e02

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12402d8f7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e1fad5f7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f494e38c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20ca17a7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20ca17a7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12f314c4c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.724 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c7d090f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1914c5796

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12f314c4c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.724. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14751c2ca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 14751c2ca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14751c2ca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14751c2ca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 14751c2ca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2267.266 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e27845a1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000
Ending Placer Task | Checksum: 1a54e67c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.266 ; gain = 0.000
85 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Mercury_ZX5_ST1_utilization_placed.rpt -pb Mercury_ZX5_ST1_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file Mercury_ZX5_ST1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Mercury_ZX5_ST1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.792 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.266 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2267.266 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.907 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.724 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.806 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.266 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2267.266 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2267.266 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.890 . Memory (MB): peak = 2267.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 79cd49cd ConstDB: 0 ShapeSum: b6c939be RouteDB: 74b7e438
Post Restoration Checksum: NetGraph: 2a3a4715 | NumContArr: ce3ade39 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27dc71a88

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2347.371 ; gain = 80.105

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27dc71a88

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2347.371 ; gain = 80.105

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27dc71a88

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2347.371 ; gain = 80.105
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f871db4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.805 ; gain = 128.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.894  | TNS=0.000  | WHS=-0.218 | THS=-588.638|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7130
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7130
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18329d05f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 18329d05f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 277887dd0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2401.094 ; gain = 133.828
Phase 4 Initial Routing | Checksum: 277887dd0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 634
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.631  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2b0ece049

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2401.094 ; gain = 133.828
Phase 5 Rip-up And Reroute | Checksum: 2b0ece049

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2b0ece049

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2b0ece049

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2401.094 ; gain = 133.828
Phase 6 Delay and Skew Optimization | Checksum: 2b0ece049

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.698  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2567da972

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828
Phase 7 Post Hold Fix | Checksum: 2567da972

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.47367 %
  Global Horizontal Routing Utilization  = 1.74664 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2567da972

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2567da972

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1be105941

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1be105941

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.698  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1be105941

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828
Total Elapsed time in route_design: 36.26 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1da15902e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1da15902e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.094 ; gain = 133.828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2401.094 ; gain = 133.828
INFO: [Vivado 12-24828] Executing command : report_drc -file Mercury_ZX5_ST1_drc_routed.rpt -pb Mercury_ZX5_ST1_drc_routed.pb -rpx Mercury_ZX5_ST1_drc_routed.rpx
Command: report_drc -file Mercury_ZX5_ST1_drc_routed.rpt -pb Mercury_ZX5_ST1_drc_routed.pb -rpx Mercury_ZX5_ST1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Mercury_ZX5_ST1_methodology_drc_routed.rpt -pb Mercury_ZX5_ST1_methodology_drc_routed.pb -rpx Mercury_ZX5_ST1_methodology_drc_routed.rpx
Command: report_methodology -file Mercury_ZX5_ST1_methodology_drc_routed.rpt -pb Mercury_ZX5_ST1_methodology_drc_routed.pb -rpx Mercury_ZX5_ST1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Mercury_ZX5_ST1_timing_summary_routed.rpt -pb Mercury_ZX5_ST1_timing_summary_routed.pb -rpx Mercury_ZX5_ST1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Mercury_ZX5_ST1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Mercury_ZX5_ST1_route_status.rpt -pb Mercury_ZX5_ST1_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Mercury_ZX5_ST1_power_routed.rpt -pb Mercury_ZX5_ST1_power_summary_routed.pb -rpx Mercury_ZX5_ST1_power_routed.rpx
Command: report_power -file Mercury_ZX5_ST1_power_routed.rpt -pb Mercury_ZX5_ST1_power_summary_routed.pb -rpx Mercury_ZX5_ST1_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
127 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Mercury_ZX5_ST1_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Mercury_ZX5_ST1_bus_skew_routed.rpt -pb Mercury_ZX5_ST1_bus_skew_routed.pb -rpx Mercury_ZX5_ST1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2401.160 ; gain = 0.066
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2419.461 ; gain = 13.750
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.924 . Memory (MB): peak = 2430.414 ; gain = 23.715
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.414 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2430.414 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2430.414 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2430.414 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2430.414 ; gain = 23.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_routed.dcp' has been generated.
CRITICAL WARNING: [Memdata 28-165] The reference name: Mercury_ZX5_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_00/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
CRITICAL WARNING: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: C:/Users/tgomes/git/2024_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_bd.bmm
Command: write_bitstream -force Mercury_ZX5_ST1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Mercury_ZX5_ST1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 103 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2866.406 ; gain = 435.992
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 10:37:12 2025...
