# RISCV-V FRONT-END

![GitHub repo size](https://img.shields.io/github/repo-size/eduardoMichell/rv-sim?label=Repo%20Size)

This project is a RISC-V processor implemented in JavaScript, allowing the execution of RISC-V assembly code from the RV32I instruction set directly through HTTP requests. It was developed with the objective of providing an accessible implementation, allowing students, enthusiasts and developers to experience and learn about this popular processor architecture.
