Hack to make PCI root appear reliably

A modified version of the patch provided by jianjun at
https://forum.banana-pi.org/t/bpi-r3-problem-with-pcie/15152/23

This makes the PCIe root appear reliably on cold-boot.  If the PCIe device
does not show up on cold-boot, remove the root and trigger a re-scan.

echo 1 > /sys/bus/pci/devices/0000:00:00.0/remove
echo 1 > /sys/bus/pci/rescan

diff --git a/drivers/pci/controller/pcie-mediatek-gen3.c b/drivers/pci/controller/pcie-mediatek-gen3.c
index aa24ac9aaecc..4dd6737a55ea 100644
--- a/drivers/pci/controller/pcie-mediatek-gen3.c
+++ b/drivers/pci/controller/pcie-mediatek-gen3.c
@@ -463,17 +463,22 @@ static int mtk_pcie_startup_port(struct mtk_gen3_pcie *pcie)
 		       PCIE_PE_RSTB;
 		writel_relaxed(val, pcie->base + PCIE_RST_CTRL_REG);
 
+		usleep_range(10 * 1000, 15 * 1000);
+
+		/* De-assert reset signals */
+		val &= ~(PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB);
+		writel_relaxed(val, pcie->base + PCIE_RST_CTRL_REG);
+
 		/*
 		 * Described in PCIe CEM specification revision 6.0.
 		 *
 		 * The deassertion of PERST# should be delayed 100ms (TPVPERL)
 		 * for the power and clock to become stable.
 		 */
-		msleep(PCIE_T_PVPERL_MS);
+		msleep(PCIE_T_PVPERL_MS - 10);
 
 		/* De-assert reset signals */
-		val &= ~(PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB |
-			 PCIE_PE_RSTB);
+		val &= ~PCIE_PE_RSTB;
 		writel_relaxed(val, pcie->base + PCIE_RST_CTRL_REG);
 	}
 
