C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE C8051F12X_FIR_DEMO
OBJECT MODULE PLACED IN C8051F12x_FIR_Demo.OBJ
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE C8051F12x_FIR_Demo.c OPTIMIZE(8,SPEED) BROWSE DEBUG OBJECTEXTEND TABS(2)

line level    source

   1          //-----------------------------------------------------------------------------
   2          // Includes
   3          //-----------------------------------------------------------------------------
   4          
   5          #include "si_toolchain.h"             // Compiler-specific declarations
   6                                                 // (Keil/SDCC)
   7          #include "C8051F120_defs.h"            // SFR declarations
   8          #include <stdio.h>
   9          #include <math.h>
  10          #include "fir.h"
  11          #include "modbus.h"
  12          
  13          //-----------------------------------------------------------------------------
  14          // Global Constants
  15          //-----------------------------------------------------------------------------
  16          
  17          #define BAUDRATE     115200            // Baud rate of UART in bps
  18          
  19          #define INTCLK       24500000          // Internal oscillator frequency in Hz    
  20          
  21          #define SYSCLK       98000000          // Output of PLL derived from (INTCLK*2)
  22          
  23          #define SAMPLE_RATE  11000             // Sample frequency in Hz
  24          
  25          #define N            500               // Number of samples to capture at
  26                                                 // each DAC frequency
  27          
  28          #define PHASE_PRECISION  65536         // Range of phase accumulator
  29          
  30          #define OUTPUT_RATE_DAC  24000L        // DAC output rate in Hz
  31          
  32          #define START_FREQUENCY  10            // Define the starting frequency
  33          #define STOP_FREQUENCY   4999          // Define the ending frequency
  34          #define FREQ_STEP        10            // Define the number of Hz the frequency
  35                                                 // will step for the frequency sweep                                      
  36          
  37          //-----------------------------------------------------------------------------
  38          // Macros
  39          //-----------------------------------------------------------------------------
  40          
  41          #if defined __C51__
  42          #include <intrins.h>
  43          #define NOP() \
*** WARNING C317 IN LINE 44 OF C8051F12x_FIR_Demo.c: attempt to redefine macro 'NOP'
  44             _nop_();
  45          #elif defined SDCC
              #define NOP() \
                 _asm \
                 nop \
                 _endasm;
              #endif // defined SDCC
  51          
  52          // Single FIR_TAP macro takes advantage of mirroring
  53          // (i.e. the FIR coefficients are mirrored, so the coefficient only needs to be
  54          // loaded into the MAC registers once).
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 2   

  55          #define FIR_TAP_MIRROR(X,Y,Z) \
  56             MAC0A = X; \
  57             MAC0BH = Y.u8[MSB]; \
  58             MAC0BL = Y.u8[LSB]; \
  59             MAC0BH = Z.u8[MSB]; \
  60             MAC0BL = Z.u8[LSB];
  61          
  62          // Single FIR_TAP macro
  63          #define FIR_TAP(X,Y) \
  64             MAC0A = X; \
  65             MAC0BH = Y.u8[MSB]; \
  66             MAC0BL = Y.u8[LSB];
  67          
  68          #define BREAK_MACRO \
  69             SFRPAGE = UART0_PAGE; \
  70             if(TI0 == 1 || RI0 == 1){ \
  71               break; \
  72             } \
  73             SFRPAGE = SFRPAGE_save;
  74          
  75          //-----------------------------------------------------------------------------
  76          // Global Variables
  77          //-----------------------------------------------------------------------------
  78          // For the FIR filter
  79          // 'x' holds the 'delay line' of input samples
  80          //idata SI_UU16_t x[TAPS];
  81          SI_SEGMENT_VARIABLE(x[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  82          SI_SEGMENT_VARIABLE(B_FIR[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  83          SI_SEGMENT_VARIABLE(TAPS, unsigned int, xdata);
  84          SI_SEGMENT_VARIABLE(data_for_filter[N], SI_UU16_t, xdata);
  85          SI_SEGMENT_VARIABLE(data_for_filter_counter, int, xdata);
  86          SI_SEGMENT_VARIABLE(filtered_samples[N], int, xdata);
  87          SI_SEGMENT_VARIABLE(freq_number, unsigned char, xdata);
  88          SI_SEGMENT_VARIABLE(phase_acc[12], SI_UU16_t, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  89          SI_SEGMENT_VARIABLE(FREQS[12], unsigned long, xdata) = {1343, 1445, 1547, 1649, 1751, 1853, 1955, 2057, 21
             -59, 2261, 2363, 2465};
  90          SI_SEGMENT_VARIABLE(number, int, xdata);
  91          SI_SEGMENT_VARIABLE(frequency, unsigned long, xdata);
  92          SI_SEGMENT_VARIABLE(delay_index_arr[12], unsigned char, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  93          SI_SEGMENT_VARIABLE(global_counter, int, xdata);
  94          
  95          sbit LED = P1^6;                       // LED='1' means ON
  96          // For the frequency sweep
  97          unsigned int Phase_Add;
  98          SI_SEGMENT_VARIABLE(Sample, SI_UU16_t, xdata);// Filter output
  99          //-----------------------------------------------------------------------------
 100          // Function Prototypes
 101          //-----------------------------------------------------------------------------
 102          
 103          void SYSCLK_Init (void);               // Configure system clock
 104          void PORT_Init (void);                 // Configure port output
 105          void UART0_Init (void);                // Configure UART operation
 106          void Timer0_Init(void);                // Configure Timer0
 107          void ADC0_Init (void);                 // Configure ADC
 108          void DAC0_Init(void);                  // Configure DAC
 109          void Timer3_Init (int counts);         // Configure Timer 3
 110          void Timer4_Init (int counts);         // Configure Timer 4
 111          void Set_DAC_Frequency (unsigned long frequency);
 112          
 113          // Define the UART printing functions
 114          #if defined __C51__
 115          char putchar (char c);                 // Define putchar for Keil
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 3   

 116          #elif defined SDCC
              void putchar (char c);
              #endif // defined SDCC
 119          
 120          SI_INTERRUPT_PROTO(UART0_ISR, INTERRUPT_UART0);
 121          SI_INTERRUPT_PROTO(TIMER0_ISR, INTERRUPT_TIMER0);
 122          SI_INTERRUPT_PROTO(ADC0_ISR, INTERRUPT_ADC0_EOC);
 123          // A full cycle, 16-bit, 2's complement sine wave lookup table
 124          //int code SINE_TABLE[256] = {
 125          SI_SEGMENT_VARIABLE(SINE_TABLE[256], int, code) = {
 126             0x0000, 0x0324, 0x0647, 0x096a, 0x0c8b, 0x0fab, 0x12c8, 0x15e2,
 127             0x18f8, 0x1c0b, 0x1f19, 0x2223, 0x2528, 0x2826, 0x2b1f, 0x2e11,
 128             0x30fb, 0x33de, 0x36ba, 0x398c, 0x3c56, 0x3f17, 0x41ce, 0x447a,
 129             0x471c, 0x49b4, 0x4c3f, 0x4ebf, 0x5133, 0x539b, 0x55f5, 0x5842,
 130             0x5a82, 0x5cb4, 0x5ed7, 0x60ec, 0x62f2, 0x64e8, 0x66cf, 0x68a6,
 131             0x6a6d, 0x6c24, 0x6dca, 0x6f5f, 0x70e2, 0x7255, 0x73b5, 0x7504,
 132             0x7641, 0x776c, 0x7884, 0x798a, 0x7a7d, 0x7b5d, 0x7c29, 0x7ce3,
 133             0x7d8a, 0x7e1d, 0x7e9d, 0x7f09, 0x7f62, 0x7fa7, 0x7fd8, 0x7ff6,
 134             0x7fff, 0x7ff6, 0x7fd8, 0x7fa7, 0x7f62, 0x7f09, 0x7e9d, 0x7e1d,
 135             0x7d8a, 0x7ce3, 0x7c29, 0x7b5d, 0x7a7d, 0x798a, 0x7884, 0x776c,
 136             0x7641, 0x7504, 0x73b5, 0x7255, 0x70e2, 0x6f5f, 0x6dca, 0x6c24,
 137             0x6a6d, 0x68a6, 0x66cf, 0x64e8, 0x62f2, 0x60ec, 0x5ed7, 0x5cb4,
 138             0x5a82, 0x5842, 0x55f5, 0x539b, 0x5133, 0x4ebf, 0x4c3f, 0x49b4,
 139             0x471c, 0x447a, 0x41ce, 0x3f17, 0x3c56, 0x398c, 0x36ba, 0x33de,
 140             0x30fb, 0x2e11, 0x2b1f, 0x2826, 0x2528, 0x2223, 0x1f19, 0x1c0b,
 141             0x18f8, 0x15e2, 0x12c8, 0x0fab, 0x0c8b, 0x096a, 0x0647, 0x0324,
 142             0x0000, 0xfcdc, 0xf9b9, 0xf696, 0xf375, 0xf055, 0xed38, 0xea1e,
 143             0xe708, 0xe3f5, 0xe0e7, 0xdddd, 0xdad8, 0xd7da, 0xd4e1, 0xd1ef,
 144             0xcf05, 0xcc22, 0xc946, 0xc674, 0xc3aa, 0xc0e9, 0xbe32, 0xbb86,
 145             0xb8e4, 0xb64c, 0xb3c1, 0xb141, 0xaecd, 0xac65, 0xaa0b, 0xa7be,
 146             0xa57e, 0xa34c, 0xa129, 0x9f14, 0x9d0e, 0x9b18, 0x9931, 0x975a,
 147             0x9593, 0x93dc, 0x9236, 0x90a1, 0x8f1e, 0x8dab, 0x8c4b, 0x8afc,
 148             0x89bf, 0x8894, 0x877c, 0x8676, 0x8583, 0x84a3, 0x83d7, 0x831d,
 149             0x8276, 0x81e3, 0x8163, 0x80f7, 0x809e, 0x8059, 0x8028, 0x800a,
 150             0x8000, 0x800a, 0x8028, 0x8059, 0x809e, 0x80f7, 0x8163, 0x81e3,
 151             0x8276, 0x831d, 0x83d7, 0x84a3, 0x8583, 0x8676, 0x877c, 0x8894,
 152             0x89bf, 0x8afc, 0x8c4b, 0x8dab, 0x8f1e, 0x90a1, 0x9236, 0x93dc,
 153             0x9593, 0x975a, 0x9931, 0x9b18, 0x9d0e, 0x9f14, 0xa129, 0xa34c,
 154             0xa57e, 0xa7be, 0xaa0b, 0xac65, 0xaecd, 0xb141, 0xb3c1, 0xb64c,
 155             0xb8e4, 0xbb86, 0xbe32, 0xc0e9, 0xc3aa, 0xc674, 0xc946, 0xcc22,
 156             0xcf05, 0xd1ef, 0xd4e1, 0xd7da, 0xdad8, 0xdddd, 0xe0e7, 0xe3f5,
 157             0xe708, 0xea1e, 0xed38, 0xf055, 0xf375, 0xf696, 0xf9b9, 0xfcdc,
 158          };
 159          
 160          // Similar to STARTUP.A51 for Keil, this function stub for SDCC allows us to
 161          // disable the WDT before memory is initialized.
 162          #if defined SDCC
              void _sdcc_external_startup (void);
              
              void _sdcc_external_startup (void)
              {
                 WDTCN = 0xDE;                       // Disable watchdog timer
                 WDTCN = 0xAD;
              }
              #endif // defined SDCC
 171          
 172          //-----------------------------------------------------------------------------
 173          // MAIN Routine
 174          //-----------------------------------------------------------------------------
 175          
 176          void main (void)
 177          {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 4   

 178   1         WDTCN = 0xDE;                       // Disable watchdog timer
 179   1         WDTCN = 0xAD;
 180   1      
 181   1         SYSCLK_Init ();                     // Initialize oscillator
 182   1         PORT_Init ();                       // Initialize crossbar and GPIO
 183   1         UART0_Init ();                      // Initialize UART0
 184   1         Timer0_Init ();
 185   1        
 186   1         // Initialize Timer3 to overflow at the ADC sample rate
 187   1         Timer3_Init (SYSCLK/SAMPLE_RATE);
 188   1        
 189   1         // Initialize Timer4 to overflow at the DAC sample rate
 190   1         Timer4_Init (SYSCLK/OUTPUT_RATE_DAC);  
 191   1        
 192   1         DAC0_Init ();                       // Initialize the DAC
 193   1         ADC0_Init ();                       // Initialize the ADC  
 194   1        
 195   1         SFRPAGE = ADC0_PAGE;
 196   1      
 197   1         AD0EN = 1;                          // Enable ADC
 198   1      
 199   1         SFRPAGE = MAC0_PAGE;
 200   1      
 201   1         MAC0CF = 0x06;                      // Fractional mode; Saturate
 202   1                                             // enabled
 203   1         data_for_filter_counter = 0;
 204   1         
 205   1         //
 206   1         freq_number = 0;
 207   1         
 208   1         frequency = START_FREQUENCY;
 209   1         
 210   1         EA = 1;
 211   1        
 212   1         modbus_init_from_flash();
 213   1         
 214   1         while (1);
 215   1      }
 216          
 217          //-----------------------------------------------------------------------------
 218          // Initialization Subroutines
 219          //-----------------------------------------------------------------------------
 220          
 221          //-----------------------------------------------------------------------------
 222          // SYSCLK_Init
 223          //-----------------------------------------------------------------------------
 224          //
 225          // Return Value:  None
 226          // Parameters:    None
 227          //
 228          // This routine initializes the system clock to use the internal 24.5MHz*4
 229          // oscillator as its clock source.
 230          //
 231          //-----------------------------------------------------------------------------
 232          void SYSCLK_Init (void)
 233          {
 234   1         char i;
 235   1         unsigned char SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 236   1      
 237   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 238   1      
 239   1         OSCICN = 0x83;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 5   

 240   1      
 241   1         // Step 2. Set the PLLSRC bit (PLL0CN.2) to select the desired
 242   1         // clock source for the PLL.
 243   1         PLL0CN &= ~0x04;                    // Internal oscillator
 244   1      
 245   1         // Step 3. Program the Flash read timing bits, FLRT (FLSCL.5-4) to the
 246   1         // appropriate value for the new clock rate (see Section 15. Flash Memory
 247   1         // on page 199).
 248   1         SFRPAGE = LEGACY_PAGE;
 249   1         FLSCL |= 0x30;                      // >= 100 MHz
 250   1         SFRPAGE = CONFIG_PAGE;
 251   1      
 252   1         // Step 4. Enable power to the PLL by setting PLLPWR (PLL0CN.0) to ‘1’.
 253   1         PLL0CN |= 0x01;
 254   1      
 255   1         // Step 5. Program the PLL0DIV register to produce the divided reference
 256   1         // frequency to the PLL.
 257   1         PLL0DIV = 0x01;
 258   1      
 259   1         // Step 6. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate
 260   1         // range for the divided reference frequency.
 261   1         PLL0FLT |= 0x01;
 262   1      
 263   1         // Step 7. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate
 264   1         // range for the PLL output frequency.
 265   1         PLL0FLT &= ~0x30;
 266   1      
 267   1         // Step 8. Program the PLL0MUL register to the desired clock multiplication
 268   1         // factor.
 269   1         PLL0MUL = 0x04;
 270   1      
 271   1         // Step 9. Wait at least 5 µs, to provide a fast frequency lock.
 272   1         for (i = 100; i > 0; i--);
 273   1      
 274   1         // Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to ‘1’.
 275   1         PLL0CN |= 0x02;
 276   1      
 277   1         // Step 11. Poll PLLLCK (PLL0CN.4) until it changes from ‘0’ to ‘1’.
 278   1         while ((PLL0CN & 0x10) != 0x10);
 279   1      
 280   1         // Step 12. Switch the System Clock source to the PLL using the CLKSEL
 281   1         // register.
 282   1         CLKSEL = 0x02;
 283   1      
 284   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 285   1      }
 286          
 287          //-----------------------------------------------------------------------------
 288          // PORT_Init
 289          //-----------------------------------------------------------------------------
 290          //
 291          // Return Value:  None
 292          // Parameters:    None
 293          //
 294          // Configure the Crossbar and GPIO ports.
 295          //
 296          // Pinout:
 297          //
 298          // P0.0 - UART TX1 (push-pull)
 299          // P0.1 - UART RX1
 300          //
 301          // P1.6 - LED (push-pull)
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 6   

 302          //
 303          // DAC0 - DAC0 output
 304          //
 305          // AIN0.0 - ADC0 analog input
 306          //
 307          // Note: DAC0 and AIN0.0 must be tied together.
 308          //
 309          //-----------------------------------------------------------------------------
 310          void PORT_Init (void)
 311          {
 312   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 313   1         SFRPAGE_save = SFRPAGE;             // Save the current SFRPAGE
 314   1      
 315   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 316   1      
 317   1         XBR0     = 0x04;
 318   1         XBR1     = 0x00;
 319   1         XBR2     = 0x40;                    // Enable crossbar and weak pull-up
 320   1                                             // Enable UART0
 321   1      
 322   1         P0MDOUT |= 0x01;                    // Set TX1 pin to push-pull
 323   1         P1MDOUT |= 0x40;                    // Set P1.6(LED) to push-pull
 324   1        
 325   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 326   1      }
 327          
 328          //-----------------------------------------------------------------------------
 329          // UART0_Init
 330          //-----------------------------------------------------------------------------
 331          void Timer0_Init(void)
 332          {
 333   1        SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 334   1        SFRPAGE_save = SFRPAGE;
 335   1        
 336   1        SFRPAGE = TIMER01_PAGE;
 337   1        
 338   1        TMOD   &= 0xFD;
 339   1        TMOD   |= 0x01;
 340   1        TH0     = 0x00;
 341   1        TL0     = 0x00;
 342   1        ET0     = 1;
 343   1        TR0     = 1;
 344   1        CKCON  |= 0x08;
 345   1        SFRPAGE = SFRPAGE_save;
 346   1      }
 347          //-----------------------------------------------------------------------------
 348          // UART0_Init
 349          //-----------------------------------------------------------------------------
 350          //
 351          // Return Value:  None
 352          // Parameters:    None
 353          //
 354          // Configure the UART0 using Timer1, for <BAUDRATE> and 8-N-1.
 355          //
 356          //-----------------------------------------------------------------------------
 357          void UART0_Init (void)
 358          {
 359   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata); 
 360   1         SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 361   1      
 362   1         SFRPAGE = UART0_PAGE;               // Switch to the necessary SFRPAGE
 363   1          
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 7   

 364   1         SCON0  = 0x70;
 365   1         TMOD   = 0x20;
 366   1         TH1    = 0x5D;///0xE5;///0x5D;////0xE5;// - 115200;
 367   1         TR1    = 1;
 368   1         CKCON |= 0x10;
 369   1         PCON  |= 0x80;//SMOD0 = 1 
 370   1        
 371   1         TI0    = 0;                         // Indicate TX0 ready
 372   1         
 373   1         PS0    = 1;
 374   1        
 375   1         ES0    = 1; 
 376   1        
 377   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 378   1      }
 379          //-----------------------------------------------------------------------------
 380          // DAC0_Init
 381          //-----------------------------------------------------------------------------
 382          //
 383          // Return Value:  None
 384          // Parameters:    None
 385          //
 386          // Configure DAC1 to update on Timer4 overflows.  VREF is already enabled by
 387          // the ADC initialization code.
 388          //
 389          //-----------------------------------------------------------------------------
 390          void DAC0_Init(void){
 391   1      
 392   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 393   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 394   1      
 395   1         SFRPAGE = DAC0_PAGE;
 396   1      
 397   1         DAC0CN = 0x94;                      // Enable DAC0 in left-justified mode
 398   1                                             // managed by Timer4 overflows
 399   1      
 400   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 401   1      }
 402          
 403          //-----------------------------------------------------------------------------
 404          // ADC0_Init
 405          //-----------------------------------------------------------------------------
 406          //
 407          // Return Value:  None
 408          // Parameters:    None
 409          //
 410          // Configures ADC0 to make single-ended analog measurements on pin AIN0.0 for
 411          // the FIR filter.  Timer3 overflows are the conversion source and the data is
 412          // left-justified.  This function also enables the ADC end-of-conversion
 413          // interrupt and leaves the ADC disabled.
 414          //
 415          //-----------------------------------------------------------------------------
 416          void ADC0_Init (void)
 417          {
 418   1         char SFRPAGE_SAVE = SFRPAGE;        // Save Current SFR page
 419   1      
 420   1         SFRPAGE = ADC0_PAGE;
 421   1      
 422   1         ADC0CN = 0x05;                      // ADC0 disabled; normal tracking
 423   1                                             // mode; ADC0 conversions are initiated
 424   1                                             // on overflow of Timer3; ADC0 data is
 425   1                                             // left-justified
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 8   

 426   1      
 427   1         REF0CN = 0x03;                      // Enable on-chip VREF and VREF output
 428   1                                             // buffer
 429   1      
 430   1         AMX0SL = 0x00;                      // Select AIN0.0 as ADC mux input
 431   1      
 432   1         ADC0CF = (SYSCLK/2500000) << 3;     // ADC conversion clock = 2.5MHz
 433   1      
 434   1         EIE2 |= 0x02;                       // Enable ADC interrupts
 435   1      
 436   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 437   1      }
 438          
 439          //-----------------------------------------------------------------------------
 440          // Timer3_Init
 441          //-----------------------------------------------------------------------------
 442          //
 443          // Return Value:  None
 444          // Parameters:    None
 445          //
 446          // Configure Timer3 to auto-reload at interval specified by <counts> (no
 447          // interrupt generated) using SYSCLK as its time base.
 448          //
 449          // Timer 3 overflow automatically triggers ADC0 conversion.
 450          //
 451          //-----------------------------------------------------------------------------
 452          void Timer3_Init (int counts)
 453          {
 454   1         char SFRPAGE_SAVE = SFRPAGE;        // Save Current SFR page
 455   1      
 456   1         SFRPAGE = TMR3_PAGE;
 457   1      
 458   1         TMR3CN = 0x00;                      // Stop Timer3; Clear TF3;
 459   1         TMR3CF = 0x08;                      // use SYSCLK as timebase
 460   1      
 461   1         RCAP3   = -counts;                  // Init reload values
 462   1         TMR3    = RCAP3;                    // set to reload immediately
 463   1         EIE2   &= ~0x01;                    // Disable Timer3 interrupts
 464   1         TR3 = 1;                            // Start Timer3
 465   1      
 466   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 467   1      }
 468          //-----------------------------------------------------------------------------
 469          // Timer4_Init
 470          //-----------------------------------------------------------------------------
 471          //
 472          // Return Value:  None
 473          // Parameters:
 474          //   1) counts - the number of timer clocks to count before a timer interrupt
 475          //           should occur
 476          //
 477          // Configure Timer4 to auto-reload mode and to generate interrupts
 478          // at intervals specified in <counts> using SYSCLK as its time base.
 479          //
 480          // Timer 4 overflow controls the DAC update rate.
 481          //
 482          //-----------------------------------------------------------------------------
 483          void Timer4_Init (int counts)
 484          {
 485   1         char SFRPAGE_SAVE = SFRPAGE;     // Save Current SFR page
 486   1      
 487   1         SFRPAGE = TMR4_PAGE;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 9   

 488   1      
 489   1         TMR4CN = 0x00;                   // Stop Timer4; Clear overflow flag (TF4);
 490   1                                          // Set to Auto-Reload Mode
 491   1      
 492   1         TMR4CF = 0x08;                   // Configure Timer4 to increment;
 493   1                                          // Timer4 counts SYSCLKs
 494   1      
 495   1         RCAP4 = -counts;                 // Set reload value
 496   1         TMR4 = RCAP4;                    // Initialzie Timer4 to reload value
 497   1      
 498   1         EIE2 |= 0x04;                    // Enable Timer4 interrupts
 499   1         TR4 = 1;                         // Start Timer4
 500   1      
 501   1         SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
 502   1      }
 503          //-----------------------------------------------------------------------------
 504          // ADC0_ISR
 505          //-----------------------------------------------------------------------------
 506          //
 507          // ADC0 end-of-conversion ISR
 508          //
 509          // This interrupt service routine is called on ADC0 conversion complete.
 510          // The ADC result is converted to signed and stored in the FIR delay line.
 511          //
 512          // If the global <FIR_On> bit is set to a '1', then the FIR output is computed
 513          // and stored in the global variable 'Sample'.  The 'Sample_Ready' indicator
 514          // bit is set to indicate the value is ready.
 515          //
 516          // If <FIR_On> is set to '0', then the ADC sample is copied to the global
 517          // 'Sample' variable.  The 'Sample_Ready' indicator bit is set to indicate
 518          // that the value is ready.
 519          //
 520          //-----------------------------------------------------------------------------
 521          //void ADC0_ISR (void) interrupt 15
 522          SI_INTERRUPT(ADC0_ISR, INTERRUPT_ADC0_EOC)
 523          {
 524   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 525   1         volatile SI_UU16_t input;
 526   1         static unsigned char delay_index = 0;
 527   1         //unsigned char coeff_index, sample_index, opposite_sample_index;
 528   1         SI_SEGMENT_VARIABLE(coeff_index, unsigned char, xdata);
 529   1         SI_SEGMENT_VARIABLE(sample_index, unsigned char, xdata);
 530   1         SI_SEGMENT_VARIABLE(opposite_sample_index, unsigned char, xdata);
 531   1         SI_SEGMENT_VARIABLE(i, int, xdata);
 532   1         SFRPAGE_save = SFRPAGE;
 533   1        
 534   1         AD0INT = 0;                         // Clear ADC conversion complete
 535   1                                             // indicator
 536   1      
 537   1         input.s16 = ADC0^0x8000;            // Convert to bipolar value
 538   1         
 539   1         
 540   1         if (data_for_filter_counter < N) {
 541   2            data_for_filter [data_for_filter_counter++].u16 = input.u16;
 542   2         }
 543   1         else {
 544   2              delay_index = delay_index_arr [freq_number];
 545   2              // Initialize the delay line for the FIR filter
 546   2              for (i = 0; i < FILTER_MAX_ORDER; i++)
 547   2              {
 548   3                x[i].s16 = 0;
 549   3              }
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 10  

 550   2              // Initialize the sample array
 551   2              for (i = 0; i < N; i ++)
 552   2              {
 553   3                filtered_samples[i] = 0;
 554   3              }   
 555   2              TAPS = populateFirCoefficients(B_FIR, freq_number);
 556   2              if (TAPS > FILTER_MAX_ORDER || TAPS == 0) {
 557   3                TAPS = 10;
 558   3              }
 559   2              for (i=0; i<N; i++) {
 560   3                //BREAK_MACRO
 561   3                
 562   3                // Store ADC result in the delay line
 563   3                x[delay_index].u16 = data_for_filter[i].u16;
 564   3                // Sample_index points to newest data
 565   3                sample_index = delay_index;         
 566   3                // Update delay index
 567   3                if (delay_index == (TAPS - 1))
 568   3                {
 569   4                  delay_index = 0;
 570   4                }
 571   3                else
 572   3                {
 573   4                  delay_index++;
 574   4                }
 575   3                SFRPAGE = MAC0_PAGE;
 576   3      
 577   3                MAC0CF |= 0x08;                  // Clear accumulator
 578   3                
 579   3                // Mirror algorithm
 580   3                if (sample_index == TAPS - 1)
 581   3                {
 582   4                   opposite_sample_index = 0;
 583   4                }
 584   3                else
 585   3                {
 586   4                   opposite_sample_index = sample_index + 1;
 587   4                }
 588   3      
 589   3                for (coeff_index = 0; coeff_index < (TAPS / 2); coeff_index++)
 590   3                {
 591   4                   //BREAK_MACRO
 592   4                   //EA = 0;
 593   4                   FIR_TAP_MIRROR (B_FIR[coeff_index].u16, x[sample_index],
 594   4                   x[opposite_sample_index]);
 595   4                   //EA = 1;
 596   4                  
 597   4                   if (sample_index == 0)
 598   4                   {
 599   5                      sample_index = TAPS - 1;
 600   5                   }
 601   4                   else
 602   4                   {
 603   5                      sample_index--;
 604   5                   }
 605   4      
 606   4                   if (opposite_sample_index == TAPS - 1)
 607   4                   {
 608   5                      opposite_sample_index = 0;
 609   5                   }
 610   4                   else
 611   4                   {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 11  

 612   5                      opposite_sample_index++;
 613   5                   }
 614   4                }
 615   3                
 616   3                //BREAK_MACRO
 617   3                
 618   3                if ((TAPS % 2) == 1)             // Handle middle tap of odd order filter
 619   3                {
 620   4                   //BREAK_MACRO
 621   4                   //EA = 0;
 622   4                   FIR_TAP (B_FIR[coeff_index].u16, x[sample_index]);
 623   4                   //EA = 1;
 624   4                   NOP ();
 625   4                   NOP ();
 626   4                   NOP ();
 627   4                }
 628   3                Sample.u16 = MAC0RND;
 629   3                filtered_samples[i] = Sample.u16;
 630   3              }
 631   2              putRms2Modbus(RMS_Calc((int *) filtered_samples, N, TAPS), freq_number);
 632   2              delay_index_arr [freq_number] = delay_index;
 633   2              
 634   2              freq_number++;
 635   2              if (freq_number > 11) {
 636   3                freq_number = 0;
 637   3                LED = !LED;
 638   3                data_for_filter_counter = 0;
 639   3              } 
 640   2              //data_for_filter_counter = 0;
 641   2          }
 642   1      }
 643          
 644          SI_INTERRUPT(TIMER0_ISR, INTERRUPT_TIMER0)
 645          {
 646   1        unsigned char SFRPAGE_save = SFRPAGE;
 647   1        SFRPAGE = TIMER01_PAGE;
 648   1        TH0     = 0x00;
 649   1        TL0     = 0x00;
 650   1        TF0     = 0;
 651   1        SFRPAGE = SFRPAGE_save;
 652   1        if(modbus_was_sendind_received()) {
 653   2          modbus_command_received();
 654   2          LED     = !LED;
 655   2        }
 656   1        SFRPAGE = SFRPAGE_save;
 657   1      }
 658          
 659          SI_INTERRUPT(UART0_ISR, INTERRUPT_UART0)
 660          {
 661   1        unsigned char SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 662   1        SFRPAGE = UART0_PAGE;
 663   1        if(RI0 == 1) {
 664   2          SFRPAGE = TMR4_PAGE;
 665   2          TR4 = 0;
 666   2          SFRPAGE = UART0_PAGE;
 667   2          AD0EN = 0;
 668   2          modbus_byte_receive(SBUF0);
 669   2          RI0 = 0;
 670   2        }
 671   1        if(TI0 == 1) {
 672   2          TI0 = 0;
 673   2          if (modbus_transmit_buffer_is_empty()) {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 12  

 674   3          }
 675   2          else {
 676   3            modbus_transmit_byte();
 677   3          }
 678   2        }
 679   1        SFRPAGE = SFRPAGE_save;               // Restore the SFRPAGE  
 680   1      }
 681          //-----------------------------------------------------------------------------
 682          // Timer4_ISR
 683          //-----------------------------------------------------------------------------
 684          //
 685          // This ISR is called on Timer4 overflows.  Timer4 is set to auto-reload mode
 686          // and is used to schedule the DAC output sample rate in this example.
 687          // Note that the value that is written to DAC1 during this ISR call is
 688          // actually transferred to DAC1 at the next Timer4 overflow.
 689          //
 690          //-----------------------------------------------------------------------------
 691          //void Timer4_ISR (void) interrupt 16
 692          SI_INTERRUPT(Timer4_ISR, INTERRUPT_TIMER4)
 693          { 
 694   1         char number = 0;
 695   1         int temp1 = 0;                      // The temporary value that passes
 696   1                                             // through 3 stages before being written
 697   1                                             // to the IDAC
 698   1         TMR3CN &= ~0x80;                    // Clear Timer3 overflow flag
 699   1        
 700   1         for (number=0; number<12; number++) {
 701   2            if (getFreqFromModbusForDAC(number) != 0) {
 702   3              Phase_Add = (unsigned int)((unsigned long)((FREQS[number] *
 703   3                      PHASE_PRECISION) / OUTPUT_RATE_DAC));
 704   3              
 705   3              phase_acc[number].u16 += Phase_Add;
 706   3              temp1 += SINE_TABLE[phase_acc[number].u8[MSB]];
 707   3            }
 708   2         }
 709   1      
 710   1         SFRPAGE = DAC0_PAGE;
 711   1      
 712   1         // Add a DC bias to make the rails 0 to 65535
 713   1         // Note: the XOR with 0x8000 translates the bipolar quantity into
 714   1         // a unipolar quantity.
 715   1      
 716   1         DAC0 = 0x8000 ^ temp1;              // Write to DAC0
 717   1      }
 718          //-----------------------------------------------------------------------------
 719          // putchar
 720          //-----------------------------------------------------------------------------
 721          //
 722          // Return Value:
 723          //   1) char c - returns the char c that was passed as a parameter
 724          // Parameters:
 725          //   1) char c - the character to be printed
 726          //
 727          // Print the character <c> using UART0 at <BAUDRATE>.
 728          //
 729          //-----------------------------------------------------------------------------
 730          #if defined __C51__
 731          char putchar (char c)
 732          #elif defined SDCC
              void putchar (char c)
              #endif
 735          {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/13/2020 21:50:24 PAGE 13  

 736   1         modbus_push_transmit_buffer(c);
 737   1      #if defined __C51__
 738   1         return c;                           // Print the character
 739   1      #endif
 740   1      }
 741          
 742          //-----------------------------------------------------------------------------
 743          // End Of File
 744          //-----------------------------------------------------------------------------


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1610    ----
   CONSTANT SIZE    =    512    ----
   XDATA SIZE       =   2343      10
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      3       8
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
