// Seed: 3489377815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_5;
  logic [7:0] id_6;
  assign id_6[1+:1] = ((1 - id_1 ^ !id_5));
  tri id_7;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6
);
  wire id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
  assign modCall_1.type_10 = 0;
endmodule
