{
  "design": {
    "design_info": {
      "boundary_crc": "0xA9AFCF9FAA958764",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../project_9.2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.1",
      "validated": "true"
    },
    "design_tree": {
      "PIPO_0": "",
      "PIPO_1": "",
      "controlled_inverter_0": "",
      "adder_8bit_0": "",
      "xlconcat_0": "",
      "bin2bcd_0": "",
      "display_decoder_0": "",
      "mux_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "clock_divider_0": "",
      "counter_0": "",
      "decoder_0": "",
      "xlconstant_0": "",
      "xlconcat_1": "",
      "xlconstant_1": "",
      "inputcontroller_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "sw": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "EN1": {
        "direction": "I"
      },
      "EN2": {
        "direction": "I"
      },
      "Cin": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "seg_an": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "seg_cat": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "X": {
        "direction": "I"
      },
      "Y": {
        "direction": "I"
      }
    },
    "components": {
      "PIPO_0": {
        "vlnv": "xilinx.com:module_ref:PIPO:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_PIPO_0_0",
        "xci_path": "ip\\design_1_PIPO_0_0\\design_1_PIPO_0_0.xci",
        "inst_hier_path": "PIPO_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PIPO",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "load": {
            "direction": "I"
          },
          "I": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "O": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "PIPO_1": {
        "vlnv": "xilinx.com:module_ref:PIPO:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_PIPO_1_0",
        "xci_path": "ip\\design_1_PIPO_1_0\\design_1_PIPO_1_0.xci",
        "inst_hier_path": "PIPO_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PIPO",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "load": {
            "direction": "I"
          },
          "I": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "O": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "controlled_inverter_0": {
        "vlnv": "xilinx.com:module_ref:controlled_inverter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_controlled_inverter_0_0",
        "xci_path": "ip\\design_1_controlled_inverter_0_0\\design_1_controlled_inverter_0_0.xci",
        "inst_hier_path": "controlled_inverter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controlled_inverter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Control": {
            "direction": "I"
          },
          "Y": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "adder_8bit_0": {
        "vlnv": "xilinx.com:module_ref:adder_8bit:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_adder_8bit_0_0",
        "xci_path": "ip\\design_1_adder_8bit_0_0\\design_1_adder_8bit_0_0.xci",
        "inst_hier_path": "adder_8bit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adder_8bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Cin": {
            "direction": "I"
          },
          "Cout": {
            "direction": "O"
          },
          "S": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip\\design_1_xlconcat_0_0\\design_1_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0"
      },
      "bin2bcd_0": {
        "vlnv": "xilinx.com:module_ref:bin2bcd:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_bin2bcd_0_0",
        "xci_path": "ip\\design_1_bin2bcd_0_0\\design_1_bin2bcd_0_0.xci",
        "inst_hier_path": "bin2bcd_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bin2bcd",
          "boundary_crc": "0x0"
        },
        "ports": {
          "bin": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "14",
                "value_src": "ip_prop"
              }
            }
          },
          "bcd": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "display_decoder_0": {
        "vlnv": "xilinx.com:module_ref:display_decoder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_display_decoder_0_0",
        "xci_path": "ip\\design_1_display_decoder_0_0\\design_1_display_decoder_0_0.xci",
        "inst_hier_path": "display_decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "display_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "mux_0": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_mux_0_0",
        "xci_path": "ip\\design_1_mux_0_0\\design_1_mux_0_0.xci",
        "inst_hier_path": "mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "S": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "Y": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_xlslice_0_1",
        "xci_path": "ip\\design_1_xlslice_0_1\\design_1_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_xlslice_0_2",
        "xci_path": "ip\\design_1_xlslice_0_2\\design_1_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "13"
          },
          "DIN_TO": {
            "value": "10"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_xlslice_0_3",
        "xci_path": "ip\\design_1_xlslice_0_3\\design_1_xlslice_0_3.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "10"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_clock_divider_0_0",
        "xci_path": "ip\\design_1_clock_divider_0_0\\design_1_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "terminalcount": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "counter_0": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_counter_0_0",
        "xci_path": "ip\\design_1_counter_0_0\\design_1_counter_0_0.xci",
        "inst_hier_path": "counter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "Y": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "decoder_0": {
        "vlnv": "xilinx.com:module_ref:decoder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_decoder_0_0",
        "xci_path": "ip\\design_1_decoder_0_0\\design_1_decoder_0_0.xci",
        "inst_hier_path": "decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Y": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "19999"
          },
          "CONST_WIDTH": {
            "value": "17"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "design_1_xlconcat_1_0",
        "xci_path": "ip\\design_1_xlconcat_1_0\\design_1_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "9"
          },
          "IN1_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip\\design_1_xlconstant_1_0\\design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "5"
          }
        }
      },
      "inputcontroller_0": {
        "vlnv": "xilinx.com:module_ref:inputcontroller:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_inputcontroller_0_0",
        "xci_path": "ip\\design_1_inputcontroller_0_0\\design_1_inputcontroller_0_0.xci",
        "inst_hier_path": "inputcontroller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "inputcontroller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "X": {
            "direction": "I"
          },
          "Y": {
            "direction": "I"
          },
          "op1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "op2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Cin_1": {
        "ports": [
          "Cin",
          "controlled_inverter_0/Control",
          "adder_8bit_0/Cin"
        ]
      },
      "EN2_1": {
        "ports": [
          "EN2",
          "PIPO_1/load"
        ]
      },
      "EN_1": {
        "ports": [
          "EN1",
          "PIPO_0/load"
        ]
      },
      "PIPO_0_O": {
        "ports": [
          "PIPO_0/O",
          "adder_8bit_0/A"
        ]
      },
      "PIPO_1_O": {
        "ports": [
          "PIPO_1/O",
          "controlled_inverter_0/A"
        ]
      },
      "X_1": {
        "ports": [
          "X",
          "inputcontroller_0/X"
        ]
      },
      "Y_1": {
        "ports": [
          "Y",
          "inputcontroller_0/Y"
        ]
      },
      "adder_8bit_0_Cout": {
        "ports": [
          "adder_8bit_0/Cout",
          "xlconcat_0/In0"
        ]
      },
      "adder_8bit_0_S": {
        "ports": [
          "adder_8bit_0/S",
          "xlconcat_0/In1"
        ]
      },
      "bin2bcd_0_bcd": {
        "ports": [
          "bin2bcd_0/bcd",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_3/Din",
          "xlslice_2/Din"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "PIPO_0/clk",
          "PIPO_1/clk",
          "clock_divider_0/clk",
          "inputcontroller_0/clk"
        ]
      },
      "clock_divider_0_clk_div": {
        "ports": [
          "clock_divider_0/clk_div",
          "counter_0/clk"
        ]
      },
      "controlled_inverter_0_Y": {
        "ports": [
          "controlled_inverter_0/Y",
          "adder_8bit_0/B"
        ]
      },
      "counter_0_Y": {
        "ports": [
          "counter_0/Y",
          "decoder_0/I",
          "mux_0/S"
        ]
      },
      "decoder_0_Y": {
        "ports": [
          "decoder_0/Y",
          "seg_an"
        ]
      },
      "display_decoder_0_out": {
        "ports": [
          "display_decoder_0/out",
          "seg_cat"
        ]
      },
      "inputcontroller_0_op1": {
        "ports": [
          "inputcontroller_0/op1",
          "PIPO_0/I"
        ]
      },
      "inputcontroller_0_op2": {
        "ports": [
          "inputcontroller_0/op2",
          "PIPO_1/I"
        ]
      },
      "mux_0_Y": {
        "ports": [
          "mux_0/Y",
          "display_decoder_0/in"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "clock_divider_0/rst",
          "display_decoder_0/rst",
          "decoder_0/rst"
        ]
      },
      "sw_1": {
        "ports": [
          "sw",
          "inputcontroller_0/I"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "xlconcat_1/In0"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "bin2bcd_0/bin"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "clock_divider_0/terminalcount"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xlconcat_1/In1"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "mux_0/I0"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "mux_0/I1"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "mux_0/I3"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "mux_0/I2"
        ]
      }
    }
  }
}